#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul  5 17:26:33 2021
# Process ID: 12608
# Current directory: C:/axi_archive/eval_datamover_axi_ic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent780 C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.xpr
# Log file: C:/axi_archive/eval_datamover_axi_ic/vivado.log
# Journal file: C:/axi_archive/eval_datamover_axi_ic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.133 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_1_bram
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_checker:2.0 - axi_protocol_checker_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- user.org:module_ref:datamover_axi_wrap:1.0 - datamover_axi_wrap_0
Successfully read diagram <design_1> from block design file <C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.004 ; gain = 7.871
update_module_reference: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.004 ; gain = 7.871
generate_target Simulation [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_axi_wrap_0 .
Exporting to file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1209.590 ; gain = 163.605
export_ip_user_files -of_objects [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files -ipstatic_source_dir C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/modelsim} {questa=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/questa} {riviera=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/riviera} {activehdl=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_axi.coe'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/axi_archive/datamover_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/datamover_axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_datamover_axi_wrap_0_0/sim/design_1_datamover_axi_wrap_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_datamover_axi_wrap_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_1_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xelab -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_0 [design_1_axi_bram_ctrl_1_0_defau...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_bram_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_thre...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_core...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_repo...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_top(...
Compiling module xil_defaultlib.design_1_axi_protocol_checker_0_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_0_arch of entity xil_defaultlib.design_1_c_shift_ram_0_0 [design_1_c_shift_ram_0_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_1_arch of entity xil_defaultlib.design_1_c_shift_ram_0_1 [design_1_c_shift_ram_0_1_default]
Compiling module xil_defaultlib.datamover_axi
Compiling module xil_defaultlib.datamover_axi_wrap
Compiling module xil_defaultlib.design_1_datamover_axi_wrap_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_5_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul  5 17:28:09 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jul  5 17:28:09 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//datamover_axi_wrap_0/axi
Time resolution is 1 ps
open_wave_config C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_1_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.

Time: 25 ns Started: 25 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 25 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 35 ns Started: 35 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 35 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 45 ns Started: 45 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 45 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 55 ns Started: 55 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 55 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 65 ns Started: 65 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 65 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 75 ns Started: 75 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:4952
Warning: AXI_ERRM_AWADDR_X: When AWVALID is high, a value of X on AWADDR is not permitted. Spec: section A3.2.2.
Time: 75 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 4953

Time: 75 ns Started: 75 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 75 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 75 ns Started: 75 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 75 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 85 ns Started: 85 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 85 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 85 ns Started: 85 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 85 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 95 ns Started: 95 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 95 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 95 ns Started: 95 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 95 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 105 ns Started: 105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 105 ns Started: 105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 115 ns Started: 115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 115 ns Started: 115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
              115000 : design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP : BIT(          0) :   ERROR : Invalid state x

Time: 125 ns Started: 125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 125 ns Started: 125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
              125000 : design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP : BIT(         56) :   ERROR : AXI_ERRM_ARVALID_STABLE: Once ARVALID is asserted, it must remain asserted until ARREADY is high. Spec: section A3.2.1.

Time: 135 ns Started: 135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 135 ns Started: 135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 145 ns Started: 145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 145 ns Started: 145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
              145000 : design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP : BIT(          9) :   ERROR : Invalid state x
              145000 : design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP : BIT(         24) :   ERROR : Invalid state x

Time: 155 ns Started: 155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 155 ns Started: 155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 165 ns Started: 165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 165 ns Started: 165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 175 ns Started: 175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 175 ns Started: 175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 185 ns Started: 185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 185 ns Started: 185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 195 ns Started: 195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 195 ns Started: 195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 205 ns Started: 205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 205 ns Started: 205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 215 ns Started: 215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 215 ns Started: 215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 225 ns Started: 225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 225 ns Started: 225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 235 ns Started: 235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 235 ns Started: 235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 245 ns Started: 245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 245 ns Started: 245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 255 ns Started: 255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 255 ns Started: 255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 265 ns Started: 265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 265 ns Started: 265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 275 ns Started: 275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 275 ns Started: 275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 285 ns Started: 285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 285 ns Started: 285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 295 ns Started: 295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 295 ns Started: 295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 305 ns Started: 305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 305 ns Started: 305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 315 ns Started: 315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 315 ns Started: 315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 325 ns Started: 325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 325 ns Started: 325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 335 ns Started: 335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 335 ns Started: 335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 345 ns Started: 345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 345 ns Started: 345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 355 ns Started: 355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 355 ns Started: 355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 365 ns Started: 365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 365 ns Started: 365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 375 ns Started: 375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 375 ns Started: 375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 385 ns Started: 385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 385 ns Started: 385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 395 ns Started: 395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 395 ns Started: 395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 405 ns Started: 405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 405 ns Started: 405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 415 ns Started: 415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 415 ns Started: 415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 425 ns Started: 425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 425 ns Started: 425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 435 ns Started: 435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 435 ns Started: 435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 445 ns Started: 445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 445 ns Started: 445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 455 ns Started: 455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 455 ns Started: 455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 465 ns Started: 465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 465 ns Started: 465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 475 ns Started: 475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 475 ns Started: 475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 485 ns Started: 485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 485 ns Started: 485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 495 ns Started: 495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 495 ns Started: 495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 505 ns Started: 505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 505 ns Started: 505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 515 ns Started: 515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 515 ns Started: 515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 525 ns Started: 525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 525 ns Started: 525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 535 ns Started: 535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 535 ns Started: 535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 545 ns Started: 545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 545 ns Started: 545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 555 ns Started: 555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 555 ns Started: 555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 565 ns Started: 565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 565 ns Started: 565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 575 ns Started: 575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 575 ns Started: 575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 585 ns Started: 585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 585 ns Started: 585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 595 ns Started: 595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 595 ns Started: 595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 605 ns Started: 605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 605 ns Started: 605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 615 ns Started: 615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 615 ns Started: 615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 625 ns Started: 625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 625 ns Started: 625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 635 ns Started: 635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 635 ns Started: 635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 645 ns Started: 645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 645 ns Started: 645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 655 ns Started: 655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 655 ns Started: 655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 665 ns Started: 665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 665 ns Started: 665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 675 ns Started: 675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 675 ns Started: 675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 685 ns Started: 685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 685 ns Started: 685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 695 ns Started: 695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 695 ns Started: 695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 705 ns Started: 705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 705 ns Started: 705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 715 ns Started: 715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 715 ns Started: 715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 725 ns Started: 725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 725 ns Started: 725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 735 ns Started: 735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 735 ns Started: 735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 745 ns Started: 745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 745 ns Started: 745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 755 ns Started: 755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 755 ns Started: 755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 765 ns Started: 765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 765 ns Started: 765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 775 ns Started: 775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 775 ns Started: 775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 785 ns Started: 785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 785 ns Started: 785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 795 ns Started: 795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 795 ns Started: 795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 805 ns Started: 805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 805 ns Started: 805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 815 ns Started: 815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 815 ns Started: 815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 825 ns Started: 825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 825 ns Started: 825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 835 ns Started: 835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 835 ns Started: 835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 845 ns Started: 845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 845 ns Started: 845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 855 ns Started: 855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 855 ns Started: 855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 865 ns Started: 865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 865 ns Started: 865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 875 ns Started: 875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 875 ns Started: 875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 885 ns Started: 885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 885 ns Started: 885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 895 ns Started: 895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 895 ns Started: 895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 905 ns Started: 905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 905 ns Started: 905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 915 ns Started: 915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 915 ns Started: 915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 925 ns Started: 925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 925 ns Started: 925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 935 ns Started: 935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 935 ns Started: 935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 945 ns Started: 945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 945 ns Started: 945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 955 ns Started: 955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 955 ns Started: 955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 965 ns Started: 965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 965 ns Started: 965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 975 ns Started: 975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 975 ns Started: 975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 985 ns Started: 985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 985 ns Started: 985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 995 ns Started: 995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 995 ns Started: 995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1376.891 ; gain = 158.547
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1376.891 ; gain = 167.301
run 10 us

Time: 1005 ns Started: 1005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1005 ns Started: 1005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1015 ns Started: 1015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1015 ns Started: 1015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1025 ns Started: 1025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1025 ns Started: 1025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1035 ns Started: 1035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1035 ns Started: 1035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1045 ns Started: 1045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1045 ns Started: 1045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1055 ns Started: 1055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1055 ns Started: 1055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1065 ns Started: 1065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1065 ns Started: 1065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1075 ns Started: 1075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1075 ns Started: 1075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1085 ns Started: 1085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1085 ns Started: 1085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1095 ns Started: 1095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1095 ns Started: 1095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1105 ns Started: 1105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1105 ns Started: 1105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1115 ns Started: 1115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1115 ns Started: 1115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1125 ns Started: 1125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1125 ns Started: 1125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1135 ns Started: 1135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1135 ns Started: 1135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1145 ns Started: 1145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1145 ns Started: 1145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1155 ns Started: 1155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1155 ns Started: 1155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1165 ns Started: 1165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1165 ns Started: 1165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1175 ns Started: 1175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1175 ns Started: 1175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1185 ns Started: 1185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1185 ns Started: 1185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1195 ns Started: 1195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1195 ns Started: 1195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1205 ns Started: 1205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1205 ns Started: 1205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1215 ns Started: 1215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1215 ns Started: 1215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1225 ns Started: 1225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1225 ns Started: 1225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1235 ns Started: 1235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1235 ns Started: 1235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1245 ns Started: 1245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1245 ns Started: 1245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1255 ns Started: 1255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1255 ns Started: 1255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1265 ns Started: 1265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1265 ns Started: 1265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1275 ns Started: 1275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1275 ns Started: 1275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1285 ns Started: 1285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1285 ns Started: 1285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1295 ns Started: 1295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1295 ns Started: 1295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1305 ns Started: 1305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1305 ns Started: 1305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1315 ns Started: 1315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1315 ns Started: 1315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1325 ns Started: 1325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1325 ns Started: 1325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1335 ns Started: 1335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1335 ns Started: 1335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1345 ns Started: 1345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1345 ns Started: 1345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1355 ns Started: 1355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1355 ns Started: 1355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1365 ns Started: 1365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1365 ns Started: 1365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1375 ns Started: 1375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1375 ns Started: 1375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1385 ns Started: 1385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1385 ns Started: 1385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1395 ns Started: 1395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1395 ns Started: 1395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1405 ns Started: 1405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1405 ns Started: 1405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1415 ns Started: 1415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1415 ns Started: 1415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1425 ns Started: 1425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1425 ns Started: 1425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1435 ns Started: 1435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1435 ns Started: 1435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1445 ns Started: 1445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1445 ns Started: 1445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1455 ns Started: 1455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1455 ns Started: 1455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1465 ns Started: 1465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1465 ns Started: 1465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1475 ns Started: 1475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1475 ns Started: 1475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1485 ns Started: 1485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1485 ns Started: 1485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1495 ns Started: 1495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1495 ns Started: 1495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1505 ns Started: 1505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1505 ns Started: 1505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1515 ns Started: 1515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1515 ns Started: 1515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1525 ns Started: 1525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1525 ns Started: 1525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1535 ns Started: 1535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1535 ns Started: 1535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1545 ns Started: 1545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1545 ns Started: 1545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1555 ns Started: 1555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1555 ns Started: 1555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1565 ns Started: 1565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1565 ns Started: 1565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1575 ns Started: 1575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1575 ns Started: 1575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1585 ns Started: 1585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1585 ns Started: 1585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1595 ns Started: 1595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1595 ns Started: 1595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1605 ns Started: 1605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1605 ns Started: 1605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1615 ns Started: 1615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1615 ns Started: 1615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1625 ns Started: 1625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1625 ns Started: 1625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1635 ns Started: 1635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1635 ns Started: 1635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1645 ns Started: 1645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1645 ns Started: 1645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1655 ns Started: 1655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1655 ns Started: 1655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1665 ns Started: 1665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1665 ns Started: 1665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1675 ns Started: 1675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1675 ns Started: 1675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1685 ns Started: 1685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1685 ns Started: 1685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1695 ns Started: 1695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1695 ns Started: 1695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1705 ns Started: 1705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1705 ns Started: 1705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1715 ns Started: 1715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1715 ns Started: 1715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1725 ns Started: 1725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1725 ns Started: 1725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1735 ns Started: 1735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1735 ns Started: 1735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1745 ns Started: 1745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1745 ns Started: 1745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1755 ns Started: 1755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1755 ns Started: 1755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1765 ns Started: 1765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1765 ns Started: 1765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1775 ns Started: 1775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1775 ns Started: 1775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1785 ns Started: 1785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1785 ns Started: 1785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1795 ns Started: 1795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1795 ns Started: 1795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1805 ns Started: 1805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1805 ns Started: 1805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1815 ns Started: 1815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1815 ns Started: 1815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1825 ns Started: 1825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1825 ns Started: 1825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1835 ns Started: 1835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1835 ns Started: 1835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1845 ns Started: 1845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1845 ns Started: 1845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1855 ns Started: 1855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1855 ns Started: 1855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1865 ns Started: 1865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1865 ns Started: 1865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1875 ns Started: 1875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1875 ns Started: 1875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1885 ns Started: 1885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1885 ns Started: 1885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1895 ns Started: 1895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1895 ns Started: 1895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1905 ns Started: 1905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1905 ns Started: 1905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1915 ns Started: 1915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1915 ns Started: 1915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1925 ns Started: 1925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1925 ns Started: 1925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1935 ns Started: 1935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1935 ns Started: 1935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1945 ns Started: 1945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1945 ns Started: 1945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1955 ns Started: 1955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1955 ns Started: 1955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1965 ns Started: 1965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1965 ns Started: 1965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1975 ns Started: 1975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1975 ns Started: 1975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1985 ns Started: 1985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1985 ns Started: 1985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 1995 ns Started: 1995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 1995 ns Started: 1995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 1995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2005 ns Started: 2005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2005 ns Started: 2005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2015 ns Started: 2015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2015 ns Started: 2015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2025 ns Started: 2025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2025 ns Started: 2025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2035 ns Started: 2035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2035 ns Started: 2035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2045 ns Started: 2045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2045 ns Started: 2045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2055 ns Started: 2055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2055 ns Started: 2055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2065 ns Started: 2065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2065 ns Started: 2065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2075 ns Started: 2075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2075 ns Started: 2075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2085 ns Started: 2085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2085 ns Started: 2085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2095 ns Started: 2095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2095 ns Started: 2095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2105 ns Started: 2105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2105 ns Started: 2105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2115 ns Started: 2115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2115 ns Started: 2115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2125 ns Started: 2125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2125 ns Started: 2125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2135 ns Started: 2135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2135 ns Started: 2135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2145 ns Started: 2145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2145 ns Started: 2145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2155 ns Started: 2155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2155 ns Started: 2155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2165 ns Started: 2165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2165 ns Started: 2165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2175 ns Started: 2175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2175 ns Started: 2175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2185 ns Started: 2185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2185 ns Started: 2185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2195 ns Started: 2195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2195 ns Started: 2195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2205 ns Started: 2205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2205 ns Started: 2205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2215 ns Started: 2215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2215 ns Started: 2215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2225 ns Started: 2225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2225 ns Started: 2225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2235 ns Started: 2235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2235 ns Started: 2235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2245 ns Started: 2245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2245 ns Started: 2245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2255 ns Started: 2255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2255 ns Started: 2255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2265 ns Started: 2265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2265 ns Started: 2265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2275 ns Started: 2275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2275 ns Started: 2275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2285 ns Started: 2285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2285 ns Started: 2285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2295 ns Started: 2295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2295 ns Started: 2295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2305 ns Started: 2305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2305 ns Started: 2305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2315 ns Started: 2315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2315 ns Started: 2315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2325 ns Started: 2325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2325 ns Started: 2325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2335 ns Started: 2335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2335 ns Started: 2335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2345 ns Started: 2345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2345 ns Started: 2345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2355 ns Started: 2355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2355 ns Started: 2355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2365 ns Started: 2365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2365 ns Started: 2365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2375 ns Started: 2375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2375 ns Started: 2375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2385 ns Started: 2385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2385 ns Started: 2385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2395 ns Started: 2395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2395 ns Started: 2395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2405 ns Started: 2405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2405 ns Started: 2405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2415 ns Started: 2415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2415 ns Started: 2415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2425 ns Started: 2425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2425 ns Started: 2425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2435 ns Started: 2435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2435 ns Started: 2435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2445 ns Started: 2445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2445 ns Started: 2445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2455 ns Started: 2455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2455 ns Started: 2455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2465 ns Started: 2465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2465 ns Started: 2465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2475 ns Started: 2475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2475 ns Started: 2475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2485 ns Started: 2485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2485 ns Started: 2485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2495 ns Started: 2495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2495 ns Started: 2495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2505 ns Started: 2505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2505 ns Started: 2505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2515 ns Started: 2515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2515 ns Started: 2515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2525 ns Started: 2525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2525 ns Started: 2525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2535 ns Started: 2535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2535 ns Started: 2535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2545 ns Started: 2545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2545 ns Started: 2545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2555 ns Started: 2555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2555 ns Started: 2555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2565 ns Started: 2565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2565 ns Started: 2565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2575 ns Started: 2575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2575 ns Started: 2575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2585 ns Started: 2585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2585 ns Started: 2585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2595 ns Started: 2595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2595 ns Started: 2595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2605 ns Started: 2605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2605 ns Started: 2605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2615 ns Started: 2615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2615 ns Started: 2615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2625 ns Started: 2625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2625 ns Started: 2625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2635 ns Started: 2635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2635 ns Started: 2635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2645 ns Started: 2645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2645 ns Started: 2645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2655 ns Started: 2655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2655 ns Started: 2655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2665 ns Started: 2665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2665 ns Started: 2665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2675 ns Started: 2675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2675 ns Started: 2675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2685 ns Started: 2685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2685 ns Started: 2685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2695 ns Started: 2695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2695 ns Started: 2695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2705 ns Started: 2705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2705 ns Started: 2705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2715 ns Started: 2715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2715 ns Started: 2715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2725 ns Started: 2725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2725 ns Started: 2725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2735 ns Started: 2735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2735 ns Started: 2735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2745 ns Started: 2745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2745 ns Started: 2745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2755 ns Started: 2755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2755 ns Started: 2755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2765 ns Started: 2765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2765 ns Started: 2765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2775 ns Started: 2775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2775 ns Started: 2775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2785 ns Started: 2785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2785 ns Started: 2785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2795 ns Started: 2795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2795 ns Started: 2795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2805 ns Started: 2805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2805 ns Started: 2805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2815 ns Started: 2815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2815 ns Started: 2815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2825 ns Started: 2825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2825 ns Started: 2825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2835 ns Started: 2835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2835 ns Started: 2835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2845 ns Started: 2845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2845 ns Started: 2845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2855 ns Started: 2855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2855 ns Started: 2855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2865 ns Started: 2865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2865 ns Started: 2865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2875 ns Started: 2875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2875 ns Started: 2875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2885 ns Started: 2885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2885 ns Started: 2885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2895 ns Started: 2895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2895 ns Started: 2895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2905 ns Started: 2905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2905 ns Started: 2905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2915 ns Started: 2915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2915 ns Started: 2915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2925 ns Started: 2925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2925 ns Started: 2925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2935 ns Started: 2935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2935 ns Started: 2935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2945 ns Started: 2945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2945 ns Started: 2945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2955 ns Started: 2955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2955 ns Started: 2955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2965 ns Started: 2965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2965 ns Started: 2965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2975 ns Started: 2975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2975 ns Started: 2975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2985 ns Started: 2985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2985 ns Started: 2985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 2995 ns Started: 2995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 2995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 2995 ns Started: 2995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 2995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3005 ns Started: 3005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3005 ns Started: 3005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3015 ns Started: 3015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3015 ns Started: 3015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3025 ns Started: 3025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3025 ns Started: 3025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3035 ns Started: 3035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3035 ns Started: 3035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3045 ns Started: 3045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3045 ns Started: 3045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3055 ns Started: 3055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3055 ns Started: 3055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3065 ns Started: 3065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3065 ns Started: 3065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3075 ns Started: 3075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3075 ns Started: 3075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3085 ns Started: 3085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3085 ns Started: 3085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3095 ns Started: 3095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3095 ns Started: 3095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3105 ns Started: 3105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3105 ns Started: 3105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3115 ns Started: 3115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3115 ns Started: 3115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3125 ns Started: 3125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3125 ns Started: 3125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3135 ns Started: 3135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3135 ns Started: 3135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3145 ns Started: 3145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3145 ns Started: 3145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3155 ns Started: 3155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3155 ns Started: 3155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3165 ns Started: 3165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3165 ns Started: 3165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3175 ns Started: 3175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3175 ns Started: 3175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3185 ns Started: 3185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3185 ns Started: 3185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3195 ns Started: 3195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3195 ns Started: 3195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3205 ns Started: 3205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3205 ns Started: 3205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3215 ns Started: 3215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3215 ns Started: 3215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3225 ns Started: 3225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3225 ns Started: 3225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3235 ns Started: 3235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3235 ns Started: 3235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3245 ns Started: 3245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3245 ns Started: 3245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3255 ns Started: 3255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3255 ns Started: 3255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3265 ns Started: 3265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3265 ns Started: 3265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3275 ns Started: 3275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3275 ns Started: 3275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3285 ns Started: 3285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3285 ns Started: 3285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3295 ns Started: 3295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3295 ns Started: 3295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3305 ns Started: 3305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3305 ns Started: 3305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3315 ns Started: 3315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3315 ns Started: 3315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3325 ns Started: 3325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3325 ns Started: 3325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3335 ns Started: 3335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3335 ns Started: 3335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3345 ns Started: 3345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3345 ns Started: 3345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3355 ns Started: 3355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3355 ns Started: 3355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3365 ns Started: 3365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3365 ns Started: 3365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3375 ns Started: 3375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3375 ns Started: 3375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3385 ns Started: 3385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3385 ns Started: 3385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3395 ns Started: 3395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3395 ns Started: 3395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3405 ns Started: 3405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3405 ns Started: 3405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3415 ns Started: 3415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3415 ns Started: 3415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3425 ns Started: 3425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3425 ns Started: 3425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3435 ns Started: 3435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3435 ns Started: 3435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3445 ns Started: 3445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3445 ns Started: 3445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3455 ns Started: 3455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3455 ns Started: 3455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3465 ns Started: 3465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3465 ns Started: 3465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3475 ns Started: 3475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3475 ns Started: 3475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3485 ns Started: 3485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3485 ns Started: 3485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3495 ns Started: 3495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3495 ns Started: 3495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3505 ns Started: 3505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3505 ns Started: 3505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3515 ns Started: 3515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3515 ns Started: 3515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3525 ns Started: 3525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3525 ns Started: 3525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3535 ns Started: 3535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3535 ns Started: 3535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3545 ns Started: 3545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3545 ns Started: 3545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3555 ns Started: 3555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3555 ns Started: 3555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3565 ns Started: 3565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3565 ns Started: 3565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3575 ns Started: 3575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3575 ns Started: 3575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3585 ns Started: 3585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3585 ns Started: 3585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3595 ns Started: 3595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3595 ns Started: 3595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3605 ns Started: 3605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3605 ns Started: 3605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3615 ns Started: 3615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3615 ns Started: 3615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3625 ns Started: 3625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3625 ns Started: 3625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3635 ns Started: 3635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3635 ns Started: 3635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3645 ns Started: 3645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3645 ns Started: 3645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3655 ns Started: 3655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3655 ns Started: 3655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3665 ns Started: 3665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3665 ns Started: 3665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3675 ns Started: 3675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3675 ns Started: 3675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3685 ns Started: 3685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3685 ns Started: 3685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3695 ns Started: 3695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3695 ns Started: 3695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3705 ns Started: 3705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3705 ns Started: 3705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3715 ns Started: 3715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3715 ns Started: 3715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3725 ns Started: 3725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3725 ns Started: 3725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3735 ns Started: 3735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3735 ns Started: 3735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3745 ns Started: 3745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3745 ns Started: 3745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3755 ns Started: 3755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3755 ns Started: 3755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3765 ns Started: 3765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3765 ns Started: 3765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3775 ns Started: 3775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3775 ns Started: 3775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3785 ns Started: 3785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3785 ns Started: 3785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3795 ns Started: 3795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3795 ns Started: 3795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3805 ns Started: 3805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3805 ns Started: 3805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3815 ns Started: 3815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3815 ns Started: 3815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3825 ns Started: 3825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3825 ns Started: 3825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3835 ns Started: 3835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3835 ns Started: 3835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3845 ns Started: 3845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3845 ns Started: 3845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3855 ns Started: 3855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3855 ns Started: 3855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3865 ns Started: 3865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3865 ns Started: 3865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3875 ns Started: 3875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3875 ns Started: 3875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3885 ns Started: 3885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3885 ns Started: 3885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3895 ns Started: 3895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3895 ns Started: 3895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3905 ns Started: 3905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3905 ns Started: 3905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3915 ns Started: 3915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3915 ns Started: 3915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3925 ns Started: 3925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3925 ns Started: 3925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3935 ns Started: 3935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3935 ns Started: 3935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3945 ns Started: 3945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3945 ns Started: 3945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3955 ns Started: 3955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3955 ns Started: 3955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3965 ns Started: 3965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3965 ns Started: 3965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3975 ns Started: 3975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3975 ns Started: 3975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3985 ns Started: 3985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3985 ns Started: 3985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 3995 ns Started: 3995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 3995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 3995 ns Started: 3995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 3995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4005 ns Started: 4005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4005 ns Started: 4005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4015 ns Started: 4015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4015 ns Started: 4015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4025 ns Started: 4025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4025 ns Started: 4025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4035 ns Started: 4035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4035 ns Started: 4035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4045 ns Started: 4045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4045 ns Started: 4045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4055 ns Started: 4055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4055 ns Started: 4055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4065 ns Started: 4065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4065 ns Started: 4065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4075 ns Started: 4075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4075 ns Started: 4075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4085 ns Started: 4085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4085 ns Started: 4085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4095 ns Started: 4095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4095 ns Started: 4095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4105 ns Started: 4105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4105 ns Started: 4105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4115 ns Started: 4115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4115 ns Started: 4115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4125 ns Started: 4125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4125 ns Started: 4125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4135 ns Started: 4135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4135 ns Started: 4135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4145 ns Started: 4145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4145 ns Started: 4145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4155 ns Started: 4155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4155 ns Started: 4155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4165 ns Started: 4165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4165 ns Started: 4165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4175 ns Started: 4175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4175 ns Started: 4175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4185 ns Started: 4185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4185 ns Started: 4185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4195 ns Started: 4195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4195 ns Started: 4195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4205 ns Started: 4205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4205 ns Started: 4205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4215 ns Started: 4215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4215 ns Started: 4215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4225 ns Started: 4225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4225 ns Started: 4225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4235 ns Started: 4235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4235 ns Started: 4235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4245 ns Started: 4245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4245 ns Started: 4245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4255 ns Started: 4255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4255 ns Started: 4255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4265 ns Started: 4265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4265 ns Started: 4265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4275 ns Started: 4275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4275 ns Started: 4275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4285 ns Started: 4285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4285 ns Started: 4285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4295 ns Started: 4295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4295 ns Started: 4295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4305 ns Started: 4305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4305 ns Started: 4305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4315 ns Started: 4315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4315 ns Started: 4315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4325 ns Started: 4325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4325 ns Started: 4325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4335 ns Started: 4335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4335 ns Started: 4335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4345 ns Started: 4345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4345 ns Started: 4345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4355 ns Started: 4355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4355 ns Started: 4355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4365 ns Started: 4365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4365 ns Started: 4365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4375 ns Started: 4375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4375 ns Started: 4375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4385 ns Started: 4385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4385 ns Started: 4385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4395 ns Started: 4395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4395 ns Started: 4395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4405 ns Started: 4405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4405 ns Started: 4405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4415 ns Started: 4415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4415 ns Started: 4415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4425 ns Started: 4425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4425 ns Started: 4425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4435 ns Started: 4435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4435 ns Started: 4435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4445 ns Started: 4445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4445 ns Started: 4445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4455 ns Started: 4455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4455 ns Started: 4455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4465 ns Started: 4465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4465 ns Started: 4465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4475 ns Started: 4475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4475 ns Started: 4475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4485 ns Started: 4485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4485 ns Started: 4485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4495 ns Started: 4495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4495 ns Started: 4495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4505 ns Started: 4505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4505 ns Started: 4505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4515 ns Started: 4515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4515 ns Started: 4515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4525 ns Started: 4525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4525 ns Started: 4525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4535 ns Started: 4535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4535 ns Started: 4535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4545 ns Started: 4545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4545 ns Started: 4545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4555 ns Started: 4555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4555 ns Started: 4555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4565 ns Started: 4565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4565 ns Started: 4565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4575 ns Started: 4575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4575 ns Started: 4575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4585 ns Started: 4585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4585 ns Started: 4585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4595 ns Started: 4595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4595 ns Started: 4595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4605 ns Started: 4605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4605 ns Started: 4605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4615 ns Started: 4615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4615 ns Started: 4615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4625 ns Started: 4625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4625 ns Started: 4625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4635 ns Started: 4635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4635 ns Started: 4635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4645 ns Started: 4645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4645 ns Started: 4645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4655 ns Started: 4655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4655 ns Started: 4655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4665 ns Started: 4665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4665 ns Started: 4665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4675 ns Started: 4675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4675 ns Started: 4675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4685 ns Started: 4685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4685 ns Started: 4685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4695 ns Started: 4695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4695 ns Started: 4695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4705 ns Started: 4705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4705 ns Started: 4705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4715 ns Started: 4715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4715 ns Started: 4715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4725 ns Started: 4725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4725 ns Started: 4725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4735 ns Started: 4735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4735 ns Started: 4735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4745 ns Started: 4745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4745 ns Started: 4745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4755 ns Started: 4755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4755 ns Started: 4755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4765 ns Started: 4765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4765 ns Started: 4765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4775 ns Started: 4775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4775 ns Started: 4775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4785 ns Started: 4785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4785 ns Started: 4785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4795 ns Started: 4795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4795 ns Started: 4795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4805 ns Started: 4805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4805 ns Started: 4805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4815 ns Started: 4815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4815 ns Started: 4815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4825 ns Started: 4825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4825 ns Started: 4825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4835 ns Started: 4835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4835 ns Started: 4835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4845 ns Started: 4845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4845 ns Started: 4845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4855 ns Started: 4855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4855 ns Started: 4855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4865 ns Started: 4865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4865 ns Started: 4865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4875 ns Started: 4875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4875 ns Started: 4875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4885 ns Started: 4885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4885 ns Started: 4885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4895 ns Started: 4895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4895 ns Started: 4895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4905 ns Started: 4905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4905 ns Started: 4905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4915 ns Started: 4915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4915 ns Started: 4915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4925 ns Started: 4925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4925 ns Started: 4925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4935 ns Started: 4935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4935 ns Started: 4935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4945 ns Started: 4945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4945 ns Started: 4945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4955 ns Started: 4955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4955 ns Started: 4955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4965 ns Started: 4965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4965 ns Started: 4965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4975 ns Started: 4975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4975 ns Started: 4975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4985 ns Started: 4985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4985 ns Started: 4985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 4995 ns Started: 4995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 4995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 4995 ns Started: 4995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 4995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5005 ns Started: 5005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5005 ns Started: 5005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5015 ns Started: 5015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5015 ns Started: 5015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5025 ns Started: 5025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5025 ns Started: 5025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5035 ns Started: 5035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5035 ns Started: 5035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5045 ns Started: 5045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5045 ns Started: 5045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5055 ns Started: 5055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5055 ns Started: 5055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5065 ns Started: 5065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5065 ns Started: 5065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5075 ns Started: 5075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5075 ns Started: 5075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5085 ns Started: 5085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5085 ns Started: 5085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5095 ns Started: 5095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5095 ns Started: 5095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5105 ns Started: 5105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5105 ns Started: 5105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5115 ns Started: 5115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5115 ns Started: 5115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5125 ns Started: 5125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5125 ns Started: 5125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5135 ns Started: 5135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5135 ns Started: 5135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5145 ns Started: 5145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5145 ns Started: 5145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5155 ns Started: 5155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5155 ns Started: 5155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5165 ns Started: 5165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5165 ns Started: 5165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5175 ns Started: 5175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5175 ns Started: 5175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5185 ns Started: 5185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5185 ns Started: 5185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5195 ns Started: 5195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5195 ns Started: 5195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5205 ns Started: 5205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5205 ns Started: 5205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5215 ns Started: 5215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5215 ns Started: 5215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5225 ns Started: 5225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5225 ns Started: 5225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5235 ns Started: 5235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5235 ns Started: 5235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5245 ns Started: 5245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5245 ns Started: 5245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5255 ns Started: 5255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5255 ns Started: 5255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5265 ns Started: 5265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5265 ns Started: 5265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5275 ns Started: 5275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5275 ns Started: 5275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5285 ns Started: 5285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5285 ns Started: 5285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5295 ns Started: 5295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5295 ns Started: 5295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5305 ns Started: 5305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5305 ns Started: 5305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5315 ns Started: 5315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5315 ns Started: 5315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5325 ns Started: 5325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5325 ns Started: 5325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5335 ns Started: 5335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5335 ns Started: 5335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5345 ns Started: 5345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5345 ns Started: 5345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5355 ns Started: 5355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5355 ns Started: 5355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5365 ns Started: 5365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5365 ns Started: 5365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5375 ns Started: 5375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5375 ns Started: 5375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5385 ns Started: 5385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5385 ns Started: 5385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5395 ns Started: 5395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5395 ns Started: 5395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5405 ns Started: 5405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5405 ns Started: 5405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5415 ns Started: 5415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5415 ns Started: 5415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5425 ns Started: 5425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5425 ns Started: 5425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5435 ns Started: 5435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5435 ns Started: 5435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5445 ns Started: 5445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5445 ns Started: 5445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5455 ns Started: 5455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5455 ns Started: 5455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5465 ns Started: 5465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5465 ns Started: 5465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5475 ns Started: 5475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5475 ns Started: 5475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5485 ns Started: 5485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5485 ns Started: 5485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5495 ns Started: 5495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5495 ns Started: 5495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5505 ns Started: 5505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5505 ns Started: 5505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5515 ns Started: 5515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5515 ns Started: 5515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5525 ns Started: 5525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5525 ns Started: 5525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5535 ns Started: 5535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5535 ns Started: 5535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5545 ns Started: 5545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5545 ns Started: 5545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5555 ns Started: 5555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5555 ns Started: 5555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5565 ns Started: 5565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5565 ns Started: 5565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5575 ns Started: 5575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5575 ns Started: 5575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5585 ns Started: 5585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5585 ns Started: 5585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5595 ns Started: 5595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5595 ns Started: 5595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5605 ns Started: 5605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5605 ns Started: 5605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5615 ns Started: 5615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5615 ns Started: 5615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5625 ns Started: 5625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5625 ns Started: 5625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5635 ns Started: 5635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5635 ns Started: 5635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5645 ns Started: 5645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5645 ns Started: 5645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5655 ns Started: 5655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5655 ns Started: 5655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5665 ns Started: 5665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5665 ns Started: 5665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5675 ns Started: 5675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5675 ns Started: 5675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5685 ns Started: 5685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5685 ns Started: 5685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5695 ns Started: 5695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5695 ns Started: 5695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5705 ns Started: 5705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5705 ns Started: 5705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5715 ns Started: 5715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5715 ns Started: 5715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5725 ns Started: 5725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5725 ns Started: 5725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5735 ns Started: 5735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5735 ns Started: 5735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5745 ns Started: 5745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5745 ns Started: 5745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5755 ns Started: 5755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5755 ns Started: 5755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5765 ns Started: 5765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5765 ns Started: 5765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5775 ns Started: 5775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5775 ns Started: 5775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5785 ns Started: 5785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5785 ns Started: 5785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5795 ns Started: 5795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5795 ns Started: 5795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5805 ns Started: 5805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5805 ns Started: 5805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5815 ns Started: 5815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5815 ns Started: 5815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5825 ns Started: 5825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5825 ns Started: 5825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5835 ns Started: 5835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5835 ns Started: 5835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5845 ns Started: 5845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5845 ns Started: 5845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5855 ns Started: 5855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5855 ns Started: 5855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5865 ns Started: 5865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5865 ns Started: 5865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5875 ns Started: 5875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5875 ns Started: 5875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5885 ns Started: 5885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5885 ns Started: 5885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5895 ns Started: 5895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5895 ns Started: 5895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5905 ns Started: 5905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5905 ns Started: 5905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5915 ns Started: 5915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5915 ns Started: 5915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5925 ns Started: 5925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5925 ns Started: 5925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5935 ns Started: 5935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5935 ns Started: 5935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5945 ns Started: 5945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5945 ns Started: 5945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5955 ns Started: 5955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5955 ns Started: 5955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5965 ns Started: 5965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5965 ns Started: 5965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5975 ns Started: 5975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5975 ns Started: 5975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5985 ns Started: 5985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5985 ns Started: 5985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 5995 ns Started: 5995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 5995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 5995 ns Started: 5995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 5995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6005 ns Started: 6005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6005 ns Started: 6005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6015 ns Started: 6015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6015 ns Started: 6015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6025 ns Started: 6025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6025 ns Started: 6025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6035 ns Started: 6035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6035 ns Started: 6035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6045 ns Started: 6045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6045 ns Started: 6045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6055 ns Started: 6055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6055 ns Started: 6055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6065 ns Started: 6065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6065 ns Started: 6065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6075 ns Started: 6075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6075 ns Started: 6075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6085 ns Started: 6085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6085 ns Started: 6085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6095 ns Started: 6095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6095 ns Started: 6095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6105 ns Started: 6105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6105 ns Started: 6105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6115 ns Started: 6115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6115 ns Started: 6115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6125 ns Started: 6125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6125 ns Started: 6125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6135 ns Started: 6135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6135 ns Started: 6135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6145 ns Started: 6145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6145 ns Started: 6145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6155 ns Started: 6155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6155 ns Started: 6155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6165 ns Started: 6165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6165 ns Started: 6165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6175 ns Started: 6175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6175 ns Started: 6175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6185 ns Started: 6185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6185 ns Started: 6185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6195 ns Started: 6195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6195 ns Started: 6195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6205 ns Started: 6205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6205 ns Started: 6205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6215 ns Started: 6215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6215 ns Started: 6215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6225 ns Started: 6225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6225 ns Started: 6225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6235 ns Started: 6235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6235 ns Started: 6235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6245 ns Started: 6245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6245 ns Started: 6245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6255 ns Started: 6255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6255 ns Started: 6255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6265 ns Started: 6265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6265 ns Started: 6265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6275 ns Started: 6275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6275 ns Started: 6275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6285 ns Started: 6285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6285 ns Started: 6285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6295 ns Started: 6295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6295 ns Started: 6295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6305 ns Started: 6305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6305 ns Started: 6305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6315 ns Started: 6315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6315 ns Started: 6315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6325 ns Started: 6325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6325 ns Started: 6325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6335 ns Started: 6335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6335 ns Started: 6335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6345 ns Started: 6345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6345 ns Started: 6345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6355 ns Started: 6355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6355 ns Started: 6355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6365 ns Started: 6365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6365 ns Started: 6365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6375 ns Started: 6375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6375 ns Started: 6375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6385 ns Started: 6385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6385 ns Started: 6385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6395 ns Started: 6395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6395 ns Started: 6395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6405 ns Started: 6405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6405 ns Started: 6405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6415 ns Started: 6415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6415 ns Started: 6415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6425 ns Started: 6425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6425 ns Started: 6425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6435 ns Started: 6435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6435 ns Started: 6435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6445 ns Started: 6445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6445 ns Started: 6445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6455 ns Started: 6455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6455 ns Started: 6455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6465 ns Started: 6465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6465 ns Started: 6465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6475 ns Started: 6475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6475 ns Started: 6475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6485 ns Started: 6485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6485 ns Started: 6485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6495 ns Started: 6495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6495 ns Started: 6495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6505 ns Started: 6505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6505 ns Started: 6505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6515 ns Started: 6515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6515 ns Started: 6515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6525 ns Started: 6525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6525 ns Started: 6525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6535 ns Started: 6535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6535 ns Started: 6535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6545 ns Started: 6545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6545 ns Started: 6545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6555 ns Started: 6555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6555 ns Started: 6555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6565 ns Started: 6565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6565 ns Started: 6565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6575 ns Started: 6575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6575 ns Started: 6575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6585 ns Started: 6585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6585 ns Started: 6585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6595 ns Started: 6595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6595 ns Started: 6595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6605 ns Started: 6605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6605 ns Started: 6605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6615 ns Started: 6615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6615 ns Started: 6615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6625 ns Started: 6625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6625 ns Started: 6625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6635 ns Started: 6635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6635 ns Started: 6635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6645 ns Started: 6645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6645 ns Started: 6645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6655 ns Started: 6655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6655 ns Started: 6655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6665 ns Started: 6665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6665 ns Started: 6665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6675 ns Started: 6675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6675 ns Started: 6675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6685 ns Started: 6685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6685 ns Started: 6685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6695 ns Started: 6695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6695 ns Started: 6695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6705 ns Started: 6705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6705 ns Started: 6705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6715 ns Started: 6715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6715 ns Started: 6715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6725 ns Started: 6725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6725 ns Started: 6725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6735 ns Started: 6735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6735 ns Started: 6735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6745 ns Started: 6745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6745 ns Started: 6745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6755 ns Started: 6755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6755 ns Started: 6755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6765 ns Started: 6765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6765 ns Started: 6765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6775 ns Started: 6775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6775 ns Started: 6775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6785 ns Started: 6785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6785 ns Started: 6785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6795 ns Started: 6795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6795 ns Started: 6795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6805 ns Started: 6805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6805 ns Started: 6805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6815 ns Started: 6815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6815 ns Started: 6815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6825 ns Started: 6825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6825 ns Started: 6825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6835 ns Started: 6835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6835 ns Started: 6835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6845 ns Started: 6845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6845 ns Started: 6845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6855 ns Started: 6855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6855 ns Started: 6855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6865 ns Started: 6865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6865 ns Started: 6865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6875 ns Started: 6875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6875 ns Started: 6875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6885 ns Started: 6885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6885 ns Started: 6885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6895 ns Started: 6895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6895 ns Started: 6895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6905 ns Started: 6905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6905 ns Started: 6905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6915 ns Started: 6915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6915 ns Started: 6915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6925 ns Started: 6925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6925 ns Started: 6925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6935 ns Started: 6935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6935 ns Started: 6935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6945 ns Started: 6945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6945 ns Started: 6945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6955 ns Started: 6955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6955 ns Started: 6955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6965 ns Started: 6965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6965 ns Started: 6965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6975 ns Started: 6975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6975 ns Started: 6975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6985 ns Started: 6985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6985 ns Started: 6985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 6995 ns Started: 6995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 6995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 6995 ns Started: 6995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 6995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7005 ns Started: 7005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7005 ns Started: 7005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7015 ns Started: 7015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7015 ns Started: 7015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7025 ns Started: 7025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7025 ns Started: 7025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7035 ns Started: 7035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7035 ns Started: 7035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7045 ns Started: 7045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7045 ns Started: 7045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7055 ns Started: 7055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7055 ns Started: 7055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7065 ns Started: 7065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7065 ns Started: 7065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7075 ns Started: 7075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7075 ns Started: 7075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7085 ns Started: 7085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7085 ns Started: 7085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7095 ns Started: 7095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7095 ns Started: 7095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7105 ns Started: 7105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7105 ns Started: 7105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7115 ns Started: 7115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7115 ns Started: 7115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7125 ns Started: 7125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7125 ns Started: 7125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7135 ns Started: 7135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7135 ns Started: 7135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7145 ns Started: 7145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7145 ns Started: 7145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7155 ns Started: 7155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7155 ns Started: 7155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7165 ns Started: 7165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7165 ns Started: 7165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7175 ns Started: 7175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7175 ns Started: 7175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7185 ns Started: 7185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7185 ns Started: 7185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7195 ns Started: 7195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7195 ns Started: 7195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7205 ns Started: 7205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7205 ns Started: 7205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7215 ns Started: 7215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7215 ns Started: 7215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7225 ns Started: 7225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7225 ns Started: 7225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7235 ns Started: 7235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7235 ns Started: 7235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7245 ns Started: 7245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7245 ns Started: 7245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7255 ns Started: 7255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7255 ns Started: 7255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7265 ns Started: 7265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7265 ns Started: 7265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7275 ns Started: 7275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7275 ns Started: 7275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7285 ns Started: 7285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7285 ns Started: 7285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7295 ns Started: 7295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7295 ns Started: 7295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7305 ns Started: 7305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7305 ns Started: 7305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7315 ns Started: 7315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7315 ns Started: 7315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7325 ns Started: 7325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7325 ns Started: 7325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7335 ns Started: 7335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7335 ns Started: 7335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7345 ns Started: 7345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7345 ns Started: 7345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7355 ns Started: 7355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7355 ns Started: 7355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7365 ns Started: 7365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7365 ns Started: 7365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7375 ns Started: 7375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7375 ns Started: 7375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7385 ns Started: 7385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7385 ns Started: 7385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7395 ns Started: 7395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7395 ns Started: 7395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7405 ns Started: 7405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7405 ns Started: 7405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7415 ns Started: 7415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7415 ns Started: 7415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7425 ns Started: 7425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7425 ns Started: 7425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7435 ns Started: 7435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7435 ns Started: 7435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7445 ns Started: 7445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7445 ns Started: 7445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7455 ns Started: 7455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7455 ns Started: 7455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7465 ns Started: 7465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7465 ns Started: 7465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7475 ns Started: 7475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7475 ns Started: 7475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7485 ns Started: 7485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7485 ns Started: 7485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7495 ns Started: 7495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7495 ns Started: 7495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7505 ns Started: 7505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7505 ns Started: 7505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7515 ns Started: 7515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7515 ns Started: 7515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7525 ns Started: 7525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7525 ns Started: 7525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7535 ns Started: 7535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7535 ns Started: 7535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7545 ns Started: 7545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7545 ns Started: 7545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7555 ns Started: 7555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7555 ns Started: 7555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7565 ns Started: 7565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7565 ns Started: 7565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7575 ns Started: 7575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7575 ns Started: 7575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7585 ns Started: 7585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7585 ns Started: 7585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7595 ns Started: 7595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7595 ns Started: 7595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7605 ns Started: 7605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7605 ns Started: 7605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7615 ns Started: 7615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7615 ns Started: 7615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7625 ns Started: 7625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7625 ns Started: 7625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7635 ns Started: 7635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7635 ns Started: 7635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7645 ns Started: 7645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7645 ns Started: 7645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7655 ns Started: 7655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7655 ns Started: 7655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7665 ns Started: 7665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7665 ns Started: 7665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7675 ns Started: 7675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7675 ns Started: 7675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7685 ns Started: 7685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7685 ns Started: 7685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7695 ns Started: 7695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7695 ns Started: 7695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7705 ns Started: 7705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7705 ns Started: 7705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7715 ns Started: 7715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7715 ns Started: 7715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7725 ns Started: 7725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7725 ns Started: 7725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7735 ns Started: 7735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7735 ns Started: 7735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7745 ns Started: 7745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7745 ns Started: 7745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7755 ns Started: 7755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7755 ns Started: 7755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7765 ns Started: 7765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7765 ns Started: 7765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7775 ns Started: 7775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7775 ns Started: 7775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7785 ns Started: 7785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7785 ns Started: 7785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7795 ns Started: 7795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7795 ns Started: 7795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7805 ns Started: 7805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7805 ns Started: 7805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7815 ns Started: 7815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7815 ns Started: 7815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7825 ns Started: 7825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7825 ns Started: 7825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7835 ns Started: 7835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7835 ns Started: 7835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7845 ns Started: 7845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7845 ns Started: 7845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7855 ns Started: 7855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7855 ns Started: 7855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7865 ns Started: 7865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7865 ns Started: 7865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7875 ns Started: 7875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7875 ns Started: 7875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7885 ns Started: 7885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7885 ns Started: 7885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7895 ns Started: 7895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7895 ns Started: 7895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7905 ns Started: 7905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7905 ns Started: 7905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7915 ns Started: 7915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7915 ns Started: 7915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7925 ns Started: 7925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7925 ns Started: 7925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7935 ns Started: 7935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7935 ns Started: 7935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7945 ns Started: 7945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7945 ns Started: 7945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7955 ns Started: 7955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7955 ns Started: 7955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7965 ns Started: 7965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7965 ns Started: 7965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7975 ns Started: 7975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7975 ns Started: 7975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7985 ns Started: 7985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7985 ns Started: 7985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 7995 ns Started: 7995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 7995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 7995 ns Started: 7995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 7995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8005 ns Started: 8005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8005 ns Started: 8005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8015 ns Started: 8015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8015 ns Started: 8015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8025 ns Started: 8025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8025 ns Started: 8025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8035 ns Started: 8035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8035 ns Started: 8035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8045 ns Started: 8045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8045 ns Started: 8045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8055 ns Started: 8055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8055 ns Started: 8055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8065 ns Started: 8065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8065 ns Started: 8065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8075 ns Started: 8075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8075 ns Started: 8075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8085 ns Started: 8085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8085 ns Started: 8085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8095 ns Started: 8095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8095 ns Started: 8095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8105 ns Started: 8105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8105 ns Started: 8105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8115 ns Started: 8115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8115 ns Started: 8115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8125 ns Started: 8125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8125 ns Started: 8125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8135 ns Started: 8135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8135 ns Started: 8135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8145 ns Started: 8145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8145 ns Started: 8145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8155 ns Started: 8155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8155 ns Started: 8155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8165 ns Started: 8165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8165 ns Started: 8165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8175 ns Started: 8175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8175 ns Started: 8175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8185 ns Started: 8185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8185 ns Started: 8185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8195 ns Started: 8195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8195 ns Started: 8195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8205 ns Started: 8205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8205 ns Started: 8205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8215 ns Started: 8215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8215 ns Started: 8215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8225 ns Started: 8225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8225 ns Started: 8225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8235 ns Started: 8235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8235 ns Started: 8235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8245 ns Started: 8245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8245 ns Started: 8245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8255 ns Started: 8255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8255 ns Started: 8255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8265 ns Started: 8265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8265 ns Started: 8265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8275 ns Started: 8275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8275 ns Started: 8275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8285 ns Started: 8285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8285 ns Started: 8285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8295 ns Started: 8295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8295 ns Started: 8295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8305 ns Started: 8305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8305 ns Started: 8305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8315 ns Started: 8315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8315 ns Started: 8315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8325 ns Started: 8325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8325 ns Started: 8325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8335 ns Started: 8335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8335 ns Started: 8335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8345 ns Started: 8345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8345 ns Started: 8345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8355 ns Started: 8355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8355 ns Started: 8355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8365 ns Started: 8365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8365 ns Started: 8365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8375 ns Started: 8375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8375 ns Started: 8375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8385 ns Started: 8385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8385 ns Started: 8385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8395 ns Started: 8395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8395 ns Started: 8395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8405 ns Started: 8405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8405 ns Started: 8405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8415 ns Started: 8415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8415 ns Started: 8415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8425 ns Started: 8425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8425 ns Started: 8425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8435 ns Started: 8435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8435 ns Started: 8435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8445 ns Started: 8445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8445 ns Started: 8445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8455 ns Started: 8455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8455 ns Started: 8455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8465 ns Started: 8465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8465 ns Started: 8465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8475 ns Started: 8475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8475 ns Started: 8475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8485 ns Started: 8485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8485 ns Started: 8485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8495 ns Started: 8495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8495 ns Started: 8495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8505 ns Started: 8505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8505 ns Started: 8505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8515 ns Started: 8515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8515 ns Started: 8515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8525 ns Started: 8525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8525 ns Started: 8525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8535 ns Started: 8535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8535 ns Started: 8535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8545 ns Started: 8545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8545 ns Started: 8545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8555 ns Started: 8555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8555 ns Started: 8555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8565 ns Started: 8565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8565 ns Started: 8565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8575 ns Started: 8575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8575 ns Started: 8575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8585 ns Started: 8585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8585 ns Started: 8585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8595 ns Started: 8595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8595 ns Started: 8595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8605 ns Started: 8605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8605 ns Started: 8605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8615 ns Started: 8615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8615 ns Started: 8615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8625 ns Started: 8625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8625 ns Started: 8625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8635 ns Started: 8635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8635 ns Started: 8635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8645 ns Started: 8645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8645 ns Started: 8645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8655 ns Started: 8655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8655 ns Started: 8655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8665 ns Started: 8665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8665 ns Started: 8665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8675 ns Started: 8675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8675 ns Started: 8675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8685 ns Started: 8685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8685 ns Started: 8685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8695 ns Started: 8695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8695 ns Started: 8695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8705 ns Started: 8705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8705 ns Started: 8705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8715 ns Started: 8715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8715 ns Started: 8715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8725 ns Started: 8725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8725 ns Started: 8725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8735 ns Started: 8735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8735 ns Started: 8735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8745 ns Started: 8745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8745 ns Started: 8745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8755 ns Started: 8755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8755 ns Started: 8755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8765 ns Started: 8765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8765 ns Started: 8765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8775 ns Started: 8775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8775 ns Started: 8775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8785 ns Started: 8785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8785 ns Started: 8785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8795 ns Started: 8795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8795 ns Started: 8795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8805 ns Started: 8805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8805 ns Started: 8805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8815 ns Started: 8815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8815 ns Started: 8815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8825 ns Started: 8825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8825 ns Started: 8825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8835 ns Started: 8835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8835 ns Started: 8835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8845 ns Started: 8845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8845 ns Started: 8845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8855 ns Started: 8855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8855 ns Started: 8855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8865 ns Started: 8865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8865 ns Started: 8865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8875 ns Started: 8875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8875 ns Started: 8875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8885 ns Started: 8885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8885 ns Started: 8885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8895 ns Started: 8895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8895 ns Started: 8895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8905 ns Started: 8905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8905 ns Started: 8905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8915 ns Started: 8915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8915 ns Started: 8915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8925 ns Started: 8925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8925 ns Started: 8925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8935 ns Started: 8935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8935 ns Started: 8935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8945 ns Started: 8945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8945 ns Started: 8945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8955 ns Started: 8955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8955 ns Started: 8955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8965 ns Started: 8965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8965 ns Started: 8965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8975 ns Started: 8975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8975 ns Started: 8975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8985 ns Started: 8985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8985 ns Started: 8985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 8995 ns Started: 8995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 8995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 8995 ns Started: 8995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 8995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9005 ns Started: 9005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9005 ns Started: 9005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9015 ns Started: 9015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9015 ns Started: 9015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9025 ns Started: 9025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9025 ns Started: 9025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9035 ns Started: 9035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9035 ns Started: 9035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9045 ns Started: 9045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9045 ns Started: 9045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9055 ns Started: 9055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9055 ns Started: 9055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9065 ns Started: 9065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9065 ns Started: 9065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9075 ns Started: 9075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9075 ns Started: 9075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9085 ns Started: 9085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9085 ns Started: 9085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9095 ns Started: 9095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9095 ns Started: 9095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9105 ns Started: 9105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9105 ns Started: 9105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9115 ns Started: 9115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9115 ns Started: 9115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9125 ns Started: 9125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9125 ns Started: 9125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9135 ns Started: 9135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9135 ns Started: 9135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9145 ns Started: 9145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9145 ns Started: 9145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9155 ns Started: 9155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9155 ns Started: 9155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9165 ns Started: 9165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9165 ns Started: 9165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9175 ns Started: 9175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9175 ns Started: 9175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9185 ns Started: 9185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9185 ns Started: 9185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9195 ns Started: 9195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9195 ns Started: 9195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9205 ns Started: 9205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9205 ns Started: 9205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9215 ns Started: 9215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9215 ns Started: 9215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9225 ns Started: 9225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9225 ns Started: 9225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9235 ns Started: 9235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9235 ns Started: 9235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9245 ns Started: 9245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9245 ns Started: 9245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9255 ns Started: 9255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9255 ns Started: 9255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9265 ns Started: 9265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9265 ns Started: 9265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9275 ns Started: 9275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9275 ns Started: 9275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9285 ns Started: 9285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9285 ns Started: 9285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9295 ns Started: 9295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9295 ns Started: 9295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9305 ns Started: 9305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9305 ns Started: 9305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9315 ns Started: 9315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9315 ns Started: 9315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9325 ns Started: 9325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9325 ns Started: 9325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9335 ns Started: 9335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9335 ns Started: 9335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9345 ns Started: 9345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9345 ns Started: 9345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9355 ns Started: 9355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9355 ns Started: 9355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9365 ns Started: 9365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9365 ns Started: 9365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9375 ns Started: 9375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9375 ns Started: 9375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9385 ns Started: 9385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9385 ns Started: 9385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9395 ns Started: 9395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9395 ns Started: 9395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9405 ns Started: 9405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9405 ns Started: 9405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9415 ns Started: 9415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9415 ns Started: 9415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9425 ns Started: 9425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9425 ns Started: 9425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9435 ns Started: 9435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9435 ns Started: 9435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9445 ns Started: 9445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9445 ns Started: 9445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9455 ns Started: 9455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9455 ns Started: 9455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9465 ns Started: 9465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9465 ns Started: 9465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9475 ns Started: 9475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9475 ns Started: 9475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9485 ns Started: 9485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9485 ns Started: 9485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9495 ns Started: 9495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9495 ns Started: 9495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9505 ns Started: 9505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9505 ns Started: 9505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9515 ns Started: 9515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9515 ns Started: 9515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9525 ns Started: 9525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9525 ns Started: 9525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9535 ns Started: 9535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9535 ns Started: 9535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9545 ns Started: 9545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9545 ns Started: 9545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9555 ns Started: 9555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9555 ns Started: 9555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9565 ns Started: 9565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9565 ns Started: 9565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9575 ns Started: 9575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9575 ns Started: 9575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9585 ns Started: 9585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9585 ns Started: 9585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9595 ns Started: 9595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9595 ns Started: 9595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9605 ns Started: 9605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9605 ns Started: 9605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9615 ns Started: 9615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9615 ns Started: 9615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9625 ns Started: 9625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9625 ns Started: 9625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9635 ns Started: 9635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9635 ns Started: 9635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9645 ns Started: 9645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9645 ns Started: 9645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9655 ns Started: 9655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9655 ns Started: 9655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9665 ns Started: 9665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9665 ns Started: 9665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9675 ns Started: 9675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9675 ns Started: 9675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9685 ns Started: 9685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9685 ns Started: 9685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9695 ns Started: 9695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9695 ns Started: 9695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9705 ns Started: 9705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9705 ns Started: 9705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9715 ns Started: 9715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9715 ns Started: 9715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9725 ns Started: 9725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9725 ns Started: 9725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9735 ns Started: 9735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9735 ns Started: 9735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9745 ns Started: 9745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9745 ns Started: 9745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9755 ns Started: 9755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9755 ns Started: 9755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9765 ns Started: 9765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9765 ns Started: 9765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9775 ns Started: 9775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9775 ns Started: 9775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9785 ns Started: 9785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9785 ns Started: 9785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9795 ns Started: 9795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9795 ns Started: 9795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9805 ns Started: 9805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9805 ns Started: 9805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9815 ns Started: 9815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9815 ns Started: 9815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9825 ns Started: 9825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9825 ns Started: 9825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9835 ns Started: 9835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9835 ns Started: 9835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9845 ns Started: 9845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9845 ns Started: 9845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9855 ns Started: 9855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9855 ns Started: 9855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9865 ns Started: 9865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9865 ns Started: 9865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9875 ns Started: 9875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9875 ns Started: 9875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9885 ns Started: 9885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9885 ns Started: 9885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9895 ns Started: 9895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9895 ns Started: 9895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9905 ns Started: 9905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9905 ns Started: 9905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9915 ns Started: 9915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9915 ns Started: 9915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9925 ns Started: 9925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9925 ns Started: 9925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9935 ns Started: 9935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9935 ns Started: 9935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9945 ns Started: 9945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9945 ns Started: 9945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9955 ns Started: 9955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9955 ns Started: 9955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9965 ns Started: 9965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9965 ns Started: 9965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9975 ns Started: 9975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9975 ns Started: 9975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9985 ns Started: 9985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9985 ns Started: 9985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 9995 ns Started: 9995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 9995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 9995 ns Started: 9995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 9995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10005 ns Started: 10005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10005 ns Started: 10005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10015 ns Started: 10015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10015 ns Started: 10015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10025 ns Started: 10025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10025 ns Started: 10025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10035 ns Started: 10035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10035 ns Started: 10035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10045 ns Started: 10045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10045 ns Started: 10045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10055 ns Started: 10055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10055 ns Started: 10055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10065 ns Started: 10065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10065 ns Started: 10065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10075 ns Started: 10075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10075 ns Started: 10075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10085 ns Started: 10085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10085 ns Started: 10085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10095 ns Started: 10095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10095 ns Started: 10095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10105 ns Started: 10105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10105 ns Started: 10105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10115 ns Started: 10115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10115 ns Started: 10115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10125 ns Started: 10125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10125 ns Started: 10125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10135 ns Started: 10135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10135 ns Started: 10135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10145 ns Started: 10145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10145 ns Started: 10145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10155 ns Started: 10155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10155 ns Started: 10155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10165 ns Started: 10165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10165 ns Started: 10165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10175 ns Started: 10175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10175 ns Started: 10175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10185 ns Started: 10185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10185 ns Started: 10185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10195 ns Started: 10195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10195 ns Started: 10195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10205 ns Started: 10205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10205 ns Started: 10205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10215 ns Started: 10215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10215 ns Started: 10215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10225 ns Started: 10225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10225 ns Started: 10225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10235 ns Started: 10235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10235 ns Started: 10235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10245 ns Started: 10245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10245 ns Started: 10245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10255 ns Started: 10255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10255 ns Started: 10255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10265 ns Started: 10265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10265 ns Started: 10265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10275 ns Started: 10275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10275 ns Started: 10275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10285 ns Started: 10285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10285 ns Started: 10285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10295 ns Started: 10295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10295 ns Started: 10295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10305 ns Started: 10305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10305 ns Started: 10305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10315 ns Started: 10315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10315 ns Started: 10315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10325 ns Started: 10325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10325 ns Started: 10325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10335 ns Started: 10335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10335 ns Started: 10335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10345 ns Started: 10345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10345 ns Started: 10345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10355 ns Started: 10355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10355 ns Started: 10355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10365 ns Started: 10365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10365 ns Started: 10365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10375 ns Started: 10375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10375 ns Started: 10375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10385 ns Started: 10385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10385 ns Started: 10385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10395 ns Started: 10395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10395 ns Started: 10395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10405 ns Started: 10405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10405 ns Started: 10405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10415 ns Started: 10415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10415 ns Started: 10415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10425 ns Started: 10425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10425 ns Started: 10425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10435 ns Started: 10435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10435 ns Started: 10435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10445 ns Started: 10445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10445 ns Started: 10445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10455 ns Started: 10455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10455 ns Started: 10455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10465 ns Started: 10465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10465 ns Started: 10465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10475 ns Started: 10475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10475 ns Started: 10475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10485 ns Started: 10485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10485 ns Started: 10485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10495 ns Started: 10495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10495 ns Started: 10495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10505 ns Started: 10505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10505 ns Started: 10505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10515 ns Started: 10515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10515 ns Started: 10515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10525 ns Started: 10525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10525 ns Started: 10525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10535 ns Started: 10535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10535 ns Started: 10535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10545 ns Started: 10545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10545 ns Started: 10545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10555 ns Started: 10555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10555 ns Started: 10555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10565 ns Started: 10565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10565 ns Started: 10565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10575 ns Started: 10575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10575 ns Started: 10575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10585 ns Started: 10585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10585 ns Started: 10585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10595 ns Started: 10595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10595 ns Started: 10595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10605 ns Started: 10605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10605 ns Started: 10605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10615 ns Started: 10615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10615 ns Started: 10615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10625 ns Started: 10625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10625 ns Started: 10625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10635 ns Started: 10635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10635 ns Started: 10635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10645 ns Started: 10645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10645 ns Started: 10645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10655 ns Started: 10655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10655 ns Started: 10655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10665 ns Started: 10665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10665 ns Started: 10665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10675 ns Started: 10675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10675 ns Started: 10675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10685 ns Started: 10685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10685 ns Started: 10685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10695 ns Started: 10695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10695 ns Started: 10695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10705 ns Started: 10705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10705 ns Started: 10705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10715 ns Started: 10715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10715 ns Started: 10715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10725 ns Started: 10725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10725 ns Started: 10725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10735 ns Started: 10735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10735 ns Started: 10735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10745 ns Started: 10745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10745 ns Started: 10745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10755 ns Started: 10755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10755 ns Started: 10755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10765 ns Started: 10765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10765 ns Started: 10765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10775 ns Started: 10775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10775 ns Started: 10775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10785 ns Started: 10785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10785 ns Started: 10785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10795 ns Started: 10795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10795 ns Started: 10795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10805 ns Started: 10805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10805 ns Started: 10805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10815 ns Started: 10815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10815 ns Started: 10815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10825 ns Started: 10825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10825 ns Started: 10825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10835 ns Started: 10835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10835 ns Started: 10835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10845 ns Started: 10845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10845 ns Started: 10845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10855 ns Started: 10855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10855 ns Started: 10855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10865 ns Started: 10865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10865 ns Started: 10865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10875 ns Started: 10875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10875 ns Started: 10875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10885 ns Started: 10885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10885 ns Started: 10885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10895 ns Started: 10895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10895 ns Started: 10895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10905 ns Started: 10905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10905 ns Started: 10905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10915 ns Started: 10915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10915 ns Started: 10915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10925 ns Started: 10925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10925 ns Started: 10925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10935 ns Started: 10935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10935 ns Started: 10935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10945 ns Started: 10945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10945 ns Started: 10945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10955 ns Started: 10955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10955 ns Started: 10955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10965 ns Started: 10965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10965 ns Started: 10965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10975 ns Started: 10975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10975 ns Started: 10975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10985 ns Started: 10985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10985 ns Started: 10985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 10995 ns Started: 10995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 10995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 10995 ns Started: 10995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 10995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
run 10 us

Time: 11005 ns Started: 11005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11005 ns Started: 11005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11015 ns Started: 11015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11015 ns Started: 11015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11025 ns Started: 11025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11025 ns Started: 11025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11035 ns Started: 11035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11035 ns Started: 11035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11045 ns Started: 11045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11045 ns Started: 11045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11055 ns Started: 11055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11055 ns Started: 11055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11065 ns Started: 11065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11065 ns Started: 11065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11075 ns Started: 11075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11075 ns Started: 11075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11085 ns Started: 11085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11085 ns Started: 11085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11095 ns Started: 11095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11095 ns Started: 11095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11105 ns Started: 11105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11105 ns Started: 11105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11115 ns Started: 11115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11115 ns Started: 11115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11125 ns Started: 11125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11125 ns Started: 11125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11135 ns Started: 11135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11135 ns Started: 11135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11145 ns Started: 11145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11145 ns Started: 11145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11155 ns Started: 11155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11155 ns Started: 11155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11165 ns Started: 11165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11165 ns Started: 11165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11175 ns Started: 11175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11175 ns Started: 11175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11185 ns Started: 11185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11185 ns Started: 11185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11195 ns Started: 11195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11195 ns Started: 11195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11205 ns Started: 11205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11205 ns Started: 11205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11215 ns Started: 11215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11215 ns Started: 11215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11225 ns Started: 11225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11225 ns Started: 11225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11235 ns Started: 11235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11235 ns Started: 11235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11245 ns Started: 11245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11245 ns Started: 11245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11255 ns Started: 11255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11255 ns Started: 11255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11265 ns Started: 11265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11265 ns Started: 11265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11275 ns Started: 11275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11275 ns Started: 11275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11285 ns Started: 11285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11285 ns Started: 11285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11295 ns Started: 11295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11295 ns Started: 11295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11305 ns Started: 11305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11305 ns Started: 11305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11315 ns Started: 11315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11315 ns Started: 11315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11325 ns Started: 11325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11325 ns Started: 11325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11335 ns Started: 11335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11335 ns Started: 11335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11345 ns Started: 11345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11345 ns Started: 11345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11355 ns Started: 11355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11355 ns Started: 11355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11365 ns Started: 11365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11365 ns Started: 11365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11375 ns Started: 11375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11375 ns Started: 11375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11385 ns Started: 11385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11385 ns Started: 11385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11395 ns Started: 11395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11395 ns Started: 11395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11405 ns Started: 11405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11405 ns Started: 11405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11415 ns Started: 11415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11415 ns Started: 11415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11425 ns Started: 11425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11425 ns Started: 11425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11435 ns Started: 11435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11435 ns Started: 11435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11445 ns Started: 11445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11445 ns Started: 11445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11455 ns Started: 11455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11455 ns Started: 11455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11465 ns Started: 11465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11465 ns Started: 11465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11475 ns Started: 11475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11475 ns Started: 11475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11485 ns Started: 11485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11485 ns Started: 11485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11495 ns Started: 11495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11495 ns Started: 11495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11505 ns Started: 11505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11505 ns Started: 11505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11515 ns Started: 11515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11515 ns Started: 11515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11525 ns Started: 11525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11525 ns Started: 11525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11535 ns Started: 11535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11535 ns Started: 11535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11545 ns Started: 11545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11545 ns Started: 11545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11555 ns Started: 11555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11555 ns Started: 11555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11565 ns Started: 11565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11565 ns Started: 11565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11575 ns Started: 11575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11575 ns Started: 11575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11585 ns Started: 11585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11585 ns Started: 11585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11595 ns Started: 11595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11595 ns Started: 11595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11605 ns Started: 11605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11605 ns Started: 11605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11615 ns Started: 11615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11615 ns Started: 11615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11625 ns Started: 11625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11625 ns Started: 11625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11635 ns Started: 11635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11635 ns Started: 11635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11645 ns Started: 11645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11645 ns Started: 11645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11655 ns Started: 11655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11655 ns Started: 11655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11665 ns Started: 11665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11665 ns Started: 11665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11675 ns Started: 11675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11675 ns Started: 11675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11685 ns Started: 11685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11685 ns Started: 11685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11695 ns Started: 11695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11695 ns Started: 11695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11705 ns Started: 11705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11705 ns Started: 11705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11715 ns Started: 11715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11715 ns Started: 11715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11725 ns Started: 11725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11725 ns Started: 11725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11735 ns Started: 11735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11735 ns Started: 11735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11745 ns Started: 11745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11745 ns Started: 11745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11755 ns Started: 11755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11755 ns Started: 11755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11765 ns Started: 11765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11765 ns Started: 11765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11775 ns Started: 11775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11775 ns Started: 11775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11785 ns Started: 11785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11785 ns Started: 11785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11795 ns Started: 11795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11795 ns Started: 11795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11805 ns Started: 11805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11805 ns Started: 11805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11815 ns Started: 11815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11815 ns Started: 11815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11825 ns Started: 11825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11825 ns Started: 11825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11835 ns Started: 11835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11835 ns Started: 11835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11845 ns Started: 11845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11845 ns Started: 11845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11855 ns Started: 11855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11855 ns Started: 11855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11865 ns Started: 11865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11865 ns Started: 11865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11875 ns Started: 11875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11875 ns Started: 11875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11885 ns Started: 11885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11885 ns Started: 11885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11895 ns Started: 11895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11895 ns Started: 11895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11905 ns Started: 11905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11905 ns Started: 11905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11915 ns Started: 11915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11915 ns Started: 11915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11925 ns Started: 11925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11925 ns Started: 11925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11935 ns Started: 11935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11935 ns Started: 11935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11945 ns Started: 11945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11945 ns Started: 11945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11955 ns Started: 11955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11955 ns Started: 11955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11965 ns Started: 11965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11965 ns Started: 11965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11975 ns Started: 11975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11975 ns Started: 11975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11985 ns Started: 11985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11985 ns Started: 11985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 11995 ns Started: 11995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 11995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 11995 ns Started: 11995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 11995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12005 ns Started: 12005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12005 ns Started: 12005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12015 ns Started: 12015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12015 ns Started: 12015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12025 ns Started: 12025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12025 ns Started: 12025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12035 ns Started: 12035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12035 ns Started: 12035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12045 ns Started: 12045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12045 ns Started: 12045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12055 ns Started: 12055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12055 ns Started: 12055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12065 ns Started: 12065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12065 ns Started: 12065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12075 ns Started: 12075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12075 ns Started: 12075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12085 ns Started: 12085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12085 ns Started: 12085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12095 ns Started: 12095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12095 ns Started: 12095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12105 ns Started: 12105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12105 ns Started: 12105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12115 ns Started: 12115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12115 ns Started: 12115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12125 ns Started: 12125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12125 ns Started: 12125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12135 ns Started: 12135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12135 ns Started: 12135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12145 ns Started: 12145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12145 ns Started: 12145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12155 ns Started: 12155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12155 ns Started: 12155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12165 ns Started: 12165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12165 ns Started: 12165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12175 ns Started: 12175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12175 ns Started: 12175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12185 ns Started: 12185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12185 ns Started: 12185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12195 ns Started: 12195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12195 ns Started: 12195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12205 ns Started: 12205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12205 ns Started: 12205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12215 ns Started: 12215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12215 ns Started: 12215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12225 ns Started: 12225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12225 ns Started: 12225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12235 ns Started: 12235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12235 ns Started: 12235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12245 ns Started: 12245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12245 ns Started: 12245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12255 ns Started: 12255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12255 ns Started: 12255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12265 ns Started: 12265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12265 ns Started: 12265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12275 ns Started: 12275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12275 ns Started: 12275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12285 ns Started: 12285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12285 ns Started: 12285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12295 ns Started: 12295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12295 ns Started: 12295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12305 ns Started: 12305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12305 ns Started: 12305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12315 ns Started: 12315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12315 ns Started: 12315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12325 ns Started: 12325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12325 ns Started: 12325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12335 ns Started: 12335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12335 ns Started: 12335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12345 ns Started: 12345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12345 ns Started: 12345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12355 ns Started: 12355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12355 ns Started: 12355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12365 ns Started: 12365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12365 ns Started: 12365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12375 ns Started: 12375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12375 ns Started: 12375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12385 ns Started: 12385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12385 ns Started: 12385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12395 ns Started: 12395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12395 ns Started: 12395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12405 ns Started: 12405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12405 ns Started: 12405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12415 ns Started: 12415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12415 ns Started: 12415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12425 ns Started: 12425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12425 ns Started: 12425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12435 ns Started: 12435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12435 ns Started: 12435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12445 ns Started: 12445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12445 ns Started: 12445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12455 ns Started: 12455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12455 ns Started: 12455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12465 ns Started: 12465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12465 ns Started: 12465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12475 ns Started: 12475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12475 ns Started: 12475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12485 ns Started: 12485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12485 ns Started: 12485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12495 ns Started: 12495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12495 ns Started: 12495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12505 ns Started: 12505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12505 ns Started: 12505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12515 ns Started: 12515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12515 ns Started: 12515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12525 ns Started: 12525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12525 ns Started: 12525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12535 ns Started: 12535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12535 ns Started: 12535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12545 ns Started: 12545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12545 ns Started: 12545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12555 ns Started: 12555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12555 ns Started: 12555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12565 ns Started: 12565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12565 ns Started: 12565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12575 ns Started: 12575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12575 ns Started: 12575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12585 ns Started: 12585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12585 ns Started: 12585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12595 ns Started: 12595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12595 ns Started: 12595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12605 ns Started: 12605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12605 ns Started: 12605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12615 ns Started: 12615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12615 ns Started: 12615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12625 ns Started: 12625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12625 ns Started: 12625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12635 ns Started: 12635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12635 ns Started: 12635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12645 ns Started: 12645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12645 ns Started: 12645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12655 ns Started: 12655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12655 ns Started: 12655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12665 ns Started: 12665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12665 ns Started: 12665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12675 ns Started: 12675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12675 ns Started: 12675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12685 ns Started: 12685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12685 ns Started: 12685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12695 ns Started: 12695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12695 ns Started: 12695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12705 ns Started: 12705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12705 ns Started: 12705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12715 ns Started: 12715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12715 ns Started: 12715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12725 ns Started: 12725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12725 ns Started: 12725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12735 ns Started: 12735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12735 ns Started: 12735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12745 ns Started: 12745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12745 ns Started: 12745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12755 ns Started: 12755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12755 ns Started: 12755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12765 ns Started: 12765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12765 ns Started: 12765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12775 ns Started: 12775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12775 ns Started: 12775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12785 ns Started: 12785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12785 ns Started: 12785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12795 ns Started: 12795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12795 ns Started: 12795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12805 ns Started: 12805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12805 ns Started: 12805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12815 ns Started: 12815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12815 ns Started: 12815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12825 ns Started: 12825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12825 ns Started: 12825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12835 ns Started: 12835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12835 ns Started: 12835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12845 ns Started: 12845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12845 ns Started: 12845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12855 ns Started: 12855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12855 ns Started: 12855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12865 ns Started: 12865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12865 ns Started: 12865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12875 ns Started: 12875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12875 ns Started: 12875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12885 ns Started: 12885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12885 ns Started: 12885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12895 ns Started: 12895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12895 ns Started: 12895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12905 ns Started: 12905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12905 ns Started: 12905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12915 ns Started: 12915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12915 ns Started: 12915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12925 ns Started: 12925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12925 ns Started: 12925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12935 ns Started: 12935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12935 ns Started: 12935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12945 ns Started: 12945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12945 ns Started: 12945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12955 ns Started: 12955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12955 ns Started: 12955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12965 ns Started: 12965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12965 ns Started: 12965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12975 ns Started: 12975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12975 ns Started: 12975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12985 ns Started: 12985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12985 ns Started: 12985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 12995 ns Started: 12995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 12995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 12995 ns Started: 12995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 12995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13005 ns Started: 13005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13005 ns Started: 13005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13015 ns Started: 13015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13015 ns Started: 13015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13025 ns Started: 13025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13025 ns Started: 13025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13035 ns Started: 13035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13035 ns Started: 13035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13045 ns Started: 13045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13045 ns Started: 13045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13055 ns Started: 13055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13055 ns Started: 13055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13065 ns Started: 13065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13065 ns Started: 13065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13075 ns Started: 13075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13075 ns Started: 13075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13085 ns Started: 13085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13085 ns Started: 13085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13095 ns Started: 13095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13095 ns Started: 13095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13105 ns Started: 13105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13105 ns Started: 13105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13115 ns Started: 13115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13115 ns Started: 13115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13125 ns Started: 13125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13125 ns Started: 13125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13135 ns Started: 13135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13135 ns Started: 13135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13145 ns Started: 13145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13145 ns Started: 13145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13155 ns Started: 13155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13155 ns Started: 13155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13165 ns Started: 13165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13165 ns Started: 13165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13175 ns Started: 13175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13175 ns Started: 13175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13185 ns Started: 13185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13185 ns Started: 13185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13195 ns Started: 13195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13195 ns Started: 13195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13205 ns Started: 13205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13205 ns Started: 13205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13215 ns Started: 13215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13215 ns Started: 13215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13225 ns Started: 13225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13225 ns Started: 13225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13235 ns Started: 13235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13235 ns Started: 13235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13245 ns Started: 13245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13245 ns Started: 13245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13255 ns Started: 13255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13255 ns Started: 13255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13265 ns Started: 13265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13265 ns Started: 13265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13275 ns Started: 13275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13275 ns Started: 13275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13285 ns Started: 13285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13285 ns Started: 13285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13295 ns Started: 13295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13295 ns Started: 13295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13305 ns Started: 13305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13305 ns Started: 13305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13315 ns Started: 13315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13315 ns Started: 13315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13325 ns Started: 13325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13325 ns Started: 13325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13335 ns Started: 13335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13335 ns Started: 13335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13345 ns Started: 13345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13345 ns Started: 13345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13355 ns Started: 13355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13355 ns Started: 13355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13365 ns Started: 13365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13365 ns Started: 13365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13375 ns Started: 13375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13375 ns Started: 13375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13385 ns Started: 13385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13385 ns Started: 13385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13395 ns Started: 13395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13395 ns Started: 13395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13405 ns Started: 13405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13405 ns Started: 13405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13415 ns Started: 13415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13415 ns Started: 13415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13425 ns Started: 13425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13425 ns Started: 13425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13435 ns Started: 13435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13435 ns Started: 13435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13445 ns Started: 13445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13445 ns Started: 13445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13455 ns Started: 13455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13455 ns Started: 13455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13465 ns Started: 13465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13465 ns Started: 13465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13475 ns Started: 13475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13475 ns Started: 13475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13485 ns Started: 13485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13485 ns Started: 13485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13495 ns Started: 13495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13495 ns Started: 13495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13505 ns Started: 13505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13505 ns Started: 13505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13515 ns Started: 13515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13515 ns Started: 13515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13525 ns Started: 13525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13525 ns Started: 13525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13535 ns Started: 13535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13535 ns Started: 13535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13545 ns Started: 13545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13545 ns Started: 13545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13555 ns Started: 13555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13555 ns Started: 13555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13565 ns Started: 13565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13565 ns Started: 13565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13575 ns Started: 13575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13575 ns Started: 13575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13585 ns Started: 13585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13585 ns Started: 13585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13595 ns Started: 13595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13595 ns Started: 13595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13605 ns Started: 13605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13605 ns Started: 13605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13615 ns Started: 13615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13615 ns Started: 13615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13625 ns Started: 13625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13625 ns Started: 13625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13635 ns Started: 13635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13635 ns Started: 13635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13645 ns Started: 13645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13645 ns Started: 13645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13655 ns Started: 13655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13655 ns Started: 13655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13665 ns Started: 13665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13665 ns Started: 13665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13675 ns Started: 13675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13675 ns Started: 13675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13685 ns Started: 13685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13685 ns Started: 13685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13695 ns Started: 13695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13695 ns Started: 13695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13705 ns Started: 13705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13705 ns Started: 13705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13715 ns Started: 13715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13715 ns Started: 13715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13725 ns Started: 13725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13725 ns Started: 13725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13735 ns Started: 13735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13735 ns Started: 13735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13745 ns Started: 13745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13745 ns Started: 13745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13755 ns Started: 13755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13755 ns Started: 13755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13765 ns Started: 13765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13765 ns Started: 13765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13775 ns Started: 13775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13775 ns Started: 13775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13785 ns Started: 13785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13785 ns Started: 13785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13795 ns Started: 13795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13795 ns Started: 13795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13805 ns Started: 13805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13805 ns Started: 13805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13815 ns Started: 13815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13815 ns Started: 13815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13825 ns Started: 13825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13825 ns Started: 13825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13835 ns Started: 13835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13835 ns Started: 13835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13845 ns Started: 13845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13845 ns Started: 13845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13855 ns Started: 13855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13855 ns Started: 13855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13865 ns Started: 13865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13865 ns Started: 13865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13875 ns Started: 13875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13875 ns Started: 13875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13885 ns Started: 13885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13885 ns Started: 13885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13895 ns Started: 13895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13895 ns Started: 13895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13905 ns Started: 13905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13905 ns Started: 13905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13915 ns Started: 13915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13915 ns Started: 13915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13925 ns Started: 13925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13925 ns Started: 13925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13935 ns Started: 13935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13935 ns Started: 13935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13945 ns Started: 13945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13945 ns Started: 13945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13955 ns Started: 13955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13955 ns Started: 13955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13965 ns Started: 13965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13965 ns Started: 13965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13975 ns Started: 13975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13975 ns Started: 13975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13985 ns Started: 13985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13985 ns Started: 13985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 13995 ns Started: 13995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 13995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 13995 ns Started: 13995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 13995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14005 ns Started: 14005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14005 ns Started: 14005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14015 ns Started: 14015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14015 ns Started: 14015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14025 ns Started: 14025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14025 ns Started: 14025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14035 ns Started: 14035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14035 ns Started: 14035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14045 ns Started: 14045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14045 ns Started: 14045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14055 ns Started: 14055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14055 ns Started: 14055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14065 ns Started: 14065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14065 ns Started: 14065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14075 ns Started: 14075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14075 ns Started: 14075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14085 ns Started: 14085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14085 ns Started: 14085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14095 ns Started: 14095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14095 ns Started: 14095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14105 ns Started: 14105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14105 ns Started: 14105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14115 ns Started: 14115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14115 ns Started: 14115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14125 ns Started: 14125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14125 ns Started: 14125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14135 ns Started: 14135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14135 ns Started: 14135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14145 ns Started: 14145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14145 ns Started: 14145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14155 ns Started: 14155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14155 ns Started: 14155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14165 ns Started: 14165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14165 ns Started: 14165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14175 ns Started: 14175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14175 ns Started: 14175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14185 ns Started: 14185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14185 ns Started: 14185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14195 ns Started: 14195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14195 ns Started: 14195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14205 ns Started: 14205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14205 ns Started: 14205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14215 ns Started: 14215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14215 ns Started: 14215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14225 ns Started: 14225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14225 ns Started: 14225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14235 ns Started: 14235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14235 ns Started: 14235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14245 ns Started: 14245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14245 ns Started: 14245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14255 ns Started: 14255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14255 ns Started: 14255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14265 ns Started: 14265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14265 ns Started: 14265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14275 ns Started: 14275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14275 ns Started: 14275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14285 ns Started: 14285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14285 ns Started: 14285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14295 ns Started: 14295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14295 ns Started: 14295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14305 ns Started: 14305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14305 ns Started: 14305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14315 ns Started: 14315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14315 ns Started: 14315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14325 ns Started: 14325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14325 ns Started: 14325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14335 ns Started: 14335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14335 ns Started: 14335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14345 ns Started: 14345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14345 ns Started: 14345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14355 ns Started: 14355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14355 ns Started: 14355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14365 ns Started: 14365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14365 ns Started: 14365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14375 ns Started: 14375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14375 ns Started: 14375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14385 ns Started: 14385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14385 ns Started: 14385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14395 ns Started: 14395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14395 ns Started: 14395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14405 ns Started: 14405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14405 ns Started: 14405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14415 ns Started: 14415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14415 ns Started: 14415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14425 ns Started: 14425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14425 ns Started: 14425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14435 ns Started: 14435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14435 ns Started: 14435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14445 ns Started: 14445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14445 ns Started: 14445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14455 ns Started: 14455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14455 ns Started: 14455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14465 ns Started: 14465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14465 ns Started: 14465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14475 ns Started: 14475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14475 ns Started: 14475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14485 ns Started: 14485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14485 ns Started: 14485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14495 ns Started: 14495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14495 ns Started: 14495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14505 ns Started: 14505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14505 ns Started: 14505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14515 ns Started: 14515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14515 ns Started: 14515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14525 ns Started: 14525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14525 ns Started: 14525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14535 ns Started: 14535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14535 ns Started: 14535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14545 ns Started: 14545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14545 ns Started: 14545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14555 ns Started: 14555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14555 ns Started: 14555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14565 ns Started: 14565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14565 ns Started: 14565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14575 ns Started: 14575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14575 ns Started: 14575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14585 ns Started: 14585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14585 ns Started: 14585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14595 ns Started: 14595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14595 ns Started: 14595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14605 ns Started: 14605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14605 ns Started: 14605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14615 ns Started: 14615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14615 ns Started: 14615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14625 ns Started: 14625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14625 ns Started: 14625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14635 ns Started: 14635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14635 ns Started: 14635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14645 ns Started: 14645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14645 ns Started: 14645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14655 ns Started: 14655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14655 ns Started: 14655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14665 ns Started: 14665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14665 ns Started: 14665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14675 ns Started: 14675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14675 ns Started: 14675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14685 ns Started: 14685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14685 ns Started: 14685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14695 ns Started: 14695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14695 ns Started: 14695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14705 ns Started: 14705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14705 ns Started: 14705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14715 ns Started: 14715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14715 ns Started: 14715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14725 ns Started: 14725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14725 ns Started: 14725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14735 ns Started: 14735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14735 ns Started: 14735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14745 ns Started: 14745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14745 ns Started: 14745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14755 ns Started: 14755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14755 ns Started: 14755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14765 ns Started: 14765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14765 ns Started: 14765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14775 ns Started: 14775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14775 ns Started: 14775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14785 ns Started: 14785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14785 ns Started: 14785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14795 ns Started: 14795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14795 ns Started: 14795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14805 ns Started: 14805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14805 ns Started: 14805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14815 ns Started: 14815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14815 ns Started: 14815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14825 ns Started: 14825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14825 ns Started: 14825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14835 ns Started: 14835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14835 ns Started: 14835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14845 ns Started: 14845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14845 ns Started: 14845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14855 ns Started: 14855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14855 ns Started: 14855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14865 ns Started: 14865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14865 ns Started: 14865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14875 ns Started: 14875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14875 ns Started: 14875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14885 ns Started: 14885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14885 ns Started: 14885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14895 ns Started: 14895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14895 ns Started: 14895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14905 ns Started: 14905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14905 ns Started: 14905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14915 ns Started: 14915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14915 ns Started: 14915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14925 ns Started: 14925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14925 ns Started: 14925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14935 ns Started: 14935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14935 ns Started: 14935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14945 ns Started: 14945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14945 ns Started: 14945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14955 ns Started: 14955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14955 ns Started: 14955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14965 ns Started: 14965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14965 ns Started: 14965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14975 ns Started: 14975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14975 ns Started: 14975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14985 ns Started: 14985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14985 ns Started: 14985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 14995 ns Started: 14995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 14995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 14995 ns Started: 14995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 14995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15005 ns Started: 15005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15005 ns Started: 15005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15015 ns Started: 15015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15015 ns Started: 15015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15025 ns Started: 15025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15025 ns Started: 15025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15035 ns Started: 15035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15035 ns Started: 15035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15045 ns Started: 15045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15045 ns Started: 15045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15055 ns Started: 15055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15055 ns Started: 15055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15065 ns Started: 15065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15065 ns Started: 15065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15075 ns Started: 15075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15075 ns Started: 15075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15085 ns Started: 15085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15085 ns Started: 15085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15095 ns Started: 15095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15095 ns Started: 15095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15105 ns Started: 15105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15105 ns Started: 15105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15115 ns Started: 15115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15115 ns Started: 15115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15125 ns Started: 15125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15125 ns Started: 15125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15135 ns Started: 15135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15135 ns Started: 15135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15145 ns Started: 15145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15145 ns Started: 15145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15155 ns Started: 15155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15155 ns Started: 15155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15165 ns Started: 15165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15165 ns Started: 15165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15175 ns Started: 15175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15175 ns Started: 15175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15185 ns Started: 15185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15185 ns Started: 15185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15195 ns Started: 15195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15195 ns Started: 15195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15205 ns Started: 15205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15205 ns Started: 15205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15215 ns Started: 15215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15215 ns Started: 15215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15225 ns Started: 15225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15225 ns Started: 15225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15235 ns Started: 15235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15235 ns Started: 15235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15245 ns Started: 15245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15245 ns Started: 15245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15255 ns Started: 15255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15255 ns Started: 15255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15265 ns Started: 15265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15265 ns Started: 15265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15275 ns Started: 15275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15275 ns Started: 15275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15285 ns Started: 15285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15285 ns Started: 15285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15295 ns Started: 15295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15295 ns Started: 15295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15305 ns Started: 15305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15305 ns Started: 15305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15315 ns Started: 15315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15315 ns Started: 15315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15325 ns Started: 15325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15325 ns Started: 15325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15335 ns Started: 15335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15335 ns Started: 15335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15345 ns Started: 15345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15345 ns Started: 15345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15355 ns Started: 15355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15355 ns Started: 15355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15365 ns Started: 15365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15365 ns Started: 15365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15375 ns Started: 15375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15375 ns Started: 15375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15385 ns Started: 15385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15385 ns Started: 15385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15395 ns Started: 15395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15395 ns Started: 15395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15405 ns Started: 15405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15405 ns Started: 15405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15415 ns Started: 15415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15415 ns Started: 15415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15425 ns Started: 15425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15425 ns Started: 15425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15435 ns Started: 15435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15435 ns Started: 15435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15445 ns Started: 15445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15445 ns Started: 15445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15455 ns Started: 15455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15455 ns Started: 15455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15465 ns Started: 15465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15465 ns Started: 15465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15475 ns Started: 15475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15475 ns Started: 15475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15485 ns Started: 15485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15485 ns Started: 15485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15495 ns Started: 15495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15495 ns Started: 15495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15505 ns Started: 15505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15505 ns Started: 15505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15515 ns Started: 15515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15515 ns Started: 15515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15525 ns Started: 15525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15525 ns Started: 15525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15535 ns Started: 15535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15535 ns Started: 15535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15545 ns Started: 15545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15545 ns Started: 15545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15555 ns Started: 15555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15555 ns Started: 15555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15565 ns Started: 15565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15565 ns Started: 15565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15575 ns Started: 15575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15575 ns Started: 15575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15585 ns Started: 15585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15585 ns Started: 15585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15595 ns Started: 15595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15595 ns Started: 15595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15605 ns Started: 15605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15605 ns Started: 15605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15615 ns Started: 15615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15615 ns Started: 15615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15625 ns Started: 15625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15625 ns Started: 15625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15635 ns Started: 15635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15635 ns Started: 15635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15645 ns Started: 15645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15645 ns Started: 15645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15655 ns Started: 15655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15655 ns Started: 15655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15665 ns Started: 15665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15665 ns Started: 15665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15675 ns Started: 15675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15675 ns Started: 15675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15685 ns Started: 15685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15685 ns Started: 15685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15695 ns Started: 15695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15695 ns Started: 15695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15705 ns Started: 15705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15705 ns Started: 15705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15715 ns Started: 15715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15715 ns Started: 15715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15725 ns Started: 15725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15725 ns Started: 15725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15735 ns Started: 15735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15735 ns Started: 15735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15745 ns Started: 15745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15745 ns Started: 15745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15755 ns Started: 15755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15755 ns Started: 15755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15765 ns Started: 15765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15765 ns Started: 15765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15775 ns Started: 15775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15775 ns Started: 15775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15785 ns Started: 15785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15785 ns Started: 15785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15795 ns Started: 15795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15795 ns Started: 15795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15805 ns Started: 15805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15805 ns Started: 15805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15815 ns Started: 15815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15815 ns Started: 15815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15825 ns Started: 15825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15825 ns Started: 15825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15835 ns Started: 15835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15835 ns Started: 15835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15845 ns Started: 15845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15845 ns Started: 15845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15855 ns Started: 15855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15855 ns Started: 15855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15865 ns Started: 15865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15865 ns Started: 15865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15875 ns Started: 15875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15875 ns Started: 15875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15885 ns Started: 15885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15885 ns Started: 15885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15895 ns Started: 15895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15895 ns Started: 15895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15905 ns Started: 15905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15905 ns Started: 15905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15915 ns Started: 15915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15915 ns Started: 15915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15925 ns Started: 15925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15925 ns Started: 15925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15935 ns Started: 15935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15935 ns Started: 15935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15945 ns Started: 15945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15945 ns Started: 15945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15955 ns Started: 15955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15955 ns Started: 15955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15965 ns Started: 15965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15965 ns Started: 15965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15975 ns Started: 15975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15975 ns Started: 15975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15985 ns Started: 15985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15985 ns Started: 15985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 15995 ns Started: 15995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 15995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 15995 ns Started: 15995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 15995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16005 ns Started: 16005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16005 ns Started: 16005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16015 ns Started: 16015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16015 ns Started: 16015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16025 ns Started: 16025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16025 ns Started: 16025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16035 ns Started: 16035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16035 ns Started: 16035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16045 ns Started: 16045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16045 ns Started: 16045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16055 ns Started: 16055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16055 ns Started: 16055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16065 ns Started: 16065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16065 ns Started: 16065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16075 ns Started: 16075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16075 ns Started: 16075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16085 ns Started: 16085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16085 ns Started: 16085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16095 ns Started: 16095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16095 ns Started: 16095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16105 ns Started: 16105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16105 ns Started: 16105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16115 ns Started: 16115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16115 ns Started: 16115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16125 ns Started: 16125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16125 ns Started: 16125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16135 ns Started: 16135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16135 ns Started: 16135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16145 ns Started: 16145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16145 ns Started: 16145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16155 ns Started: 16155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16155 ns Started: 16155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16165 ns Started: 16165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16165 ns Started: 16165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16175 ns Started: 16175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16175 ns Started: 16175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16185 ns Started: 16185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16185 ns Started: 16185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16195 ns Started: 16195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16195 ns Started: 16195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16205 ns Started: 16205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16205 ns Started: 16205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16215 ns Started: 16215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16215 ns Started: 16215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16225 ns Started: 16225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16225 ns Started: 16225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16235 ns Started: 16235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16235 ns Started: 16235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16245 ns Started: 16245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16245 ns Started: 16245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16255 ns Started: 16255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16255 ns Started: 16255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16265 ns Started: 16265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16265 ns Started: 16265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16275 ns Started: 16275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16275 ns Started: 16275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16285 ns Started: 16285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16285 ns Started: 16285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16295 ns Started: 16295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16295 ns Started: 16295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16305 ns Started: 16305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16305 ns Started: 16305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16315 ns Started: 16315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16315 ns Started: 16315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16325 ns Started: 16325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16325 ns Started: 16325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16335 ns Started: 16335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16335 ns Started: 16335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16345 ns Started: 16345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16345 ns Started: 16345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16355 ns Started: 16355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16355 ns Started: 16355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16365 ns Started: 16365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16365 ns Started: 16365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16375 ns Started: 16375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16375 ns Started: 16375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16385 ns Started: 16385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16385 ns Started: 16385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16395 ns Started: 16395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16395 ns Started: 16395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16405 ns Started: 16405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16405 ns Started: 16405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16415 ns Started: 16415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16415 ns Started: 16415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16425 ns Started: 16425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16425 ns Started: 16425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16435 ns Started: 16435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16435 ns Started: 16435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16445 ns Started: 16445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16445 ns Started: 16445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16455 ns Started: 16455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16455 ns Started: 16455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16465 ns Started: 16465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16465 ns Started: 16465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16475 ns Started: 16475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16475 ns Started: 16475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16485 ns Started: 16485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16485 ns Started: 16485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16495 ns Started: 16495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16495 ns Started: 16495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16505 ns Started: 16505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16505 ns Started: 16505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16515 ns Started: 16515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16515 ns Started: 16515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16525 ns Started: 16525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16525 ns Started: 16525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16535 ns Started: 16535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16535 ns Started: 16535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16545 ns Started: 16545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16545 ns Started: 16545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16555 ns Started: 16555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16555 ns Started: 16555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16565 ns Started: 16565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16565 ns Started: 16565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16575 ns Started: 16575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16575 ns Started: 16575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16585 ns Started: 16585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16585 ns Started: 16585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16595 ns Started: 16595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16595 ns Started: 16595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16605 ns Started: 16605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16605 ns Started: 16605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16615 ns Started: 16615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16615 ns Started: 16615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16625 ns Started: 16625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16625 ns Started: 16625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16635 ns Started: 16635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16635 ns Started: 16635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16645 ns Started: 16645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16645 ns Started: 16645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16655 ns Started: 16655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16655 ns Started: 16655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16665 ns Started: 16665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16665 ns Started: 16665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16675 ns Started: 16675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16675 ns Started: 16675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16685 ns Started: 16685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16685 ns Started: 16685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16695 ns Started: 16695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16695 ns Started: 16695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16705 ns Started: 16705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16705 ns Started: 16705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16715 ns Started: 16715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16715 ns Started: 16715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16725 ns Started: 16725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16725 ns Started: 16725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16735 ns Started: 16735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16735 ns Started: 16735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16745 ns Started: 16745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16745 ns Started: 16745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16755 ns Started: 16755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16755 ns Started: 16755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16765 ns Started: 16765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16765 ns Started: 16765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16775 ns Started: 16775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16775 ns Started: 16775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16785 ns Started: 16785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16785 ns Started: 16785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16795 ns Started: 16795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16795 ns Started: 16795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16805 ns Started: 16805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16805 ns Started: 16805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16815 ns Started: 16815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16815 ns Started: 16815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16825 ns Started: 16825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16825 ns Started: 16825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16835 ns Started: 16835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16835 ns Started: 16835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16845 ns Started: 16845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16845 ns Started: 16845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16855 ns Started: 16855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16855 ns Started: 16855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16865 ns Started: 16865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16865 ns Started: 16865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16875 ns Started: 16875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16875 ns Started: 16875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16885 ns Started: 16885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16885 ns Started: 16885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16895 ns Started: 16895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16895 ns Started: 16895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16905 ns Started: 16905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16905 ns Started: 16905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16915 ns Started: 16915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16915 ns Started: 16915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16925 ns Started: 16925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16925 ns Started: 16925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16935 ns Started: 16935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16935 ns Started: 16935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16945 ns Started: 16945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16945 ns Started: 16945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16955 ns Started: 16955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16955 ns Started: 16955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16965 ns Started: 16965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16965 ns Started: 16965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16975 ns Started: 16975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16975 ns Started: 16975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16985 ns Started: 16985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16985 ns Started: 16985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 16995 ns Started: 16995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 16995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 16995 ns Started: 16995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 16995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17005 ns Started: 17005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17005 ns Started: 17005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17015 ns Started: 17015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17015 ns Started: 17015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17025 ns Started: 17025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17025 ns Started: 17025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17035 ns Started: 17035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17035 ns Started: 17035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17045 ns Started: 17045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17045 ns Started: 17045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17055 ns Started: 17055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17055 ns Started: 17055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17065 ns Started: 17065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17065 ns Started: 17065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17075 ns Started: 17075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17075 ns Started: 17075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17085 ns Started: 17085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17085 ns Started: 17085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17095 ns Started: 17095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17095 ns Started: 17095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17105 ns Started: 17105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17105 ns Started: 17105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17115 ns Started: 17115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17115 ns Started: 17115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17125 ns Started: 17125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17125 ns Started: 17125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17135 ns Started: 17135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17135 ns Started: 17135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17145 ns Started: 17145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17145 ns Started: 17145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17155 ns Started: 17155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17155 ns Started: 17155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17165 ns Started: 17165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17165 ns Started: 17165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17175 ns Started: 17175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17175 ns Started: 17175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17185 ns Started: 17185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17185 ns Started: 17185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17195 ns Started: 17195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17195 ns Started: 17195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17205 ns Started: 17205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17205 ns Started: 17205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17215 ns Started: 17215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17215 ns Started: 17215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17225 ns Started: 17225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17225 ns Started: 17225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17235 ns Started: 17235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17235 ns Started: 17235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17245 ns Started: 17245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17245 ns Started: 17245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17255 ns Started: 17255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17255 ns Started: 17255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17265 ns Started: 17265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17265 ns Started: 17265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17275 ns Started: 17275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17275 ns Started: 17275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17285 ns Started: 17285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17285 ns Started: 17285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17295 ns Started: 17295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17295 ns Started: 17295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17305 ns Started: 17305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17305 ns Started: 17305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17315 ns Started: 17315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17315 ns Started: 17315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17325 ns Started: 17325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17325 ns Started: 17325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17335 ns Started: 17335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17335 ns Started: 17335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17345 ns Started: 17345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17345 ns Started: 17345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17355 ns Started: 17355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17355 ns Started: 17355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17365 ns Started: 17365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17365 ns Started: 17365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17375 ns Started: 17375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17375 ns Started: 17375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17385 ns Started: 17385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17385 ns Started: 17385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17395 ns Started: 17395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17395 ns Started: 17395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17405 ns Started: 17405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17405 ns Started: 17405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17415 ns Started: 17415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17415 ns Started: 17415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17425 ns Started: 17425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17425 ns Started: 17425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17435 ns Started: 17435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17435 ns Started: 17435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17445 ns Started: 17445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17445 ns Started: 17445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17455 ns Started: 17455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17455 ns Started: 17455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17465 ns Started: 17465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17465 ns Started: 17465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17475 ns Started: 17475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17475 ns Started: 17475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17485 ns Started: 17485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17485 ns Started: 17485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17495 ns Started: 17495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17495 ns Started: 17495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17505 ns Started: 17505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17505 ns Started: 17505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17515 ns Started: 17515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17515 ns Started: 17515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17525 ns Started: 17525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17525 ns Started: 17525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17535 ns Started: 17535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17535 ns Started: 17535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17545 ns Started: 17545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17545 ns Started: 17545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17555 ns Started: 17555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17555 ns Started: 17555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17565 ns Started: 17565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17565 ns Started: 17565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17575 ns Started: 17575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17575 ns Started: 17575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17585 ns Started: 17585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17585 ns Started: 17585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17595 ns Started: 17595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17595 ns Started: 17595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17605 ns Started: 17605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17605 ns Started: 17605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17615 ns Started: 17615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17615 ns Started: 17615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17625 ns Started: 17625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17625 ns Started: 17625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17635 ns Started: 17635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17635 ns Started: 17635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17645 ns Started: 17645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17645 ns Started: 17645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17655 ns Started: 17655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17655 ns Started: 17655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17665 ns Started: 17665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17665 ns Started: 17665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17675 ns Started: 17675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17675 ns Started: 17675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17685 ns Started: 17685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17685 ns Started: 17685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17695 ns Started: 17695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17695 ns Started: 17695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17705 ns Started: 17705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17705 ns Started: 17705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17715 ns Started: 17715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17715 ns Started: 17715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17725 ns Started: 17725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17725 ns Started: 17725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17735 ns Started: 17735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17735 ns Started: 17735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17745 ns Started: 17745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17745 ns Started: 17745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17755 ns Started: 17755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17755 ns Started: 17755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17765 ns Started: 17765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17765 ns Started: 17765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17775 ns Started: 17775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17775 ns Started: 17775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17785 ns Started: 17785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17785 ns Started: 17785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17795 ns Started: 17795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17795 ns Started: 17795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17805 ns Started: 17805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17805 ns Started: 17805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17815 ns Started: 17815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17815 ns Started: 17815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17825 ns Started: 17825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17825 ns Started: 17825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17835 ns Started: 17835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17835 ns Started: 17835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17845 ns Started: 17845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17845 ns Started: 17845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17855 ns Started: 17855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17855 ns Started: 17855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17865 ns Started: 17865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17865 ns Started: 17865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17875 ns Started: 17875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17875 ns Started: 17875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17885 ns Started: 17885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17885 ns Started: 17885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17895 ns Started: 17895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17895 ns Started: 17895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17905 ns Started: 17905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17905 ns Started: 17905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17915 ns Started: 17915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17915 ns Started: 17915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17925 ns Started: 17925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17925 ns Started: 17925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17935 ns Started: 17935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17935 ns Started: 17935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17945 ns Started: 17945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17945 ns Started: 17945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17955 ns Started: 17955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17955 ns Started: 17955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17965 ns Started: 17965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17965 ns Started: 17965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17975 ns Started: 17975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17975 ns Started: 17975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17985 ns Started: 17985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17985 ns Started: 17985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 17995 ns Started: 17995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 17995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 17995 ns Started: 17995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 17995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18005 ns Started: 18005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18005 ns Started: 18005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18015 ns Started: 18015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18015 ns Started: 18015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18025 ns Started: 18025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18025 ns Started: 18025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18035 ns Started: 18035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18035 ns Started: 18035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18045 ns Started: 18045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18045 ns Started: 18045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18055 ns Started: 18055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18055 ns Started: 18055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18065 ns Started: 18065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18065 ns Started: 18065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18075 ns Started: 18075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18075 ns Started: 18075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18085 ns Started: 18085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18085 ns Started: 18085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18095 ns Started: 18095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18095 ns Started: 18095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18105 ns Started: 18105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18105 ns Started: 18105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18115 ns Started: 18115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18115 ns Started: 18115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18125 ns Started: 18125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18125 ns Started: 18125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18135 ns Started: 18135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18135 ns Started: 18135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18145 ns Started: 18145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18145 ns Started: 18145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18155 ns Started: 18155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18155 ns Started: 18155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18165 ns Started: 18165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18165 ns Started: 18165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18175 ns Started: 18175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18175 ns Started: 18175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18185 ns Started: 18185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18185 ns Started: 18185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18195 ns Started: 18195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18195 ns Started: 18195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18205 ns Started: 18205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18205 ns Started: 18205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18215 ns Started: 18215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18215 ns Started: 18215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18225 ns Started: 18225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18225 ns Started: 18225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18235 ns Started: 18235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18235 ns Started: 18235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18245 ns Started: 18245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18245 ns Started: 18245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18255 ns Started: 18255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18255 ns Started: 18255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18265 ns Started: 18265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18265 ns Started: 18265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18275 ns Started: 18275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18275 ns Started: 18275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18285 ns Started: 18285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18285 ns Started: 18285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18295 ns Started: 18295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18295 ns Started: 18295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18305 ns Started: 18305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18305 ns Started: 18305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18315 ns Started: 18315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18315 ns Started: 18315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18325 ns Started: 18325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18325 ns Started: 18325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18335 ns Started: 18335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18335 ns Started: 18335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18345 ns Started: 18345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18345 ns Started: 18345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18355 ns Started: 18355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18355 ns Started: 18355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18365 ns Started: 18365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18365 ns Started: 18365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18375 ns Started: 18375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18375 ns Started: 18375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18385 ns Started: 18385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18385 ns Started: 18385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18395 ns Started: 18395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18395 ns Started: 18395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18405 ns Started: 18405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18405 ns Started: 18405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18415 ns Started: 18415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18415 ns Started: 18415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18425 ns Started: 18425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18425 ns Started: 18425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18435 ns Started: 18435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18435 ns Started: 18435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18445 ns Started: 18445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18445 ns Started: 18445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18455 ns Started: 18455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18455 ns Started: 18455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18465 ns Started: 18465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18465 ns Started: 18465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18475 ns Started: 18475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18475 ns Started: 18475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18485 ns Started: 18485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18485 ns Started: 18485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18495 ns Started: 18495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18495 ns Started: 18495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18505 ns Started: 18505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18505 ns Started: 18505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18515 ns Started: 18515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18515 ns Started: 18515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18525 ns Started: 18525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18525 ns Started: 18525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18535 ns Started: 18535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18535 ns Started: 18535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18545 ns Started: 18545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18545 ns Started: 18545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18555 ns Started: 18555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18555 ns Started: 18555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18565 ns Started: 18565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18565 ns Started: 18565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18575 ns Started: 18575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18575 ns Started: 18575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18585 ns Started: 18585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18585 ns Started: 18585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18595 ns Started: 18595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18595 ns Started: 18595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18605 ns Started: 18605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18605 ns Started: 18605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18615 ns Started: 18615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18615 ns Started: 18615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18625 ns Started: 18625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18625 ns Started: 18625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18635 ns Started: 18635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18635 ns Started: 18635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18645 ns Started: 18645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18645 ns Started: 18645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18655 ns Started: 18655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18655 ns Started: 18655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18665 ns Started: 18665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18665 ns Started: 18665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18675 ns Started: 18675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18675 ns Started: 18675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18685 ns Started: 18685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18685 ns Started: 18685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18695 ns Started: 18695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18695 ns Started: 18695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18705 ns Started: 18705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18705 ns Started: 18705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18715 ns Started: 18715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18715 ns Started: 18715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18725 ns Started: 18725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18725 ns Started: 18725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18735 ns Started: 18735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18735 ns Started: 18735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18745 ns Started: 18745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18745 ns Started: 18745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18755 ns Started: 18755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18755 ns Started: 18755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18765 ns Started: 18765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18765 ns Started: 18765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18775 ns Started: 18775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18775 ns Started: 18775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18785 ns Started: 18785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18785 ns Started: 18785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18795 ns Started: 18795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18795 ns Started: 18795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18805 ns Started: 18805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18805 ns Started: 18805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18815 ns Started: 18815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18815 ns Started: 18815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18825 ns Started: 18825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18825 ns Started: 18825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18835 ns Started: 18835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18835 ns Started: 18835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18845 ns Started: 18845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18845 ns Started: 18845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18855 ns Started: 18855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18855 ns Started: 18855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18865 ns Started: 18865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18865 ns Started: 18865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18875 ns Started: 18875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18875 ns Started: 18875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18885 ns Started: 18885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18885 ns Started: 18885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18895 ns Started: 18895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18895 ns Started: 18895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18905 ns Started: 18905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18905 ns Started: 18905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18915 ns Started: 18915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18915 ns Started: 18915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18925 ns Started: 18925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18925 ns Started: 18925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18935 ns Started: 18935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18935 ns Started: 18935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18945 ns Started: 18945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18945 ns Started: 18945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18955 ns Started: 18955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18955 ns Started: 18955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18965 ns Started: 18965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18965 ns Started: 18965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18975 ns Started: 18975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18975 ns Started: 18975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18985 ns Started: 18985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18985 ns Started: 18985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 18995 ns Started: 18995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 18995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 18995 ns Started: 18995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 18995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19005 ns Started: 19005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19005 ns Started: 19005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19015 ns Started: 19015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19015 ns Started: 19015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19025 ns Started: 19025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19025 ns Started: 19025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19035 ns Started: 19035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19035 ns Started: 19035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19045 ns Started: 19045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19045 ns Started: 19045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19055 ns Started: 19055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19055 ns Started: 19055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19065 ns Started: 19065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19065 ns Started: 19065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19075 ns Started: 19075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19075 ns Started: 19075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19085 ns Started: 19085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19085 ns Started: 19085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19095 ns Started: 19095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19095 ns Started: 19095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19105 ns Started: 19105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19105 ns Started: 19105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19115 ns Started: 19115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19115 ns Started: 19115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19125 ns Started: 19125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19125 ns Started: 19125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19135 ns Started: 19135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19135 ns Started: 19135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19145 ns Started: 19145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19145 ns Started: 19145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19155 ns Started: 19155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19155 ns Started: 19155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19165 ns Started: 19165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19165 ns Started: 19165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19175 ns Started: 19175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19175 ns Started: 19175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19185 ns Started: 19185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19185 ns Started: 19185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19195 ns Started: 19195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19195 ns Started: 19195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19205 ns Started: 19205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19205 ns Started: 19205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19215 ns Started: 19215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19215 ns Started: 19215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19225 ns Started: 19225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19225 ns Started: 19225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19235 ns Started: 19235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19235 ns Started: 19235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19245 ns Started: 19245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19245 ns Started: 19245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19255 ns Started: 19255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19255 ns Started: 19255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19265 ns Started: 19265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19265 ns Started: 19265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19275 ns Started: 19275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19275 ns Started: 19275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19285 ns Started: 19285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19285 ns Started: 19285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19295 ns Started: 19295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19295 ns Started: 19295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19305 ns Started: 19305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19305 ns Started: 19305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19315 ns Started: 19315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19315 ns Started: 19315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19325 ns Started: 19325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19325 ns Started: 19325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19335 ns Started: 19335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19335 ns Started: 19335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19345 ns Started: 19345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19345 ns Started: 19345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19355 ns Started: 19355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19355 ns Started: 19355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19365 ns Started: 19365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19365 ns Started: 19365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19375 ns Started: 19375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19375 ns Started: 19375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19385 ns Started: 19385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19385 ns Started: 19385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19395 ns Started: 19395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19395 ns Started: 19395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19405 ns Started: 19405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19405 ns Started: 19405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19415 ns Started: 19415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19415 ns Started: 19415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19425 ns Started: 19425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19425 ns Started: 19425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19435 ns Started: 19435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19435 ns Started: 19435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19445 ns Started: 19445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19445 ns Started: 19445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19455 ns Started: 19455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19455 ns Started: 19455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19465 ns Started: 19465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19465 ns Started: 19465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19475 ns Started: 19475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19475 ns Started: 19475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19485 ns Started: 19485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19485 ns Started: 19485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19495 ns Started: 19495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19495 ns Started: 19495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19505 ns Started: 19505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19505 ns Started: 19505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19515 ns Started: 19515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19515 ns Started: 19515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19525 ns Started: 19525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19525 ns Started: 19525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19535 ns Started: 19535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19535 ns Started: 19535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19545 ns Started: 19545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19545 ns Started: 19545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19555 ns Started: 19555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19555 ns Started: 19555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19565 ns Started: 19565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19565 ns Started: 19565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19575 ns Started: 19575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19575 ns Started: 19575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19585 ns Started: 19585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19585 ns Started: 19585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19595 ns Started: 19595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19595 ns Started: 19595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19605 ns Started: 19605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19605 ns Started: 19605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19615 ns Started: 19615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19615 ns Started: 19615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19625 ns Started: 19625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19625 ns Started: 19625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19635 ns Started: 19635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19635 ns Started: 19635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19645 ns Started: 19645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19645 ns Started: 19645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19655 ns Started: 19655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19655 ns Started: 19655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19665 ns Started: 19665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19665 ns Started: 19665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19675 ns Started: 19675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19675 ns Started: 19675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19685 ns Started: 19685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19685 ns Started: 19685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19695 ns Started: 19695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19695 ns Started: 19695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19705 ns Started: 19705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19705 ns Started: 19705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19715 ns Started: 19715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19715 ns Started: 19715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19725 ns Started: 19725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19725 ns Started: 19725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19735 ns Started: 19735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19735 ns Started: 19735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19745 ns Started: 19745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19745 ns Started: 19745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19755 ns Started: 19755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19755 ns Started: 19755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19765 ns Started: 19765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19765 ns Started: 19765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19775 ns Started: 19775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19775 ns Started: 19775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19785 ns Started: 19785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19785 ns Started: 19785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19795 ns Started: 19795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19795 ns Started: 19795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19805 ns Started: 19805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19805 ns Started: 19805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19815 ns Started: 19815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19815 ns Started: 19815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19825 ns Started: 19825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19825 ns Started: 19825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19835 ns Started: 19835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19835 ns Started: 19835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19845 ns Started: 19845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19845 ns Started: 19845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19855 ns Started: 19855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19855 ns Started: 19855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19865 ns Started: 19865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19865 ns Started: 19865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19875 ns Started: 19875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19875 ns Started: 19875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19885 ns Started: 19885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19885 ns Started: 19885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19895 ns Started: 19895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19895 ns Started: 19895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19905 ns Started: 19905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19905 ns Started: 19905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19915 ns Started: 19915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19915 ns Started: 19915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19925 ns Started: 19925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19925 ns Started: 19925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19935 ns Started: 19935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19935 ns Started: 19935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19945 ns Started: 19945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19945 ns Started: 19945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19955 ns Started: 19955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19955 ns Started: 19955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19965 ns Started: 19965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19965 ns Started: 19965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19975 ns Started: 19975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19975 ns Started: 19975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19985 ns Started: 19985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19985 ns Started: 19985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 19995 ns Started: 19995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 19995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 19995 ns Started: 19995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 19995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20005 ns Started: 20005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20005 ns Started: 20005 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20005 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20015 ns Started: 20015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20015 ns Started: 20015 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20015 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20025 ns Started: 20025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20025 ns Started: 20025 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20025 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20035 ns Started: 20035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20035 ns Started: 20035 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20035 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20045 ns Started: 20045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20045 ns Started: 20045 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20045 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20055 ns Started: 20055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20055 ns Started: 20055 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20055 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20065 ns Started: 20065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20065 ns Started: 20065 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20065 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20075 ns Started: 20075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20075 ns Started: 20075 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20075 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20085 ns Started: 20085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20085 ns Started: 20085 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20085 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20095 ns Started: 20095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20095 ns Started: 20095 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20095 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20105 ns Started: 20105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20105 ns Started: 20105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20115 ns Started: 20115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20115 ns Started: 20115 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20115 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20125 ns Started: 20125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20125 ns Started: 20125 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20125 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20135 ns Started: 20135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20135 ns Started: 20135 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20135 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20145 ns Started: 20145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20145 ns Started: 20145 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20145 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20155 ns Started: 20155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20155 ns Started: 20155 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20155 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20165 ns Started: 20165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20165 ns Started: 20165 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20165 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20175 ns Started: 20175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20175 ns Started: 20175 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20175 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20185 ns Started: 20185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20185 ns Started: 20185 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20185 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20195 ns Started: 20195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20195 ns Started: 20195 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20195 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20205 ns Started: 20205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20205 ns Started: 20205 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20205 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20215 ns Started: 20215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20215 ns Started: 20215 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20215 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20225 ns Started: 20225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20225 ns Started: 20225 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20225 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20235 ns Started: 20235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20235 ns Started: 20235 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20235 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20245 ns Started: 20245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20245 ns Started: 20245 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20245 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20255 ns Started: 20255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20255 ns Started: 20255 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20255 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20265 ns Started: 20265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20265 ns Started: 20265 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20265 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20275 ns Started: 20275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20275 ns Started: 20275 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20275 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20285 ns Started: 20285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20285 ns Started: 20285 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20285 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20295 ns Started: 20295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20295 ns Started: 20295 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20295 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20305 ns Started: 20305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20305 ns Started: 20305 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20305 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20315 ns Started: 20315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20315 ns Started: 20315 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20315 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20325 ns Started: 20325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20325 ns Started: 20325 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20325 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20335 ns Started: 20335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20335 ns Started: 20335 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20335 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20345 ns Started: 20345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20345 ns Started: 20345 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20345 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20355 ns Started: 20355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20355 ns Started: 20355 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20355 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20365 ns Started: 20365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20365 ns Started: 20365 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20365 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20375 ns Started: 20375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20375 ns Started: 20375 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20375 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20385 ns Started: 20385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20385 ns Started: 20385 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20385 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20395 ns Started: 20395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20395 ns Started: 20395 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20395 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20405 ns Started: 20405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20405 ns Started: 20405 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20405 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20415 ns Started: 20415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20415 ns Started: 20415 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20415 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20425 ns Started: 20425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20425 ns Started: 20425 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20425 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20435 ns Started: 20435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20435 ns Started: 20435 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20435 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20445 ns Started: 20445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20445 ns Started: 20445 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20445 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20455 ns Started: 20455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20455 ns Started: 20455 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20455 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20465 ns Started: 20465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20465 ns Started: 20465 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20465 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20475 ns Started: 20475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20475 ns Started: 20475 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20475 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20485 ns Started: 20485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20485 ns Started: 20485 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20485 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20495 ns Started: 20495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20495 ns Started: 20495 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20495 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20505 ns Started: 20505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20505 ns Started: 20505 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20505 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20515 ns Started: 20515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20515 ns Started: 20515 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20515 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20525 ns Started: 20525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20525 ns Started: 20525 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20525 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20535 ns Started: 20535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20535 ns Started: 20535 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20535 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20545 ns Started: 20545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20545 ns Started: 20545 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20545 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20555 ns Started: 20555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20555 ns Started: 20555 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20555 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20565 ns Started: 20565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20565 ns Started: 20565 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20565 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20575 ns Started: 20575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20575 ns Started: 20575 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20575 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20585 ns Started: 20585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20585 ns Started: 20585 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20585 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20595 ns Started: 20595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20595 ns Started: 20595 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20595 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20605 ns Started: 20605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20605 ns Started: 20605 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20605 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20615 ns Started: 20615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20615 ns Started: 20615 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20615 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20625 ns Started: 20625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20625 ns Started: 20625 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20625 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20635 ns Started: 20635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20635 ns Started: 20635 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20635 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20645 ns Started: 20645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20645 ns Started: 20645 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20645 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20655 ns Started: 20655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20655 ns Started: 20655 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20655 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20665 ns Started: 20665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20665 ns Started: 20665 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20665 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20675 ns Started: 20675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20675 ns Started: 20675 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20675 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20685 ns Started: 20685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20685 ns Started: 20685 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20685 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20695 ns Started: 20695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20695 ns Started: 20695 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20695 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20705 ns Started: 20705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20705 ns Started: 20705 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20705 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20715 ns Started: 20715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20715 ns Started: 20715 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20715 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20725 ns Started: 20725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20725 ns Started: 20725 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20725 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20735 ns Started: 20735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20735 ns Started: 20735 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20735 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20745 ns Started: 20745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20745 ns Started: 20745 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20745 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20755 ns Started: 20755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20755 ns Started: 20755 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20755 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20765 ns Started: 20765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20765 ns Started: 20765 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20765 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20775 ns Started: 20775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20775 ns Started: 20775 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20775 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20785 ns Started: 20785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20785 ns Started: 20785 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20785 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20795 ns Started: 20795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20795 ns Started: 20795 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20795 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20805 ns Started: 20805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20805 ns Started: 20805 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20805 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20815 ns Started: 20815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20815 ns Started: 20815 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20815 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20825 ns Started: 20825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20825 ns Started: 20825 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20825 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20835 ns Started: 20835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20835 ns Started: 20835 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20835 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20845 ns Started: 20845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20845 ns Started: 20845 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20845 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20855 ns Started: 20855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20855 ns Started: 20855 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20855 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20865 ns Started: 20865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20865 ns Started: 20865 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20865 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20875 ns Started: 20875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20875 ns Started: 20875 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20875 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20885 ns Started: 20885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20885 ns Started: 20885 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20885 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20895 ns Started: 20895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20895 ns Started: 20895 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20895 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20905 ns Started: 20905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20905 ns Started: 20905 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20905 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20915 ns Started: 20915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20915 ns Started: 20915 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20915 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20925 ns Started: 20925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20925 ns Started: 20925 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20925 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20935 ns Started: 20935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20935 ns Started: 20935 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20935 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20945 ns Started: 20945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20945 ns Started: 20945 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20945 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20955 ns Started: 20955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20955 ns Started: 20955 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20955 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20965 ns Started: 20965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20965 ns Started: 20965 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20965 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20975 ns Started: 20975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20975 ns Started: 20975 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20975 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20985 ns Started: 20985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20985 ns Started: 20985 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20985 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 20995 ns Started: 20995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5066
Warning: AXI_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 20995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5067

Time: 20995 ns Started: 20995 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 20995 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_axi.coe'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/axi_archive/datamover_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_1_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xelab -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_0 [design_1_axi_bram_ctrl_1_0_defau...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_bram_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_thre...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_core...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_repo...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_top(...
Compiling module xil_defaultlib.design_1_axi_protocol_checker_0_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_0_arch of entity xil_defaultlib.design_1_c_shift_ram_0_0 [design_1_c_shift_ram_0_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_1_arch of entity xil_defaultlib.design_1_c_shift_ram_0_1 [design_1_c_shift_ram_0_1_default]
Compiling module xil_defaultlib.datamover_axi
Compiling module xil_defaultlib.datamover_axi_wrap
Compiling module xil_defaultlib.design_1_datamover_axi_wrap_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_5_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.848 ; gain = 0.000
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//datamover_axi_wrap_0/axi
Time resolution is 1 ps
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_1_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.

Time: 25 ns Started: 25 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 25 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 35 ns Started: 35 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 35 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 45 ns Started: 45 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 45 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 55 ns Started: 55 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 55 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 65 ns Started: 65 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 65 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 75 ns Started: 75 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 75 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 85 ns Started: 85 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 85 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 95 ns Started: 95 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 95 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310

Time: 105 ns Started: 105 ns Scope: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line:5309
Warning: AXI_ERRM_RREADY_X: When not in reset, a value of X on RREADY is not permitted. Spec: section A3.1.2.
Time: 105 ns  Iteration: 2  Process: /design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP//design_1_wrapper/design_1_i/axi_protocol_checker_0/inst/REP  Scope: design_1_wrapper.design_1_i.axi_protocol_checker_0.inst.REP  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv Line: 5310
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1451.867 ; gain = 28.020
run 10 us
run 10 us
