#Build: Synplify Premier I-2013.09-SP1 , Build 704R, Nov 22 2013
#install: C:\EEE\Synopsys\fpga_I-2013.09-SP1
#OS: Windows 7 6.1
#Hostname: EEWS506A-016

#Implementation: rev_2

$ Start of Compile
#Sun Mar 20 19:46:48 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:7:170:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":224:17:224:18|Using sequential encoding for type rcb_states
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
Post processing for work.ram_fsm.synth
@W: CL169 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Pruning register P1.data_ram_sync_i(15 downto 0)  
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
Post processing for work.pix_word_cache.together
Post processing for work.rcb.rtl1
@N: CL177 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:16|Sharing sequential element rcb_state.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":341:2:341:3|Latch generated from process for signal xy_min.Y(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":341:2:341:3|Latch generated from process for signal xy_min.X(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":341:2:341:3|Latch generated from process for signal xy_max.Y(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":341:2:341:3|Latch generated from process for signal xy_max.X(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":341:2:341:3|Latch generated from process for signal busy; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":341:2:341:3|Latch generated from process for signal vram_start; possible missing assignment in an if or case statement.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@N: CD364 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":70:3:70:9|Removed redundant assignment
@N: CD364 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":87:3:87:9|Removed redundant assignment
@N: CD364 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":88:3:88:7|Removed redundant assignment
@N: CD364 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":89:3:89:7|Removed redundant assignment
@N: CD364 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":90:3:90:8|Removed redundant assignment
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
Post processing for work.swap.rtl
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
Post processing for work.inv.rtl
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
Post processing for work.draw_octant.comb
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
Post processing for work.rd.behav
Post processing for work.draw_any_octant.comb
Post processing for work.db.rtl
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal oct_lock; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal mux_out; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":295:2:295:3|Latch generated from process for signal cmd(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal update_old; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal mux_in; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal init; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal draw; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal disable; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal dbb_bus.startcmd; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":238:2:238:3|Latch generated from process for signal busy; possible missing assignment in an if or case statement.
Post processing for work.vdp.rtl
@N: CL201 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Trying to extract state machine for register db_fsm_state
Extracted state machine for register db_fsm_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL201 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:46:49 2016

###########################################################]
Premap Report

Synopsys Altera Technology Pre-mapping, Version maprc, Build 1911R, Built Nov 26 2013 22:30:01
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1_scck.rpt 
Printing clock  summary report in "\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@W: FA109 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":281:7:281:9|Changing sub-design name inv to inv_synplcty to avoid name collision with Altera primitive, LPM name or Verilog reserved word. 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

@W: FA401 |Found flip-flop with unsupported asynchronous set. Implemented set functionality by creating a latch.
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":86:7:86:50|Net RCB1.E2.C1\.un7_state appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":414:11:414:16|Net RCB1.delaycmd_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":295:2:295:3|Net DB1.un1_db_fsm_state_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_4 appears to be an unidentified clock source. Assuming default frequency. 


Clock Summary
**************

Start                                Requested     Requested     Clock                      Clock                
Clock                                Frequency     Period        Type                       Group                
-----------------------------------------------------------------------------------------------------------------
System                               218.9 MHz     4.569         system                     system_clkgroup      
db|db_fsm_state_derived_clock[1]     4.2 MHz       240.540       derived (from vdp|clk)     Autoconstr_clkgroup_0
db|db_fsm_state_derived_clock[5]     4.2 MHz       240.540       derived (from vdp|clk)     Autoconstr_clkgroup_0
vdp|clk                              4.2 MHz       240.540       inferred                   Autoconstr_clkgroup_0
=================================================================================================================

@W: MT531 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Found signal identified as System clock which controls 42 sequential elements including DB1.mux_in.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":326:20:326:25|Found inferred clock vdp|clk which controls 270 sequential elements including DB1.DAB.RD1.R1\.swapxy. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 116MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:46:52 2016

###########################################################]
Map & Optimize Report

Synopsys Altera Technology Mapper, Version maprc, Build 1911R, Built Nov 26 2013 22:30:01
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Sequential instance DB1.init reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Sequential instance DB1.draw reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":295:2:295:3|Sequential instance DB1.cmd[2] reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Sequential instance DB1.update_old reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Sequential instance DB1.mux_in reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Sequential instance DB1.dbb_bus\.startcmd reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":86:7:86:50|Net RCB1.E2.C1\.un7_state appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":414:11:414:16|Net RCB1.delaycmd_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_7 appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MT336 |Time borrowing improved slack from -4.6731 ns  to -2.5163 ns.  
@W: MT337 |Time borrowing decreased slack from -3.7261 ns  to -4.0199 ns.  

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

Encoding state machine db_fsm_state[0:8] (view:work.db(rtl))
original code -> new code
   000000001 -> 000000000
   000000010 -> 000000011
   000000100 -> 000000101
   000001000 -> 000001001
   000010000 -> 000010001
   000100000 -> 000100001
   001000000 -> 001000001
   010000000 -> 010000001
   100000000 -> 100000001
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":128:13:128:14|Found counter in view:work.draw_octant(comb) inst R1\.y1[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":128:9:128:10|Found counter in view:work.draw_octant(comb) inst R1\.x1[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":198:8:198:16|Found counter in view:work.rcb(rtl1) inst RCB_FSM\.clrxy_reg\.Y[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":198:8:198:16|Found counter in view:work.rcb(rtl1) inst RCB_FSM\.clrxy_reg\.X[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":204:8:204:18|Found counter in view:work.rcb(rtl1) inst RCB_FSM\.idle_cycles[31:0]
Encoding state machine state[0:3] (view:work.ram_fsm(synth))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

Auto Dissolve of E2 (inst of view:work.ram_fsm(synth))

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)

@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":31:8:31:12|Removing sequential instance RCB1.E2.state[1] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":31:8:31:12|Removing sequential instance RCB1.E2.state[0] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[5] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[1] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[3] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_0[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_0[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[4] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_i[8] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_0[4] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_1[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_0[5] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state_1[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:7:50:18|Removing sequential instance DB1.db_fsm_state[7] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@W: MF576 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":341:2:341:3|Transparent phase of latch has been extended by clock gate. Performing clock optimization on instance RCB1.xy_max\.X[5] (view:work.vdp(rtl)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 126MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 128MB peak: 129MB)

Warning: Found 48 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[0]
1) instance RCB1.xy_max\.X_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[0]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[0]
    input  pin RCB1.xy_max\.X_en[0]/A[0]
    instance   RCB1.xy_max\.X_en[0] (cell mux)
    output pin RCB1.xy_max\.X_en[0]/OUT[0]
    net        N_3497
    input  pin RCB1.xy_max\.X_xs[0]/I[0]
    instance   RCB1.xy_max\.X_xs[0] (cell xor)
    output pin RCB1.xy_max\.X_xs[0]/OUT
    net        RCB1.xy_max\.X_xs_4
    input  pin RCB1.xy_max\.X_m_4/A[0]
    instance   RCB1.xy_max\.X_m_4 (cell mux)
    output pin RCB1.xy_max\.X_m_4/OUT[0]
    net        RCB1.xy_max\.X_m_10
    input  pin RCB1.xy_max\.X_s_4_latmux/A[0]
    instance   RCB1.xy_max\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_4
    input  pin RCB1.xy_max\.X_xo[0]/I[0]
    instance   RCB1.xy_max\.X_xo[0] (cell xor)
    output pin RCB1.xy_max\.X_xo[0]/OUT
    net        RCB1.xy_max\.X[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_4
2) instance RCB1.xy_max\.X_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_4" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_4
    input  pin RCB1.xy_max\.X_xm[0]/I[0]
    instance   RCB1.xy_max\.X_xm[0] (cell xor)
    output pin RCB1.xy_max\.X_xm[0]/OUT
    net        RCB1.xy_max\.X_xm_4
    input  pin RCB1.xy_max\.X_latmux/B[0]
    instance   RCB1.xy_max\.X_latmux (cell mux)
    output pin RCB1.xy_max\.X_latmux/OUT[0]
    net        RCB1.xy_max\.X_m_9
    input  pin RCB1.xy_max\.X_xs[0]/I[1]
    instance   RCB1.xy_max\.X_xs[0] (cell xor)
    output pin RCB1.xy_max\.X_xs[0]/OUT
    net        RCB1.xy_max\.X_xs_4
    input  pin RCB1.xy_max\.X_m_4/A[0]
    instance   RCB1.xy_max\.X_m_4 (cell mux)
    output pin RCB1.xy_max\.X_m_4/OUT[0]
    net        RCB1.xy_max\.X_m_10
    input  pin RCB1.xy_max\.X_s_4_latmux/A[0]
    instance   RCB1.xy_max\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[1]
3) instance RCB1.xy_max\.X_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[1]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[1]
    input  pin RCB1.xy_max\.X_en[1]/A[0]
    instance   RCB1.xy_max\.X_en[1] (cell mux)
    output pin RCB1.xy_max\.X_en[1]/OUT[0]
    net        N_3498
    input  pin RCB1.xy_max\.X_xs[1]/I[0]
    instance   RCB1.xy_max\.X_xs[1] (cell xor)
    output pin RCB1.xy_max\.X_xs[1]/OUT
    net        RCB1.xy_max\.X_xs_3
    input  pin RCB1.xy_max\.X_m_3/A[0]
    instance   RCB1.xy_max\.X_m_3 (cell mux)
    output pin RCB1.xy_max\.X_m_3/OUT[0]
    net        RCB1.xy_max\.X_m_8
    input  pin RCB1.xy_max\.X_s_3_latmux/A[0]
    instance   RCB1.xy_max\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_3
    input  pin RCB1.xy_max\.X_xo[1]/I[0]
    instance   RCB1.xy_max\.X_xo[1] (cell xor)
    output pin RCB1.xy_max\.X_xo[1]/OUT
    net        RCB1.xy_max\.X[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_3
4) instance RCB1.xy_max\.X_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_3" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_3
    input  pin RCB1.xy_max\.X_xm[1]/I[0]
    instance   RCB1.xy_max\.X_xm[1] (cell xor)
    output pin RCB1.xy_max\.X_xm[1]/OUT
    net        RCB1.xy_max\.X_xm_3
    input  pin RCB1.xy_max\.X_latmux_0/B[0]
    instance   RCB1.xy_max\.X_latmux_0 (cell mux)
    output pin RCB1.xy_max\.X_latmux_0/OUT[0]
    net        RCB1.xy_max\.X_m_7
    input  pin RCB1.xy_max\.X_xs[1]/I[1]
    instance   RCB1.xy_max\.X_xs[1] (cell xor)
    output pin RCB1.xy_max\.X_xs[1]/OUT
    net        RCB1.xy_max\.X_xs_3
    input  pin RCB1.xy_max\.X_m_3/A[0]
    instance   RCB1.xy_max\.X_m_3 (cell mux)
    output pin RCB1.xy_max\.X_m_3/OUT[0]
    net        RCB1.xy_max\.X_m_8
    input  pin RCB1.xy_max\.X_s_3_latmux/A[0]
    instance   RCB1.xy_max\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[2]
5) instance RCB1.xy_max\.X_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[2]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[2]
    input  pin RCB1.xy_max\.X_en[2]/A[0]
    instance   RCB1.xy_max\.X_en[2] (cell mux)
    output pin RCB1.xy_max\.X_en[2]/OUT[0]
    net        N_3499
    input  pin RCB1.xy_max\.X_xs[2]/I[0]
    instance   RCB1.xy_max\.X_xs[2] (cell xor)
    output pin RCB1.xy_max\.X_xs[2]/OUT
    net        RCB1.xy_max\.X_xs_2
    input  pin RCB1.xy_max\.X_m_2/A[0]
    instance   RCB1.xy_max\.X_m_2 (cell mux)
    output pin RCB1.xy_max\.X_m_2/OUT[0]
    net        RCB1.xy_max\.X_m_6
    input  pin RCB1.xy_max\.X_s_2_latmux/A[0]
    instance   RCB1.xy_max\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_2
    input  pin RCB1.xy_max\.X_xo[2]/I[0]
    instance   RCB1.xy_max\.X_xo[2] (cell xor)
    output pin RCB1.xy_max\.X_xo[2]/OUT
    net        RCB1.xy_max\.X[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_2
6) instance RCB1.xy_max\.X_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_2" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_2
    input  pin RCB1.xy_max\.X_xm[2]/I[0]
    instance   RCB1.xy_max\.X_xm[2] (cell xor)
    output pin RCB1.xy_max\.X_xm[2]/OUT
    net        RCB1.xy_max\.X_xm_2
    input  pin RCB1.xy_max\.X_latmux_1/B[0]
    instance   RCB1.xy_max\.X_latmux_1 (cell mux)
    output pin RCB1.xy_max\.X_latmux_1/OUT[0]
    net        RCB1.xy_max\.X_m_5
    input  pin RCB1.xy_max\.X_xs[2]/I[1]
    instance   RCB1.xy_max\.X_xs[2] (cell xor)
    output pin RCB1.xy_max\.X_xs[2]/OUT
    net        RCB1.xy_max\.X_xs_2
    input  pin RCB1.xy_max\.X_m_2/A[0]
    instance   RCB1.xy_max\.X_m_2 (cell mux)
    output pin RCB1.xy_max\.X_m_2/OUT[0]
    net        RCB1.xy_max\.X_m_6
    input  pin RCB1.xy_max\.X_s_2_latmux/A[0]
    instance   RCB1.xy_max\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[3]
7) instance RCB1.xy_max\.X_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[3]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[3]
    input  pin RCB1.xy_max\.X_en[3]/A[0]
    instance   RCB1.xy_max\.X_en[3] (cell mux)
    output pin RCB1.xy_max\.X_en[3]/OUT[0]
    net        N_3500
    input  pin RCB1.xy_max\.X_xs[3]/I[0]
    instance   RCB1.xy_max\.X_xs[3] (cell xor)
    output pin RCB1.xy_max\.X_xs[3]/OUT
    net        RCB1.xy_max\.X_xs_1
    input  pin RCB1.xy_max\.X_m_1/A[0]
    instance   RCB1.xy_max\.X_m_1 (cell mux)
    output pin RCB1.xy_max\.X_m_1/OUT[0]
    net        RCB1.xy_max\.X_m_4
    input  pin RCB1.xy_max\.X_s_1_latmux/A[0]
    instance   RCB1.xy_max\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_1
    input  pin RCB1.xy_max\.X_xo[3]/I[0]
    instance   RCB1.xy_max\.X_xo[3] (cell xor)
    output pin RCB1.xy_max\.X_xo[3]/OUT
    net        RCB1.xy_max\.X[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_1
8) instance RCB1.xy_max\.X_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_1" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_1
    input  pin RCB1.xy_max\.X_xm[3]/I[0]
    instance   RCB1.xy_max\.X_xm[3] (cell xor)
    output pin RCB1.xy_max\.X_xm[3]/OUT
    net        RCB1.xy_max\.X_xm_1
    input  pin RCB1.xy_max\.X_latmux_2/B[0]
    instance   RCB1.xy_max\.X_latmux_2 (cell mux)
    output pin RCB1.xy_max\.X_latmux_2/OUT[0]
    net        RCB1.xy_max\.X_m_3
    input  pin RCB1.xy_max\.X_xs[3]/I[1]
    instance   RCB1.xy_max\.X_xs[3] (cell xor)
    output pin RCB1.xy_max\.X_xs[3]/OUT
    net        RCB1.xy_max\.X_xs_1
    input  pin RCB1.xy_max\.X_m_1/A[0]
    instance   RCB1.xy_max\.X_m_1 (cell mux)
    output pin RCB1.xy_max\.X_m_1/OUT[0]
    net        RCB1.xy_max\.X_m_4
    input  pin RCB1.xy_max\.X_s_1_latmux/A[0]
    instance   RCB1.xy_max\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[4]
9) instance RCB1.xy_max\.X_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[4]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[4]
    input  pin RCB1.xy_max\.X_en[4]/A[0]
    instance   RCB1.xy_max\.X_en[4] (cell mux)
    output pin RCB1.xy_max\.X_en[4]/OUT[0]
    net        N_3501
    input  pin RCB1.xy_max\.X_xs[4]/I[0]
    instance   RCB1.xy_max\.X_xs[4] (cell xor)
    output pin RCB1.xy_max\.X_xs[4]/OUT
    net        RCB1.xy_max\.X_xs_0
    input  pin RCB1.xy_max\.X_m_0/A[0]
    instance   RCB1.xy_max\.X_m_0 (cell mux)
    output pin RCB1.xy_max\.X_m_0/OUT[0]
    net        RCB1.xy_max\.X_m_2
    input  pin RCB1.xy_max\.X_s_0_latmux/A[0]
    instance   RCB1.xy_max\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_0
    input  pin RCB1.xy_max\.X_xo[4]/I[0]
    instance   RCB1.xy_max\.X_xo[4] (cell xor)
    output pin RCB1.xy_max\.X_xo[4]/OUT
    net        RCB1.xy_max\.X[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_0
10) instance RCB1.xy_max\.X_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_0" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_0
    input  pin RCB1.xy_max\.X_xm[4]/I[0]
    instance   RCB1.xy_max\.X_xm[4] (cell xor)
    output pin RCB1.xy_max\.X_xm[4]/OUT
    net        RCB1.xy_max\.X_xm_0
    input  pin RCB1.xy_max\.X_latmux_3/B[0]
    instance   RCB1.xy_max\.X_latmux_3 (cell mux)
    output pin RCB1.xy_max\.X_latmux_3/OUT[0]
    net        RCB1.xy_max\.X_m_1
    input  pin RCB1.xy_max\.X_xs[4]/I[1]
    instance   RCB1.xy_max\.X_xs[4] (cell xor)
    output pin RCB1.xy_max\.X_xs[4]/OUT
    net        RCB1.xy_max\.X_xs_0
    input  pin RCB1.xy_max\.X_m_0/A[0]
    instance   RCB1.xy_max\.X_m_0 (cell mux)
    output pin RCB1.xy_max\.X_m_0/OUT[0]
    net        RCB1.xy_max\.X_m_2
    input  pin RCB1.xy_max\.X_s_0_latmux/A[0]
    instance   RCB1.xy_max\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[5]
11) instance RCB1.xy_max\.X_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[5]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[5]
    input  pin RCB1.xy_max\.X_en[5]/A[0]
    instance   RCB1.xy_max\.X_en[5] (cell mux)
    output pin RCB1.xy_max\.X_en[5]/OUT[0]
    net        N_3502
    input  pin RCB1.xy_max\.X_xs[5]/I[0]
    instance   RCB1.xy_max\.X_xs[5] (cell xor)
    output pin RCB1.xy_max\.X_xs[5]/OUT
    net        RCB1.xy_max\.X_xs
    input  pin RCB1.xy_max\.X_m/A[0]
    instance   RCB1.xy_max\.X_m (cell mux)
    output pin RCB1.xy_max\.X_m/OUT[0]
    net        RCB1.xy_max\.X_m_0
    input  pin RCB1.xy_max\.X_s_latmux/A[0]
    instance   RCB1.xy_max\.X_s_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_latmux/OUT[0]
    net        RCB1.xy_max\.X_s
    input  pin RCB1.xy_max\.X_xo[5]/I[0]
    instance   RCB1.xy_max\.X_xo[5] (cell xor)
    output pin RCB1.xy_max\.X_xo[5]/OUT
    net        RCB1.xy_max\.X[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s
12) instance RCB1.xy_max\.X_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s
    input  pin RCB1.xy_max\.X_xm[5]/I[0]
    instance   RCB1.xy_max\.X_xm[5] (cell xor)
    output pin RCB1.xy_max\.X_xm[5]/OUT
    net        RCB1.xy_max\.X_xm
    input  pin RCB1.xy_max\.X_latmux_4/B[0]
    instance   RCB1.xy_max\.X_latmux_4 (cell mux)
    output pin RCB1.xy_max\.X_latmux_4/OUT[0]
    net        RCB1.xy_max\.X_m
    input  pin RCB1.xy_max\.X_xs[5]/I[1]
    instance   RCB1.xy_max\.X_xs[5] (cell xor)
    output pin RCB1.xy_max\.X_xs[5]/OUT
    net        RCB1.xy_max\.X_xs
    input  pin RCB1.xy_max\.X_m/A[0]
    instance   RCB1.xy_max\.X_m (cell mux)
    output pin RCB1.xy_max\.X_m/OUT[0]
    net        RCB1.xy_max\.X_m_0
    input  pin RCB1.xy_max\.X_s_latmux/A[0]
    instance   RCB1.xy_max\.X_s_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_latmux/OUT[0]
    net        RCB1.xy_max\.X_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[0]
13) instance RCB1.xy_max\.Y_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[0]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[0]
    input  pin RCB1.xy_max\.Y_en[0]/A[0]
    instance   RCB1.xy_max\.Y_en[0] (cell mux)
    output pin RCB1.xy_max\.Y_en[0]/OUT[0]
    net        N_3491
    input  pin RCB1.xy_max\.Y_xs[0]/I[0]
    instance   RCB1.xy_max\.Y_xs[0] (cell xor)
    output pin RCB1.xy_max\.Y_xs[0]/OUT
    net        RCB1.xy_max\.Y_xs_4
    input  pin RCB1.xy_max\.Y_m_4/A[0]
    instance   RCB1.xy_max\.Y_m_4 (cell mux)
    output pin RCB1.xy_max\.Y_m_4/OUT[0]
    net        RCB1.xy_max\.Y_m_10
    input  pin RCB1.xy_max\.Y_s_4_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_4
    input  pin RCB1.xy_max\.Y_xo[0]/I[0]
    instance   RCB1.xy_max\.Y_xo[0] (cell xor)
    output pin RCB1.xy_max\.Y_xo[0]/OUT
    net        RCB1.xy_max\.Y[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_4
14) instance RCB1.xy_max\.Y_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_4" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_4
    input  pin RCB1.xy_max\.Y_xm[0]/I[0]
    instance   RCB1.xy_max\.Y_xm[0] (cell xor)
    output pin RCB1.xy_max\.Y_xm[0]/OUT
    net        RCB1.xy_max\.Y_xm_4
    input  pin RCB1.xy_max\.Y_latmux/B[0]
    instance   RCB1.xy_max\.Y_latmux (cell mux)
    output pin RCB1.xy_max\.Y_latmux/OUT[0]
    net        RCB1.xy_max\.Y_m_9
    input  pin RCB1.xy_max\.Y_xs[0]/I[1]
    instance   RCB1.xy_max\.Y_xs[0] (cell xor)
    output pin RCB1.xy_max\.Y_xs[0]/OUT
    net        RCB1.xy_max\.Y_xs_4
    input  pin RCB1.xy_max\.Y_m_4/A[0]
    instance   RCB1.xy_max\.Y_m_4 (cell mux)
    output pin RCB1.xy_max\.Y_m_4/OUT[0]
    net        RCB1.xy_max\.Y_m_10
    input  pin RCB1.xy_max\.Y_s_4_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[1]
15) instance RCB1.xy_max\.Y_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[1]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[1]
    input  pin RCB1.xy_max\.Y_en[1]/A[0]
    instance   RCB1.xy_max\.Y_en[1] (cell mux)
    output pin RCB1.xy_max\.Y_en[1]/OUT[0]
    net        N_3492
    input  pin RCB1.xy_max\.Y_xs[1]/I[0]
    instance   RCB1.xy_max\.Y_xs[1] (cell xor)
    output pin RCB1.xy_max\.Y_xs[1]/OUT
    net        RCB1.xy_max\.Y_xs_3
    input  pin RCB1.xy_max\.Y_m_3/A[0]
    instance   RCB1.xy_max\.Y_m_3 (cell mux)
    output pin RCB1.xy_max\.Y_m_3/OUT[0]
    net        RCB1.xy_max\.Y_m_8
    input  pin RCB1.xy_max\.Y_s_3_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_3
    input  pin RCB1.xy_max\.Y_xo[1]/I[0]
    instance   RCB1.xy_max\.Y_xo[1] (cell xor)
    output pin RCB1.xy_max\.Y_xo[1]/OUT
    net        RCB1.xy_max\.Y[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_3
16) instance RCB1.xy_max\.Y_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_3" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_3
    input  pin RCB1.xy_max\.Y_xm[1]/I[0]
    instance   RCB1.xy_max\.Y_xm[1] (cell xor)
    output pin RCB1.xy_max\.Y_xm[1]/OUT
    net        RCB1.xy_max\.Y_xm_3
    input  pin RCB1.xy_max\.Y_latmux_0/B[0]
    instance   RCB1.xy_max\.Y_latmux_0 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_0/OUT[0]
    net        RCB1.xy_max\.Y_m_7
    input  pin RCB1.xy_max\.Y_xs[1]/I[1]
    instance   RCB1.xy_max\.Y_xs[1] (cell xor)
    output pin RCB1.xy_max\.Y_xs[1]/OUT
    net        RCB1.xy_max\.Y_xs_3
    input  pin RCB1.xy_max\.Y_m_3/A[0]
    instance   RCB1.xy_max\.Y_m_3 (cell mux)
    output pin RCB1.xy_max\.Y_m_3/OUT[0]
    net        RCB1.xy_max\.Y_m_8
    input  pin RCB1.xy_max\.Y_s_3_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[2]
17) instance RCB1.xy_max\.Y_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[2]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[2]
    input  pin RCB1.xy_max\.Y_en[2]/A[0]
    instance   RCB1.xy_max\.Y_en[2] (cell mux)
    output pin RCB1.xy_max\.Y_en[2]/OUT[0]
    net        N_3493
    input  pin RCB1.xy_max\.Y_xs[2]/I[0]
    instance   RCB1.xy_max\.Y_xs[2] (cell xor)
    output pin RCB1.xy_max\.Y_xs[2]/OUT
    net        RCB1.xy_max\.Y_xs_2
    input  pin RCB1.xy_max\.Y_m_2/A[0]
    instance   RCB1.xy_max\.Y_m_2 (cell mux)
    output pin RCB1.xy_max\.Y_m_2/OUT[0]
    net        RCB1.xy_max\.Y_m_6
    input  pin RCB1.xy_max\.Y_s_2_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_2
    input  pin RCB1.xy_max\.Y_xo[2]/I[0]
    instance   RCB1.xy_max\.Y_xo[2] (cell xor)
    output pin RCB1.xy_max\.Y_xo[2]/OUT
    net        RCB1.xy_max\.Y[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_2
18) instance RCB1.xy_max\.Y_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_2" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_2
    input  pin RCB1.xy_max\.Y_xm[2]/I[0]
    instance   RCB1.xy_max\.Y_xm[2] (cell xor)
    output pin RCB1.xy_max\.Y_xm[2]/OUT
    net        RCB1.xy_max\.Y_xm_2
    input  pin RCB1.xy_max\.Y_latmux_1/B[0]
    instance   RCB1.xy_max\.Y_latmux_1 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_1/OUT[0]
    net        RCB1.xy_max\.Y_m_5
    input  pin RCB1.xy_max\.Y_xs[2]/I[1]
    instance   RCB1.xy_max\.Y_xs[2] (cell xor)
    output pin RCB1.xy_max\.Y_xs[2]/OUT
    net        RCB1.xy_max\.Y_xs_2
    input  pin RCB1.xy_max\.Y_m_2/A[0]
    instance   RCB1.xy_max\.Y_m_2 (cell mux)
    output pin RCB1.xy_max\.Y_m_2/OUT[0]
    net        RCB1.xy_max\.Y_m_6
    input  pin RCB1.xy_max\.Y_s_2_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[3]
19) instance RCB1.xy_max\.Y_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[3]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[3]
    input  pin RCB1.xy_max\.Y_en[3]/A[0]
    instance   RCB1.xy_max\.Y_en[3] (cell mux)
    output pin RCB1.xy_max\.Y_en[3]/OUT[0]
    net        N_3494
    input  pin RCB1.xy_max\.Y_xs[3]/I[0]
    instance   RCB1.xy_max\.Y_xs[3] (cell xor)
    output pin RCB1.xy_max\.Y_xs[3]/OUT
    net        RCB1.xy_max\.Y_xs_1
    input  pin RCB1.xy_max\.Y_m_1/A[0]
    instance   RCB1.xy_max\.Y_m_1 (cell mux)
    output pin RCB1.xy_max\.Y_m_1/OUT[0]
    net        RCB1.xy_max\.Y_m_4
    input  pin RCB1.xy_max\.Y_s_1_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_1
    input  pin RCB1.xy_max\.Y_xo[3]/I[0]
    instance   RCB1.xy_max\.Y_xo[3] (cell xor)
    output pin RCB1.xy_max\.Y_xo[3]/OUT
    net        RCB1.xy_max\.Y[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_1
20) instance RCB1.xy_max\.Y_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_1" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_1
    input  pin RCB1.xy_max\.Y_xm[3]/I[0]
    instance   RCB1.xy_max\.Y_xm[3] (cell xor)
    output pin RCB1.xy_max\.Y_xm[3]/OUT
    net        RCB1.xy_max\.Y_xm_1
    input  pin RCB1.xy_max\.Y_latmux_2/B[0]
    instance   RCB1.xy_max\.Y_latmux_2 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_2/OUT[0]
    net        RCB1.xy_max\.Y_m_3
    input  pin RCB1.xy_max\.Y_xs[3]/I[1]
    instance   RCB1.xy_max\.Y_xs[3] (cell xor)
    output pin RCB1.xy_max\.Y_xs[3]/OUT
    net        RCB1.xy_max\.Y_xs_1
    input  pin RCB1.xy_max\.Y_m_1/A[0]
    instance   RCB1.xy_max\.Y_m_1 (cell mux)
    output pin RCB1.xy_max\.Y_m_1/OUT[0]
    net        RCB1.xy_max\.Y_m_4
    input  pin RCB1.xy_max\.Y_s_1_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[4]
21) instance RCB1.xy_max\.Y_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[4]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[4]
    input  pin RCB1.xy_max\.Y_en[4]/A[0]
    instance   RCB1.xy_max\.Y_en[4] (cell mux)
    output pin RCB1.xy_max\.Y_en[4]/OUT[0]
    net        N_3495
    input  pin RCB1.xy_max\.Y_xs[4]/I[0]
    instance   RCB1.xy_max\.Y_xs[4] (cell xor)
    output pin RCB1.xy_max\.Y_xs[4]/OUT
    net        RCB1.xy_max\.Y_xs_0
    input  pin RCB1.xy_max\.Y_m_0/A[0]
    instance   RCB1.xy_max\.Y_m_0 (cell mux)
    output pin RCB1.xy_max\.Y_m_0/OUT[0]
    net        RCB1.xy_max\.Y_m_2
    input  pin RCB1.xy_max\.Y_s_0_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_0
    input  pin RCB1.xy_max\.Y_xo[4]/I[0]
    instance   RCB1.xy_max\.Y_xo[4] (cell xor)
    output pin RCB1.xy_max\.Y_xo[4]/OUT
    net        RCB1.xy_max\.Y[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_0
22) instance RCB1.xy_max\.Y_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_0" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_0
    input  pin RCB1.xy_max\.Y_xm[4]/I[0]
    instance   RCB1.xy_max\.Y_xm[4] (cell xor)
    output pin RCB1.xy_max\.Y_xm[4]/OUT
    net        RCB1.xy_max\.Y_xm_0
    input  pin RCB1.xy_max\.Y_latmux_3/B[0]
    instance   RCB1.xy_max\.Y_latmux_3 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_3/OUT[0]
    net        RCB1.xy_max\.Y_m_1
    input  pin RCB1.xy_max\.Y_xs[4]/I[1]
    instance   RCB1.xy_max\.Y_xs[4] (cell xor)
    output pin RCB1.xy_max\.Y_xs[4]/OUT
    net        RCB1.xy_max\.Y_xs_0
    input  pin RCB1.xy_max\.Y_m_0/A[0]
    instance   RCB1.xy_max\.Y_m_0 (cell mux)
    output pin RCB1.xy_max\.Y_m_0/OUT[0]
    net        RCB1.xy_max\.Y_m_2
    input  pin RCB1.xy_max\.Y_s_0_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[5]
23) instance RCB1.xy_max\.Y_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[5]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[5]
    input  pin RCB1.xy_max\.Y_en[5]/A[0]
    instance   RCB1.xy_max\.Y_en[5] (cell mux)
    output pin RCB1.xy_max\.Y_en[5]/OUT[0]
    net        N_3496
    input  pin RCB1.xy_max\.Y_xs[5]/I[0]
    instance   RCB1.xy_max\.Y_xs[5] (cell xor)
    output pin RCB1.xy_max\.Y_xs[5]/OUT
    net        RCB1.xy_max\.Y_xs
    input  pin RCB1.xy_max\.Y_m/A[0]
    instance   RCB1.xy_max\.Y_m (cell mux)
    output pin RCB1.xy_max\.Y_m/OUT[0]
    net        RCB1.xy_max\.Y_m_0
    input  pin RCB1.xy_max\.Y_s_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s
    input  pin RCB1.xy_max\.Y_xo[5]/I[0]
    instance   RCB1.xy_max\.Y_xo[5] (cell xor)
    output pin RCB1.xy_max\.Y_xo[5]/OUT
    net        RCB1.xy_max\.Y[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s
24) instance RCB1.xy_max\.Y_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s
    input  pin RCB1.xy_max\.Y_xm[5]/I[0]
    instance   RCB1.xy_max\.Y_xm[5] (cell xor)
    output pin RCB1.xy_max\.Y_xm[5]/OUT
    net        RCB1.xy_max\.Y_xm
    input  pin RCB1.xy_max\.Y_latmux_4/B[0]
    instance   RCB1.xy_max\.Y_latmux_4 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_4/OUT[0]
    net        RCB1.xy_max\.Y_m
    input  pin RCB1.xy_max\.Y_xs[5]/I[1]
    instance   RCB1.xy_max\.Y_xs[5] (cell xor)
    output pin RCB1.xy_max\.Y_xs[5]/OUT
    net        RCB1.xy_max\.Y_xs
    input  pin RCB1.xy_max\.Y_m/A[0]
    instance   RCB1.xy_max\.Y_m (cell mux)
    output pin RCB1.xy_max\.Y_m/OUT[0]
    net        RCB1.xy_max\.Y_m_0
    input  pin RCB1.xy_max\.Y_s_latmux/A[0]
    instance   RCB1.xy_max\.Y_s_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[0]
25) instance RCB1.xy_min\.X_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[0]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[0]
    input  pin RCB1.xy_min\.X_en[0]/A[0]
    instance   RCB1.xy_min\.X_en[0] (cell mux)
    output pin RCB1.xy_min\.X_en[0]/OUT[0]
    net        N_3485
    input  pin RCB1.xy_min\.X_xs[0]/I[0]
    instance   RCB1.xy_min\.X_xs[0] (cell xor)
    output pin RCB1.xy_min\.X_xs[0]/OUT
    net        RCB1.xy_min\.X_xs_4
    input  pin RCB1.xy_min\.X_m_4/A[0]
    instance   RCB1.xy_min\.X_m_4 (cell mux)
    output pin RCB1.xy_min\.X_m_4/OUT[0]
    net        RCB1.xy_min\.X_m_10
    input  pin RCB1.xy_min\.X_s_4_latmux/A[0]
    instance   RCB1.xy_min\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_4
    input  pin RCB1.xy_min\.X_xo[0]/I[0]
    instance   RCB1.xy_min\.X_xo[0] (cell xor)
    output pin RCB1.xy_min\.X_xo[0]/OUT
    net        RCB1.xy_min\.X[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_4
26) instance RCB1.xy_min\.X_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_4" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_4
    input  pin RCB1.xy_min\.X_xm[0]/I[0]
    instance   RCB1.xy_min\.X_xm[0] (cell xor)
    output pin RCB1.xy_min\.X_xm[0]/OUT
    net        RCB1.xy_min\.X_xm_4
    input  pin RCB1.xy_min\.X_latmux/B[0]
    instance   RCB1.xy_min\.X_latmux (cell mux)
    output pin RCB1.xy_min\.X_latmux/OUT[0]
    net        RCB1.xy_min\.X_m_9
    input  pin RCB1.xy_min\.X_xs[0]/I[1]
    instance   RCB1.xy_min\.X_xs[0] (cell xor)
    output pin RCB1.xy_min\.X_xs[0]/OUT
    net        RCB1.xy_min\.X_xs_4
    input  pin RCB1.xy_min\.X_m_4/A[0]
    instance   RCB1.xy_min\.X_m_4 (cell mux)
    output pin RCB1.xy_min\.X_m_4/OUT[0]
    net        RCB1.xy_min\.X_m_10
    input  pin RCB1.xy_min\.X_s_4_latmux/A[0]
    instance   RCB1.xy_min\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[1]
27) instance RCB1.xy_min\.X_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[1]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[1]
    input  pin RCB1.xy_min\.X_en[1]/A[0]
    instance   RCB1.xy_min\.X_en[1] (cell mux)
    output pin RCB1.xy_min\.X_en[1]/OUT[0]
    net        N_3486
    input  pin RCB1.xy_min\.X_xs[1]/I[0]
    instance   RCB1.xy_min\.X_xs[1] (cell xor)
    output pin RCB1.xy_min\.X_xs[1]/OUT
    net        RCB1.xy_min\.X_xs_3
    input  pin RCB1.xy_min\.X_m_3/A[0]
    instance   RCB1.xy_min\.X_m_3 (cell mux)
    output pin RCB1.xy_min\.X_m_3/OUT[0]
    net        RCB1.xy_min\.X_m_8
    input  pin RCB1.xy_min\.X_s_3_latmux/A[0]
    instance   RCB1.xy_min\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_3
    input  pin RCB1.xy_min\.X_xo[1]/I[0]
    instance   RCB1.xy_min\.X_xo[1] (cell xor)
    output pin RCB1.xy_min\.X_xo[1]/OUT
    net        RCB1.xy_min\.X[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_3
28) instance RCB1.xy_min\.X_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_3" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_3
    input  pin RCB1.xy_min\.X_xm[1]/I[0]
    instance   RCB1.xy_min\.X_xm[1] (cell xor)
    output pin RCB1.xy_min\.X_xm[1]/OUT
    net        RCB1.xy_min\.X_xm_3
    input  pin RCB1.xy_min\.X_latmux_0/B[0]
    instance   RCB1.xy_min\.X_latmux_0 (cell mux)
    output pin RCB1.xy_min\.X_latmux_0/OUT[0]
    net        RCB1.xy_min\.X_m_7
    input  pin RCB1.xy_min\.X_xs[1]/I[1]
    instance   RCB1.xy_min\.X_xs[1] (cell xor)
    output pin RCB1.xy_min\.X_xs[1]/OUT
    net        RCB1.xy_min\.X_xs_3
    input  pin RCB1.xy_min\.X_m_3/A[0]
    instance   RCB1.xy_min\.X_m_3 (cell mux)
    output pin RCB1.xy_min\.X_m_3/OUT[0]
    net        RCB1.xy_min\.X_m_8
    input  pin RCB1.xy_min\.X_s_3_latmux/A[0]
    instance   RCB1.xy_min\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[2]
29) instance RCB1.xy_min\.X_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[2]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[2]
    input  pin RCB1.xy_min\.X_en[2]/A[0]
    instance   RCB1.xy_min\.X_en[2] (cell mux)
    output pin RCB1.xy_min\.X_en[2]/OUT[0]
    net        N_3487
    input  pin RCB1.xy_min\.X_xs[2]/I[0]
    instance   RCB1.xy_min\.X_xs[2] (cell xor)
    output pin RCB1.xy_min\.X_xs[2]/OUT
    net        RCB1.xy_min\.X_xs_2
    input  pin RCB1.xy_min\.X_m_2/A[0]
    instance   RCB1.xy_min\.X_m_2 (cell mux)
    output pin RCB1.xy_min\.X_m_2/OUT[0]
    net        RCB1.xy_min\.X_m_6
    input  pin RCB1.xy_min\.X_s_2_latmux/A[0]
    instance   RCB1.xy_min\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_2
    input  pin RCB1.xy_min\.X_xo[2]/I[0]
    instance   RCB1.xy_min\.X_xo[2] (cell xor)
    output pin RCB1.xy_min\.X_xo[2]/OUT
    net        RCB1.xy_min\.X[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_2
30) instance RCB1.xy_min\.X_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_2" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_2
    input  pin RCB1.xy_min\.X_xm[2]/I[0]
    instance   RCB1.xy_min\.X_xm[2] (cell xor)
    output pin RCB1.xy_min\.X_xm[2]/OUT
    net        RCB1.xy_min\.X_xm_2
    input  pin RCB1.xy_min\.X_latmux_1/B[0]
    instance   RCB1.xy_min\.X_latmux_1 (cell mux)
    output pin RCB1.xy_min\.X_latmux_1/OUT[0]
    net        RCB1.xy_min\.X_m_5
    input  pin RCB1.xy_min\.X_xs[2]/I[1]
    instance   RCB1.xy_min\.X_xs[2] (cell xor)
    output pin RCB1.xy_min\.X_xs[2]/OUT
    net        RCB1.xy_min\.X_xs_2
    input  pin RCB1.xy_min\.X_m_2/A[0]
    instance   RCB1.xy_min\.X_m_2 (cell mux)
    output pin RCB1.xy_min\.X_m_2/OUT[0]
    net        RCB1.xy_min\.X_m_6
    input  pin RCB1.xy_min\.X_s_2_latmux/A[0]
    instance   RCB1.xy_min\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[3]
31) instance RCB1.xy_min\.X_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[3]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[3]
    input  pin RCB1.xy_min\.X_en[3]/A[0]
    instance   RCB1.xy_min\.X_en[3] (cell mux)
    output pin RCB1.xy_min\.X_en[3]/OUT[0]
    net        N_3488
    input  pin RCB1.xy_min\.X_xs[3]/I[0]
    instance   RCB1.xy_min\.X_xs[3] (cell xor)
    output pin RCB1.xy_min\.X_xs[3]/OUT
    net        RCB1.xy_min\.X_xs_1
    input  pin RCB1.xy_min\.X_m_1/A[0]
    instance   RCB1.xy_min\.X_m_1 (cell mux)
    output pin RCB1.xy_min\.X_m_1/OUT[0]
    net        RCB1.xy_min\.X_m_4
    input  pin RCB1.xy_min\.X_s_1_latmux/A[0]
    instance   RCB1.xy_min\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_1
    input  pin RCB1.xy_min\.X_xo[3]/I[0]
    instance   RCB1.xy_min\.X_xo[3] (cell xor)
    output pin RCB1.xy_min\.X_xo[3]/OUT
    net        RCB1.xy_min\.X[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_1
32) instance RCB1.xy_min\.X_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_1" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_1
    input  pin RCB1.xy_min\.X_xm[3]/I[0]
    instance   RCB1.xy_min\.X_xm[3] (cell xor)
    output pin RCB1.xy_min\.X_xm[3]/OUT
    net        RCB1.xy_min\.X_xm_1
    input  pin RCB1.xy_min\.X_latmux_2/B[0]
    instance   RCB1.xy_min\.X_latmux_2 (cell mux)
    output pin RCB1.xy_min\.X_latmux_2/OUT[0]
    net        RCB1.xy_min\.X_m_3
    input  pin RCB1.xy_min\.X_xs[3]/I[1]
    instance   RCB1.xy_min\.X_xs[3] (cell xor)
    output pin RCB1.xy_min\.X_xs[3]/OUT
    net        RCB1.xy_min\.X_xs_1
    input  pin RCB1.xy_min\.X_m_1/A[0]
    instance   RCB1.xy_min\.X_m_1 (cell mux)
    output pin RCB1.xy_min\.X_m_1/OUT[0]
    net        RCB1.xy_min\.X_m_4
    input  pin RCB1.xy_min\.X_s_1_latmux/A[0]
    instance   RCB1.xy_min\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[4]
33) instance RCB1.xy_min\.X_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[4]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[4]
    input  pin RCB1.xy_min\.X_en[4]/A[0]
    instance   RCB1.xy_min\.X_en[4] (cell mux)
    output pin RCB1.xy_min\.X_en[4]/OUT[0]
    net        N_3489
    input  pin RCB1.xy_min\.X_xs[4]/I[0]
    instance   RCB1.xy_min\.X_xs[4] (cell xor)
    output pin RCB1.xy_min\.X_xs[4]/OUT
    net        RCB1.xy_min\.X_xs_0
    input  pin RCB1.xy_min\.X_m_0/A[0]
    instance   RCB1.xy_min\.X_m_0 (cell mux)
    output pin RCB1.xy_min\.X_m_0/OUT[0]
    net        RCB1.xy_min\.X_m_2
    input  pin RCB1.xy_min\.X_s_0_latmux/A[0]
    instance   RCB1.xy_min\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_0
    input  pin RCB1.xy_min\.X_xo[4]/I[0]
    instance   RCB1.xy_min\.X_xo[4] (cell xor)
    output pin RCB1.xy_min\.X_xo[4]/OUT
    net        RCB1.xy_min\.X[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_0
34) instance RCB1.xy_min\.X_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_0" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_0
    input  pin RCB1.xy_min\.X_xm[4]/I[0]
    instance   RCB1.xy_min\.X_xm[4] (cell xor)
    output pin RCB1.xy_min\.X_xm[4]/OUT
    net        RCB1.xy_min\.X_xm_0
    input  pin RCB1.xy_min\.X_latmux_3/B[0]
    instance   RCB1.xy_min\.X_latmux_3 (cell mux)
    output pin RCB1.xy_min\.X_latmux_3/OUT[0]
    net        RCB1.xy_min\.X_m_1
    input  pin RCB1.xy_min\.X_xs[4]/I[1]
    instance   RCB1.xy_min\.X_xs[4] (cell xor)
    output pin RCB1.xy_min\.X_xs[4]/OUT
    net        RCB1.xy_min\.X_xs_0
    input  pin RCB1.xy_min\.X_m_0/A[0]
    instance   RCB1.xy_min\.X_m_0 (cell mux)
    output pin RCB1.xy_min\.X_m_0/OUT[0]
    net        RCB1.xy_min\.X_m_2
    input  pin RCB1.xy_min\.X_s_0_latmux/A[0]
    instance   RCB1.xy_min\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[5]
35) instance RCB1.xy_min\.X_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[5]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[5]
    input  pin RCB1.xy_min\.X_en[5]/A[0]
    instance   RCB1.xy_min\.X_en[5] (cell mux)
    output pin RCB1.xy_min\.X_en[5]/OUT[0]
    net        N_3490
    input  pin RCB1.xy_min\.X_xs[5]/I[0]
    instance   RCB1.xy_min\.X_xs[5] (cell xor)
    output pin RCB1.xy_min\.X_xs[5]/OUT
    net        RCB1.xy_min\.X_xs
    input  pin RCB1.xy_min\.X_m/A[0]
    instance   RCB1.xy_min\.X_m (cell mux)
    output pin RCB1.xy_min\.X_m/OUT[0]
    net        RCB1.xy_min\.X_m_0
    input  pin RCB1.xy_min\.X_s_latmux/A[0]
    instance   RCB1.xy_min\.X_s_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_latmux/OUT[0]
    net        RCB1.xy_min\.X_s
    input  pin RCB1.xy_min\.X_xo[5]/I[0]
    instance   RCB1.xy_min\.X_xo[5] (cell xor)
    output pin RCB1.xy_min\.X_xo[5]/OUT
    net        RCB1.xy_min\.X[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s
36) instance RCB1.xy_min\.X_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s
    input  pin RCB1.xy_min\.X_xm[5]/I[0]
    instance   RCB1.xy_min\.X_xm[5] (cell xor)
    output pin RCB1.xy_min\.X_xm[5]/OUT
    net        RCB1.xy_min\.X_xm
    input  pin RCB1.xy_min\.X_latmux_4/B[0]
    instance   RCB1.xy_min\.X_latmux_4 (cell mux)
    output pin RCB1.xy_min\.X_latmux_4/OUT[0]
    net        RCB1.xy_min\.X_m
    input  pin RCB1.xy_min\.X_xs[5]/I[1]
    instance   RCB1.xy_min\.X_xs[5] (cell xor)
    output pin RCB1.xy_min\.X_xs[5]/OUT
    net        RCB1.xy_min\.X_xs
    input  pin RCB1.xy_min\.X_m/A[0]
    instance   RCB1.xy_min\.X_m (cell mux)
    output pin RCB1.xy_min\.X_m/OUT[0]
    net        RCB1.xy_min\.X_m_0
    input  pin RCB1.xy_min\.X_s_latmux/A[0]
    instance   RCB1.xy_min\.X_s_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_latmux/OUT[0]
    net        RCB1.xy_min\.X_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[0]
37) instance RCB1.xy_min\.Y_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[0]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[0]
    input  pin RCB1.xy_min\.Y_en[0]/A[0]
    instance   RCB1.xy_min\.Y_en[0] (cell mux)
    output pin RCB1.xy_min\.Y_en[0]/OUT[0]
    net        N_3479
    input  pin RCB1.xy_min\.Y_xs[0]/I[0]
    instance   RCB1.xy_min\.Y_xs[0] (cell xor)
    output pin RCB1.xy_min\.Y_xs[0]/OUT
    net        RCB1.xy_min\.Y_xs_4
    input  pin RCB1.xy_min\.Y_m_4/A[0]
    instance   RCB1.xy_min\.Y_m_4 (cell mux)
    output pin RCB1.xy_min\.Y_m_4/OUT[0]
    net        RCB1.xy_min\.Y_m_10
    input  pin RCB1.xy_min\.Y_s_4_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_4
    input  pin RCB1.xy_min\.Y_xo[0]/I[0]
    instance   RCB1.xy_min\.Y_xo[0] (cell xor)
    output pin RCB1.xy_min\.Y_xo[0]/OUT
    net        RCB1.xy_min\.Y[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_4
38) instance RCB1.xy_min\.Y_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_4" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_4
    input  pin RCB1.xy_min\.Y_xm[0]/I[0]
    instance   RCB1.xy_min\.Y_xm[0] (cell xor)
    output pin RCB1.xy_min\.Y_xm[0]/OUT
    net        RCB1.xy_min\.Y_xm_4
    input  pin RCB1.xy_min\.Y_latmux/B[0]
    instance   RCB1.xy_min\.Y_latmux (cell mux)
    output pin RCB1.xy_min\.Y_latmux/OUT[0]
    net        RCB1.xy_min\.Y_m_9
    input  pin RCB1.xy_min\.Y_xs[0]/I[1]
    instance   RCB1.xy_min\.Y_xs[0] (cell xor)
    output pin RCB1.xy_min\.Y_xs[0]/OUT
    net        RCB1.xy_min\.Y_xs_4
    input  pin RCB1.xy_min\.Y_m_4/A[0]
    instance   RCB1.xy_min\.Y_m_4 (cell mux)
    output pin RCB1.xy_min\.Y_m_4/OUT[0]
    net        RCB1.xy_min\.Y_m_10
    input  pin RCB1.xy_min\.Y_s_4_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[1]
39) instance RCB1.xy_min\.Y_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[1]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[1]
    input  pin RCB1.xy_min\.Y_en[1]/A[0]
    instance   RCB1.xy_min\.Y_en[1] (cell mux)
    output pin RCB1.xy_min\.Y_en[1]/OUT[0]
    net        N_3480
    input  pin RCB1.xy_min\.Y_xs[1]/I[0]
    instance   RCB1.xy_min\.Y_xs[1] (cell xor)
    output pin RCB1.xy_min\.Y_xs[1]/OUT
    net        RCB1.xy_min\.Y_xs_3
    input  pin RCB1.xy_min\.Y_m_3/A[0]
    instance   RCB1.xy_min\.Y_m_3 (cell mux)
    output pin RCB1.xy_min\.Y_m_3/OUT[0]
    net        RCB1.xy_min\.Y_m_8
    input  pin RCB1.xy_min\.Y_s_3_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_3
    input  pin RCB1.xy_min\.Y_xo[1]/I[0]
    instance   RCB1.xy_min\.Y_xo[1] (cell xor)
    output pin RCB1.xy_min\.Y_xo[1]/OUT
    net        RCB1.xy_min\.Y[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_3
40) instance RCB1.xy_min\.Y_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_3" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_3
    input  pin RCB1.xy_min\.Y_xm[1]/I[0]
    instance   RCB1.xy_min\.Y_xm[1] (cell xor)
    output pin RCB1.xy_min\.Y_xm[1]/OUT
    net        RCB1.xy_min\.Y_xm_3
    input  pin RCB1.xy_min\.Y_latmux_0/B[0]
    instance   RCB1.xy_min\.Y_latmux_0 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_0/OUT[0]
    net        RCB1.xy_min\.Y_m_7
    input  pin RCB1.xy_min\.Y_xs[1]/I[1]
    instance   RCB1.xy_min\.Y_xs[1] (cell xor)
    output pin RCB1.xy_min\.Y_xs[1]/OUT
    net        RCB1.xy_min\.Y_xs_3
    input  pin RCB1.xy_min\.Y_m_3/A[0]
    instance   RCB1.xy_min\.Y_m_3 (cell mux)
    output pin RCB1.xy_min\.Y_m_3/OUT[0]
    net        RCB1.xy_min\.Y_m_8
    input  pin RCB1.xy_min\.Y_s_3_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[2]
41) instance RCB1.xy_min\.Y_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[2]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[2]
    input  pin RCB1.xy_min\.Y_en[2]/A[0]
    instance   RCB1.xy_min\.Y_en[2] (cell mux)
    output pin RCB1.xy_min\.Y_en[2]/OUT[0]
    net        N_3481
    input  pin RCB1.xy_min\.Y_xs[2]/I[0]
    instance   RCB1.xy_min\.Y_xs[2] (cell xor)
    output pin RCB1.xy_min\.Y_xs[2]/OUT
    net        RCB1.xy_min\.Y_xs_2
    input  pin RCB1.xy_min\.Y_m_2/A[0]
    instance   RCB1.xy_min\.Y_m_2 (cell mux)
    output pin RCB1.xy_min\.Y_m_2/OUT[0]
    net        RCB1.xy_min\.Y_m_6
    input  pin RCB1.xy_min\.Y_s_2_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_2
    input  pin RCB1.xy_min\.Y_xo[2]/I[0]
    instance   RCB1.xy_min\.Y_xo[2] (cell xor)
    output pin RCB1.xy_min\.Y_xo[2]/OUT
    net        RCB1.xy_min\.Y[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_2
42) instance RCB1.xy_min\.Y_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_2" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_2
    input  pin RCB1.xy_min\.Y_xm[2]/I[0]
    instance   RCB1.xy_min\.Y_xm[2] (cell xor)
    output pin RCB1.xy_min\.Y_xm[2]/OUT
    net        RCB1.xy_min\.Y_xm_2
    input  pin RCB1.xy_min\.Y_latmux_1/B[0]
    instance   RCB1.xy_min\.Y_latmux_1 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_1/OUT[0]
    net        RCB1.xy_min\.Y_m_5
    input  pin RCB1.xy_min\.Y_xs[2]/I[1]
    instance   RCB1.xy_min\.Y_xs[2] (cell xor)
    output pin RCB1.xy_min\.Y_xs[2]/OUT
    net        RCB1.xy_min\.Y_xs_2
    input  pin RCB1.xy_min\.Y_m_2/A[0]
    instance   RCB1.xy_min\.Y_m_2 (cell mux)
    output pin RCB1.xy_min\.Y_m_2/OUT[0]
    net        RCB1.xy_min\.Y_m_6
    input  pin RCB1.xy_min\.Y_s_2_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[3]
43) instance RCB1.xy_min\.Y_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[3]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[3]
    input  pin RCB1.xy_min\.Y_en[3]/A[0]
    instance   RCB1.xy_min\.Y_en[3] (cell mux)
    output pin RCB1.xy_min\.Y_en[3]/OUT[0]
    net        N_3482
    input  pin RCB1.xy_min\.Y_xs[3]/I[0]
    instance   RCB1.xy_min\.Y_xs[3] (cell xor)
    output pin RCB1.xy_min\.Y_xs[3]/OUT
    net        RCB1.xy_min\.Y_xs_1
    input  pin RCB1.xy_min\.Y_m_1/A[0]
    instance   RCB1.xy_min\.Y_m_1 (cell mux)
    output pin RCB1.xy_min\.Y_m_1/OUT[0]
    net        RCB1.xy_min\.Y_m_4
    input  pin RCB1.xy_min\.Y_s_1_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_1
    input  pin RCB1.xy_min\.Y_xo[3]/I[0]
    instance   RCB1.xy_min\.Y_xo[3] (cell xor)
    output pin RCB1.xy_min\.Y_xo[3]/OUT
    net        RCB1.xy_min\.Y[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_1
44) instance RCB1.xy_min\.Y_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_1" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_1
    input  pin RCB1.xy_min\.Y_xm[3]/I[0]
    instance   RCB1.xy_min\.Y_xm[3] (cell xor)
    output pin RCB1.xy_min\.Y_xm[3]/OUT
    net        RCB1.xy_min\.Y_xm_1
    input  pin RCB1.xy_min\.Y_latmux_2/B[0]
    instance   RCB1.xy_min\.Y_latmux_2 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_2/OUT[0]
    net        RCB1.xy_min\.Y_m_3
    input  pin RCB1.xy_min\.Y_xs[3]/I[1]
    instance   RCB1.xy_min\.Y_xs[3] (cell xor)
    output pin RCB1.xy_min\.Y_xs[3]/OUT
    net        RCB1.xy_min\.Y_xs_1
    input  pin RCB1.xy_min\.Y_m_1/A[0]
    instance   RCB1.xy_min\.Y_m_1 (cell mux)
    output pin RCB1.xy_min\.Y_m_1/OUT[0]
    net        RCB1.xy_min\.Y_m_4
    input  pin RCB1.xy_min\.Y_s_1_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[4]
45) instance RCB1.xy_min\.Y_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[4]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[4]
    input  pin RCB1.xy_min\.Y_en[4]/A[0]
    instance   RCB1.xy_min\.Y_en[4] (cell mux)
    output pin RCB1.xy_min\.Y_en[4]/OUT[0]
    net        N_3483
    input  pin RCB1.xy_min\.Y_xs[4]/I[0]
    instance   RCB1.xy_min\.Y_xs[4] (cell xor)
    output pin RCB1.xy_min\.Y_xs[4]/OUT
    net        RCB1.xy_min\.Y_xs_0
    input  pin RCB1.xy_min\.Y_m_0/A[0]
    instance   RCB1.xy_min\.Y_m_0 (cell mux)
    output pin RCB1.xy_min\.Y_m_0/OUT[0]
    net        RCB1.xy_min\.Y_m_2
    input  pin RCB1.xy_min\.Y_s_0_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_0
    input  pin RCB1.xy_min\.Y_xo[4]/I[0]
    instance   RCB1.xy_min\.Y_xo[4] (cell xor)
    output pin RCB1.xy_min\.Y_xo[4]/OUT
    net        RCB1.xy_min\.Y[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_0
46) instance RCB1.xy_min\.Y_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_0" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_0
    input  pin RCB1.xy_min\.Y_xm[4]/I[0]
    instance   RCB1.xy_min\.Y_xm[4] (cell xor)
    output pin RCB1.xy_min\.Y_xm[4]/OUT
    net        RCB1.xy_min\.Y_xm_0
    input  pin RCB1.xy_min\.Y_latmux_3/B[0]
    instance   RCB1.xy_min\.Y_latmux_3 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_3/OUT[0]
    net        RCB1.xy_min\.Y_m_1
    input  pin RCB1.xy_min\.Y_xs[4]/I[1]
    instance   RCB1.xy_min\.Y_xs[4] (cell xor)
    output pin RCB1.xy_min\.Y_xs[4]/OUT
    net        RCB1.xy_min\.Y_xs_0
    input  pin RCB1.xy_min\.Y_m_0/A[0]
    instance   RCB1.xy_min\.Y_m_0 (cell mux)
    output pin RCB1.xy_min\.Y_m_0/OUT[0]
    net        RCB1.xy_min\.Y_m_2
    input  pin RCB1.xy_min\.Y_s_0_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[5]
47) instance RCB1.xy_min\.Y_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[5]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[5]
    input  pin RCB1.xy_min\.Y_en[5]/A[0]
    instance   RCB1.xy_min\.Y_en[5] (cell mux)
    output pin RCB1.xy_min\.Y_en[5]/OUT[0]
    net        N_3484
    input  pin RCB1.xy_min\.Y_xs[5]/I[0]
    instance   RCB1.xy_min\.Y_xs[5] (cell xor)
    output pin RCB1.xy_min\.Y_xs[5]/OUT
    net        RCB1.xy_min\.Y_xs
    input  pin RCB1.xy_min\.Y_m/A[0]
    instance   RCB1.xy_min\.Y_m (cell mux)
    output pin RCB1.xy_min\.Y_m/OUT[0]
    net        RCB1.xy_min\.Y_m_0
    input  pin RCB1.xy_min\.Y_s_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s
    input  pin RCB1.xy_min\.Y_xo[5]/I[0]
    instance   RCB1.xy_min\.Y_xo[5] (cell xor)
    output pin RCB1.xy_min\.Y_xo[5]/OUT
    net        RCB1.xy_min\.Y[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s
48) instance RCB1.xy_min\.Y_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s
    input  pin RCB1.xy_min\.Y_xm[5]/I[0]
    instance   RCB1.xy_min\.Y_xm[5] (cell xor)
    output pin RCB1.xy_min\.Y_xm[5]/OUT
    net        RCB1.xy_min\.Y_xm
    input  pin RCB1.xy_min\.Y_latmux_4/B[0]
    instance   RCB1.xy_min\.Y_latmux_4 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_4/OUT[0]
    net        RCB1.xy_min\.Y_m
    input  pin RCB1.xy_min\.Y_xs[5]/I[1]
    instance   RCB1.xy_min\.Y_xs[5] (cell xor)
    output pin RCB1.xy_min\.Y_xs[5]/OUT
    net        RCB1.xy_min\.Y_xs
    input  pin RCB1.xy_min\.Y_m/A[0]
    instance   RCB1.xy_min\.Y_m (cell mux)
    output pin RCB1.xy_min\.Y_m/OUT[0]
    net        RCB1.xy_min\.Y_m_0
    input  pin RCB1.xy_min\.Y_s_latmux/A[0]
    instance   RCB1.xy_min\.Y_s_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s
End of loops

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 129MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 129MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 129MB peak: 130MB)

@W: FA160 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd":38:14:38:23|Removing sequential instance DB1.update_old_17 of view:ALTERA_APEX.S_DFFE_P(PRIM) because its output is stuck at a constant value 
@W: FA160 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd":38:14:38:23|Removing sequential instance DB1.mux_in_21 of view:ALTERA_APEX.S_DFFE_P(PRIM) because its output is stuck at a constant value 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 124MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 125MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 125MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:09s; Memory used current: 147MB peak: 174MB)

@N: MF321 |5 registers to be packed into RAMs/DSPs blocks 
		DB1.db_fsm_state_0[2]
		DB1.db_fsm_state_0[4]
		DB1.db_fsm_state_0[5]
		DB1.db_fsm_state_0[7]
		DB1.db_fsm_state_1[2]

New registers created by packing :
		DB1.db_fsm_state_0_ret_2
		DB1.db_fsm_state_0_ret_3
		DB1.db_fsm_state_0_ret_6
		DB1.db_fsm_state_0_ret_9
		DB1.db_fsm_state_0_ret_10
		DB1.db_fsm_state_0_ret_11
		DB1.db_fsm_state_0_ret_14
		DB1.db_fsm_state_0_ret_15
		DB1.db_fsm_state_ret
		DB1.db_fsm_state_ret_0
		RCB1.E2.state_ret


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:09s; Memory used current: 148MB peak: 174MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:09s; Memory used current: 148MB peak: 174MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 343 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
65 @K:conv_instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       clk_in              cycloneii_io           343        RCB1.xy_min.Y_s_4
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Writing Analyst data base \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srm
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":86:7:86:50|Net RCB1.E2.un7_state_i appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":238:2:238:3|Net DB1.un1_db_fsm_state_1_x appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:10s; Memory used current: 146MB peak: 174MB)

Writing Verilog Netlist and constraint files
@N: BW110 :|Renaming port draw_any_octant due to collision with Verilog reserved word 
    disable --> disable_Z
@N: BW110 :|Renaming port draw_octant due to collision with Verilog reserved word 
    disable --> disable_Z
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:10s; Memory used current: 148MB peak: 174MB)

@W: MT558 |Unable to locate source for clock db|db_fsm_state_derived_clock[5]. Clock will not be forward annotated
@W: MT558 |Unable to locate source for clock db|db_fsm_state_derived_clock[1]. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:10s; Memory used current: 146MB peak: 174MB)

Warning: Found 48 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[5]
1) instance xy_max\.X_RNIE3AV[5] (view:work.rcb(netlist)), output net "X_xo_0[5]" in work.rcb(netlist)
    net        RCB1.E2.X_RNIE3AV_0_0
    input  pin RCB1.E2.output_value_3_i_m2_RNIOMFD[5]/dataa
    instance   RCB1.E2.output_value_3_i_m2_RNIOMFD[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNIOMFD[5]/combout
    net        RCB1.X_en_0[5]
    input  pin RCB1.xy_max\.X_RNIE3AV[5]/datad
    instance   RCB1.xy_max\.X_RNIE3AV[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIE3AV[5]/combout
    net        RCB1.E2.X_RNIE3AV_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_latmux_0
2) instance xy_max\.X_s_RNIA46M1 (view:work.rcb(netlist)), output net "X_s_latmux_0" in work.rcb(netlist)
    net        RCB1.X_s_latmux_0
    input  pin RCB1.xy_max\.X_s_RNIA46M1/dataa
    instance   RCB1.xy_max\.X_s_RNIA46M1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_RNIA46M1/combout
    net        RCB1.X_s_latmux_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[3]
3) instance xy_max\.X_RNIAV9V[3] (view:work.rcb(netlist)), output net "X_xo_0[3]" in work.rcb(netlist)
    net        RCB1.X_xo_0[3]
    input  pin RCB1.xy_max\.X_RNIJTCO[3]/datad
    instance   RCB1.xy_max\.X_RNIJTCO[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIJTCO[3]/combout
    net        RCB1.X_m_1_a
    input  pin RCB1.xy_max\.X_RNIBIHB1[3]/datad
    instance   RCB1.xy_max\.X_RNIBIHB1[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIBIHB1[3]/combout
    net        RCB1.X_m_1
    input  pin RCB1.xy_max\.X_s_1_RNIMB512/datac
    instance   RCB1.xy_max\.X_s_1_RNIMB512 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_1_RNIMB512/combout
    net        RCB1.E2.X_s_1_RNIMB512_0
    input  pin RCB1.E2.output_value_3_i_m2_RNIMKFD[3]/datab
    instance   RCB1.E2.output_value_3_i_m2_RNIMKFD[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNIMKFD[3]/combout
    net        RCB1.X_xm[3]
    input  pin RCB1.xy_max\.X_RNIAV9V[3]/datad
    instance   RCB1.xy_max\.X_RNIAV9V[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIAV9V[3]/combout
    net        RCB1.E2.X_RNIAV9V_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_1_latmux_0
4) instance xy_max\.X_s_1_RNIMB512 (view:work.rcb(netlist)), output net "X_s_1_latmux_0" in work.rcb(netlist)
    net        RCB1.X_s_1_latmux_0
    input  pin RCB1.xy_max\.X_RNIBIHB1[3]/dataa
    instance   RCB1.xy_max\.X_RNIBIHB1[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIBIHB1[3]/combout
    net        RCB1.X_m_1
    input  pin RCB1.xy_max\.X_s_1_RNIMB512/datac
    instance   RCB1.xy_max\.X_s_1_RNIMB512 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_1_RNIMB512/combout
    net        RCB1.E2.X_s_1_RNIMB512_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[3]
5) instance xy_max\.Y_RNIC0NP[3] (view:work.rcb(netlist)), output net "Y_xo[3]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIC0NP_0_0
    input  pin RCB1.E2.output_value_2_i_m4_RNINIP6_0[3]/datac
    instance   RCB1.E2.output_value_2_i_m4_RNINIP6_0[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNINIP6_0[3]/combout
    net        RCB1.Y_en[3]
    input  pin RCB1.xy_max\.Y_RNIMH1V[3]/datad
    instance   RCB1.xy_max\.Y_RNIMH1V[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIMH1V[3]/combout
    net        RCB1.Y_s_1_latmux_a
    input  pin RCB1.xy_max\.Y_s_1_RNI323L1/datad
    instance   RCB1.xy_max\.Y_s_1_RNI323L1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_1_RNI323L1/combout
    net        RCB1.E2.Y_s_1_RNI323L1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNINIP6[3]/datab
    instance   RCB1.E2.output_value_2_i_m4_RNINIP6[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNINIP6[3]/combout
    net        RCB1.Y_xm_xx_mm[3]
    input  pin RCB1.xy_max\.Y_RNIC0NP[3]/datad
    instance   RCB1.xy_max\.Y_RNIC0NP[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIC0NP[3]/combout
    net        RCB1.Y_xo[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_1_latmux_0
6) instance xy_max\.Y_s_1_RNI323L1 (view:work.rcb(netlist)), output net "Y_s_1_latmux_0" in work.rcb(netlist)
    net        RCB1.Y_s_1_latmux_0
    input  pin RCB1.xy_max\.Y_RNIMH1V[3]/dataa
    instance   RCB1.xy_max\.Y_RNIMH1V[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIMH1V[3]/combout
    net        RCB1.Y_s_1_latmux_a
    input  pin RCB1.xy_max\.Y_s_1_RNI323L1/datad
    instance   RCB1.xy_max\.Y_s_1_RNI323L1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_1_RNI323L1/combout
    net        RCB1.E2.Y_s_1_RNI323L1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[2]
7) instance xy_max\.Y_RNIAUMP[2] (view:work.rcb(netlist)), output net "Y_xo[2]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIAUMP_0_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIMHP6_0[2]/datac
    instance   RCB1.E2.output_value_2_i_m4_RNIMHP6_0[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIMHP6_0[2]/combout
    net        RCB1.Y_en[2]
    input  pin RCB1.xy_max\.Y_RNIKF1V[2]/datad
    instance   RCB1.xy_max\.Y_RNIKF1V[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIKF1V[2]/combout
    net        RCB1.Y_s_2_latmux_a_0
    input  pin RCB1.xy_max\.Y_s_2_RNI203L1/datad
    instance   RCB1.xy_max\.Y_s_2_RNI203L1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_2_RNI203L1/combout
    net        RCB1.E2.Y_s_2_RNI203L1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIMHP6[2]/datab
    instance   RCB1.E2.output_value_2_i_m4_RNIMHP6[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIMHP6[2]/combout
    net        RCB1.Y_xm_xx_mm[2]
    input  pin RCB1.xy_max\.Y_RNIAUMP[2]/datad
    instance   RCB1.xy_max\.Y_RNIAUMP[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIAUMP[2]/combout
    net        RCB1.Y_xo[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_2_latmux_0
8) instance xy_max\.Y_s_2_RNI203L1 (view:work.rcb(netlist)), output net "Y_s_2_latmux_0" in work.rcb(netlist)
    net        RCB1.Y_s_2_latmux_0
    input  pin RCB1.xy_max\.Y_RNIKF1V[2]/dataa
    instance   RCB1.xy_max\.Y_RNIKF1V[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIKF1V[2]/combout
    net        RCB1.Y_s_2_latmux_a_0
    input  pin RCB1.xy_max\.Y_s_2_RNI203L1/datad
    instance   RCB1.xy_max\.Y_s_2_RNI203L1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_2_RNI203L1/combout
    net        RCB1.E2.Y_s_2_RNI203L1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[0]
9) instance xy_max\.Y_RNI6QMP[0] (view:work.rcb(netlist)), output net "Y_xo_0[0]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNI6QMP_0_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIFOPI[0]/datad
    instance   RCB1.E2.output_value_2_i_m4_RNIFOPI[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIFOPI[0]/combout
    net        RCB1.E2.Y_m_4_a
    input  pin RCB1.E2.output_value_2_i_m4_RNI7DU51[0]/datad
    instance   RCB1.E2.output_value_2_i_m4_RNI7DU51[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNI7DU51[0]/combout
    net        RCB1.Y_m_4
    input  pin RCB1.xy_max\.Y_s_4_RNIMAOF1/datac
    instance   RCB1.xy_max\.Y_s_4_RNIMAOF1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_4_RNIMAOF1/combout
    net        RCB1.E2.Y_s_4_RNIMAOF1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIKFP6[0]/datab
    instance   RCB1.E2.output_value_2_i_m4_RNIKFP6[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIKFP6[0]/combout
    net        RCB1.Y_xm_xx_mm[0]
    input  pin RCB1.xy_max\.Y_RNI6QMP[0]/datad
    instance   RCB1.xy_max\.Y_RNI6QMP[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNI6QMP[0]/combout
    net        RCB1.Y_xo_0[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_4_latmux_0
10) instance xy_max\.Y_s_4_RNIMAOF1 (view:work.rcb(netlist)), output net "Y_s_4_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_4_RNIMAOF1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNI7DU51[0]/dataa
    instance   RCB1.E2.output_value_2_i_m4_RNI7DU51[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNI7DU51[0]/combout
    net        RCB1.Y_m_4
    input  pin RCB1.xy_max\.Y_s_4_RNIMAOF1/datac
    instance   RCB1.xy_max\.Y_s_4_RNIMAOF1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_4_RNIMAOF1/combout
    net        RCB1.E2.Y_s_4_RNIMAOF1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[1]
11) instance xy_max\.Y_RNI8SMP[1] (view:work.rcb(netlist)), output net "Y_xo_0[1]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNI8SMP_0_0
    input  pin RCB1.E2.output_value_2_i_m4_RNILGP6_0[1]/datac
    instance   RCB1.E2.output_value_2_i_m4_RNILGP6_0[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNILGP6_0[1]/combout
    net        RCB1.Y_en[1]
    input  pin RCB1.xy_max\.Y_RNIID1V[1]/datad
    instance   RCB1.xy_max\.Y_RNIID1V[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIID1V[1]/combout
    net        RCB1.Y_s_3_latmux_a
    input  pin RCB1.xy_max\.Y_s_3_RNI1U2L1/datad
    instance   RCB1.xy_max\.Y_s_3_RNI1U2L1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_3_RNI1U2L1/combout
    net        RCB1.E2.Y_s_3_RNI1U2L1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNILGP6[1]/datab
    instance   RCB1.E2.output_value_2_i_m4_RNILGP6[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNILGP6[1]/combout
    net        RCB1.Y_xm_xx_mm[1]
    input  pin RCB1.xy_max\.Y_RNI8SMP[1]/datad
    instance   RCB1.xy_max\.Y_RNI8SMP[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNI8SMP[1]/combout
    net        RCB1.Y_xo_0[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_3_latmux_0
12) instance xy_max\.Y_s_3_RNI1U2L1 (view:work.rcb(netlist)), output net "Y_s_3_latmux_0" in work.rcb(netlist)
    net        RCB1.Y_s_3_latmux_0
    input  pin RCB1.xy_max\.Y_RNIID1V[1]/dataa
    instance   RCB1.xy_max\.Y_RNIID1V[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIID1V[1]/combout
    net        RCB1.Y_s_3_latmux_a
    input  pin RCB1.xy_max\.Y_s_3_RNI1U2L1/datad
    instance   RCB1.xy_max\.Y_s_3_RNI1U2L1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_3_RNI1U2L1/combout
    net        RCB1.E2.Y_s_3_RNI1U2L1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[4]
13) instance xy_max\.X_RNIC1AV[4] (view:work.rcb(netlist)), output net "X_xo_0[4]" in work.rcb(netlist)
    net        RCB1.E2.X_RNIC1AV_0_0
    input  pin RCB1.E2.output_value_3_i_m2_RNINLFD_0[4]/datac
    instance   RCB1.E2.output_value_3_i_m2_RNINLFD_0[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNINLFD_0[4]/combout
    net        RCB1.X_en_0[4]
    input  pin RCB1.xy_max\.X_RNIMIK41[4]/datad
    instance   RCB1.xy_max\.X_RNIMIK41[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIMIK41[4]/combout
    net        RCB1.X_s_0_latmux_a_0
    input  pin RCB1.xy_max\.X_s_0_RNI1VF62/datad
    instance   RCB1.xy_max\.X_s_0_RNI1VF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_0_RNI1VF62/combout
    net        RCB1.E2.X_s_0_RNI1VF62_0
    input  pin RCB1.E2.output_value_3_i_m2_RNINLFD[4]/datab
    instance   RCB1.E2.output_value_3_i_m2_RNINLFD[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNINLFD[4]/combout
    net        RCB1.X_xm_xx_mm[4]
    input  pin RCB1.xy_max\.X_RNIC1AV[4]/datad
    instance   RCB1.xy_max\.X_RNIC1AV[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIC1AV[4]/combout
    net        RCB1.E2.X_RNIC1AV_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_0_latmux_0
14) instance xy_max\.X_s_0_RNI1VF62 (view:work.rcb(netlist)), output net "X_s_0_latmux_0" in work.rcb(netlist)
    net        RCB1.X_s_0_latmux_0
    input  pin RCB1.xy_max\.X_RNIMIK41[4]/dataa
    instance   RCB1.xy_max\.X_RNIMIK41[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIMIK41[4]/combout
    net        RCB1.X_s_0_latmux_a_0
    input  pin RCB1.xy_max\.X_s_0_RNI1VF62/datad
    instance   RCB1.xy_max\.X_s_0_RNI1VF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_0_RNI1VF62/combout
    net        RCB1.E2.X_s_0_RNI1VF62_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[0]
15) instance xy_max\.X_RNI4P9V[0] (view:work.rcb(netlist)), output net "X_xo_0[0]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI4P9V_0_0
    input  pin RCB1.E2.output_value_3_i_m2_RNIJHFD_0[0]/datac
    instance   RCB1.E2.output_value_3_i_m2_RNIJHFD_0[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNIJHFD_0[0]/combout
    net        RCB1.X_en_0[0]
    input  pin RCB1.xy_max\.X_RNIEAK41[0]/datad
    instance   RCB1.xy_max\.X_RNIEAK41[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIEAK41[0]/combout
    net        RCB1.X_s_4_latmux_a_0
    input  pin RCB1.xy_max\.X_s_4_RNITMF62/datad
    instance   RCB1.xy_max\.X_s_4_RNITMF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_4_RNITMF62/combout
    net        RCB1.E2.X_s_4_RNITMF62_0
    input  pin RCB1.E2.output_value_3_i_m2_RNIJHFD[0]/datab
    instance   RCB1.E2.output_value_3_i_m2_RNIJHFD[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNIJHFD[0]/combout
    net        RCB1.X_xm_xx_mm[0]
    input  pin RCB1.xy_max\.X_RNI4P9V[0]/datad
    instance   RCB1.xy_max\.X_RNI4P9V[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI4P9V[0]/combout
    net        RCB1.E2.X_RNI4P9V_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_4_latmux_0
16) instance xy_max\.X_s_4_RNITMF62 (view:work.rcb(netlist)), output net "X_s_4_latmux_0" in work.rcb(netlist)
    net        RCB1.X_s_4_latmux_0
    input  pin RCB1.xy_max\.X_RNIEAK41[0]/dataa
    instance   RCB1.xy_max\.X_RNIEAK41[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIEAK41[0]/combout
    net        RCB1.X_s_4_latmux_a_0
    input  pin RCB1.xy_max\.X_s_4_RNITMF62/datad
    instance   RCB1.xy_max\.X_s_4_RNITMF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_4_RNITMF62/combout
    net        RCB1.E2.X_s_4_RNITMF62_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[1]
17) instance xy_max\.X_RNI6R9V[1] (view:work.rcb(netlist)), output net "X_xo_0[1]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI6R9V_0_0
    input  pin RCB1.E2.output_value_3_i_m2_RNIKIFD_0[1]/datac
    instance   RCB1.E2.output_value_3_i_m2_RNIKIFD_0[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNIKIFD_0[1]/combout
    net        RCB1.X_en_0[1]
    input  pin RCB1.xy_max\.X_RNIGCK41[1]/datad
    instance   RCB1.xy_max\.X_RNIGCK41[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIGCK41[1]/combout
    net        RCB1.X_s_3_latmux_a_0
    input  pin RCB1.xy_max\.X_s_3_RNIUOF62/datad
    instance   RCB1.xy_max\.X_s_3_RNIUOF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_3_RNIUOF62/combout
    net        RCB1.E2.X_s_3_RNIUOF62_0
    input  pin RCB1.E2.output_value_3_i_m2_RNIKIFD[1]/datab
    instance   RCB1.E2.output_value_3_i_m2_RNIKIFD[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNIKIFD[1]/combout
    net        RCB1.X_xm_xx_mm[1]
    input  pin RCB1.xy_max\.X_RNI6R9V[1]/datad
    instance   RCB1.xy_max\.X_RNI6R9V[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI6R9V[1]/combout
    net        RCB1.E2.X_RNI6R9V_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_3_latmux_0
18) instance xy_max\.X_s_3_RNIUOF62 (view:work.rcb(netlist)), output net "X_s_3_latmux_0" in work.rcb(netlist)
    net        RCB1.X_s_3_latmux_0
    input  pin RCB1.xy_max\.X_RNIGCK41[1]/dataa
    instance   RCB1.xy_max\.X_RNIGCK41[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIGCK41[1]/combout
    net        RCB1.X_s_3_latmux_a_0
    input  pin RCB1.xy_max\.X_s_3_RNIUOF62/datad
    instance   RCB1.xy_max\.X_s_3_RNIUOF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_3_RNIUOF62/combout
    net        RCB1.E2.X_s_3_RNIUOF62_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[2]
19) instance xy_max\.X_RNI8T9V[2] (view:work.rcb(netlist)), output net "X_xo_0[2]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI8T9V_0_0
    input  pin RCB1.E2.output_value_3_i_m2_RNILJFD_0[2]/datac
    instance   RCB1.E2.output_value_3_i_m2_RNILJFD_0[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNILJFD_0[2]/combout
    net        RCB1.X_en_0[2]
    input  pin RCB1.xy_max\.X_RNIIEK41[2]/datad
    instance   RCB1.xy_max\.X_RNIIEK41[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIIEK41[2]/combout
    net        RCB1.X_s_2_latmux_a
    input  pin RCB1.xy_max\.X_s_2_RNIVQF62/datad
    instance   RCB1.xy_max\.X_s_2_RNIVQF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_2_RNIVQF62/combout
    net        RCB1.E2.X_s_2_RNIVQF62_0
    input  pin RCB1.E2.output_value_3_i_m2_RNILJFD[2]/datab
    instance   RCB1.E2.output_value_3_i_m2_RNILJFD[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_i_m2_RNILJFD[2]/combout
    net        RCB1.X_xm_xx_mm[2]
    input  pin RCB1.xy_max\.X_RNI8T9V[2]/datad
    instance   RCB1.xy_max\.X_RNI8T9V[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI8T9V[2]/combout
    net        RCB1.E2.X_RNI8T9V_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_2_latmux_0
20) instance xy_max\.X_s_2_RNIVQF62 (view:work.rcb(netlist)), output net "X_s_2_latmux_0" in work.rcb(netlist)
    net        RCB1.X_s_2_latmux_0
    input  pin RCB1.xy_max\.X_RNIIEK41[2]/dataa
    instance   RCB1.xy_max\.X_RNIIEK41[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIIEK41[2]/combout
    net        RCB1.X_s_2_latmux_a
    input  pin RCB1.xy_max\.X_s_2_RNIVQF62/datad
    instance   RCB1.xy_max\.X_s_2_RNIVQF62 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_2_RNIVQF62/combout
    net        RCB1.E2.X_s_2_RNIVQF62_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[4]
21) instance xy_max\.Y_RNIE2NP[4] (view:work.rcb(netlist)), output net "Y_xo[4]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIE2NP_0_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIN0QI[4]/datad
    instance   RCB1.E2.output_value_2_i_m4_RNIN0QI[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIN0QI[4]/combout
    net        RCB1.E2.Y_m_0_a
    input  pin RCB1.E2.output_value_2_i_m4_RNIFLU51[4]/datad
    instance   RCB1.E2.output_value_2_i_m4_RNIFLU51[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIFLU51[4]/combout
    net        RCB1.Y_m_0
    input  pin RCB1.xy_max\.Y_s_0_RNIQIOF1/datac
    instance   RCB1.xy_max\.Y_s_0_RNIQIOF1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_0_RNIQIOF1/combout
    net        RCB1.E2.Y_s_0_RNIQIOF1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIOJP6[4]/datab
    instance   RCB1.E2.output_value_2_i_m4_RNIOJP6[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIOJP6[4]/combout
    net        RCB1.Y_xm[4]
    input  pin RCB1.xy_max\.Y_RNIE2NP[4]/datad
    instance   RCB1.xy_max\.Y_RNIE2NP[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIE2NP[4]/combout
    net        RCB1.Y_xo[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_0_latmux_0
22) instance xy_max\.Y_s_0_RNIQIOF1 (view:work.rcb(netlist)), output net "Y_s_0_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_0_RNIQIOF1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIFLU51[4]/dataa
    instance   RCB1.E2.output_value_2_i_m4_RNIFLU51[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIFLU51[4]/combout
    net        RCB1.Y_m_0
    input  pin RCB1.xy_max\.Y_s_0_RNIQIOF1/datac
    instance   RCB1.xy_max\.Y_s_0_RNIQIOF1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_0_RNIQIOF1/combout
    net        RCB1.E2.Y_s_0_RNIQIOF1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[5]
23) instance xy_max\.Y_RNIG4NP[5] (view:work.rcb(netlist)), output net "Y_xo[5]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIG4NP_0_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIP2QI[5]/datad
    instance   RCB1.E2.output_value_2_i_m4_RNIP2QI[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIP2QI[5]/combout
    net        RCB1.E2.Y_m_a
    input  pin RCB1.E2.output_value_2_i_m4_RNIHNU51[5]/datad
    instance   RCB1.E2.output_value_2_i_m4_RNIHNU51[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIHNU51[5]/combout
    net        RCB1.Y_m
    input  pin RCB1.xy_max\.Y_s_RNID7KG1/datac
    instance   RCB1.xy_max\.Y_s_RNID7KG1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_RNID7KG1/combout
    net        RCB1.E2.Y_s_RNID7KG1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIPKP6[5]/datab
    instance   RCB1.E2.output_value_2_i_m4_RNIPKP6[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIPKP6[5]/combout
    net        RCB1.Y_xm_xx_mm[5]
    input  pin RCB1.xy_max\.Y_RNIG4NP[5]/datad
    instance   RCB1.xy_max\.Y_RNIG4NP[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIG4NP[5]/combout
    net        RCB1.Y_xo[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_latmux_0
24) instance xy_max\.Y_s_RNID7KG1 (view:work.rcb(netlist)), output net "Y_s_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_RNID7KG1_0
    input  pin RCB1.E2.output_value_2_i_m4_RNIHNU51[5]/dataa
    instance   RCB1.E2.output_value_2_i_m4_RNIHNU51[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m4_RNIHNU51[5]/combout
    net        RCB1.Y_m
    input  pin RCB1.xy_max\.Y_s_RNID7KG1/datac
    instance   RCB1.xy_max\.Y_s_RNID7KG1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_RNID7KG1/combout
    net        RCB1.E2.Y_s_RNID7KG1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_3_latmux
25) instance xy_min\.Y_s_3_RNI2B8M1 (view:work.rcb(netlist)), output net "Y_s_3_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_3_RNI2B8M1_0
    input  pin RCB1.E2.output_value_i_m4_RNI4L3G[1]/datad
    instance   RCB1.E2.output_value_i_m4_RNI4L3G[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNI4L3G[1]/combout
    net        RCB1.Y_xm[1]
    input  pin RCB1.xy_min\.Y_RNILUKV[1]/datad
    instance   RCB1.xy_min\.Y_RNILUKV[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNILUKV[1]/combout
    net        RCB1.Y_xo[1]
    input  pin RCB1.xy_min\.Y_RNIUSNO[1]/datad
    instance   RCB1.xy_min\.Y_RNIUSNO[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIUSNO[1]/combout
    net        RCB1.Y_m_3_a
    input  pin RCB1.xy_min\.Y_RNIMHSB1[1]/datad
    instance   RCB1.xy_min\.Y_RNIMHSB1[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIMHSB1[1]/combout
    net        RCB1.Y_m_3
    input  pin RCB1.xy_min\.Y_s_3_RNI2B8M1/datac
    instance   RCB1.xy_min\.Y_s_3_RNI2B8M1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_3_RNI2B8M1/combout
    net        RCB1.Y_s_3_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[1]
26) instance xy_min\.Y_RNILUKV[1] (view:work.rcb(netlist)), output net "Y_xo[1]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNILUKV_0_0
    input  pin RCB1.E2.output_value_i_m4_RNI4L3G[1]/datac
    instance   RCB1.E2.output_value_i_m4_RNI4L3G[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNI4L3G[1]/combout
    net        RCB1.Y_xm[1]
    input  pin RCB1.xy_min\.Y_RNILUKV[1]/datad
    instance   RCB1.xy_min\.Y_RNILUKV[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNILUKV[1]/combout
    net        RCB1.Y_xo[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[5]
27) instance xy_min\.X_RNIAH5Q[5] (view:work.rcb(netlist)), output net "X_xo[5]" in work.rcb(netlist)
    net        RCB1.E2.X_RNIAH5Q_0_0
    input  pin RCB1.E2.output_value_1_i_m2_RNIM6NB[5]/datac
    instance   RCB1.E2.output_value_1_i_m2_RNIM6NB[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_i_m2_RNIM6NB[5]/combout
    net        RCB1.X_en[5]
    input  pin RCB1.xy_min\.X_RNIAH5Q[5]/datad
    instance   RCB1.xy_min\.X_RNIAH5Q[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIAH5Q[5]/combout
    net        RCB1.E2.X_RNIAH5Q_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_latmux
28) instance xy_min\.X_s_RNI4ILP1 (view:work.rcb(netlist)), output net "X_s_latmux" in work.rcb(netlist)
    net        RCB1.X_s_latmux
    input  pin RCB1.xy_min\.X_s_RNI4ILP1/dataa
    instance   RCB1.xy_min\.X_s_RNI4ILP1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_RNI4ILP1/combout
    net        RCB1.X_s_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[4]
29) instance xy_min\.X_RNI8F5Q[4] (view:work.rcb(netlist)), output net "X_xo[4]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI8F5Q_0_0
    input  pin RCB1.E2.output_value_1_i_m2_RNIL5NB[4]/datac
    instance   RCB1.E2.output_value_1_i_m2_RNIL5NB[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_i_m2_RNIL5NB[4]/combout
    net        RCB1.X_en[4]
    input  pin RCB1.xy_min\.X_RNI8F5Q[4]/datad
    instance   RCB1.xy_min\.X_RNI8F5Q[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI8F5Q[4]/combout
    net        RCB1.E2.X_RNI8F5Q_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_0_latmux
30) instance xy_min\.X_s_0_RNIHNIS1 (view:work.rcb(netlist)), output net "X_s_0_latmux" in work.rcb(netlist)
    net        RCB1.X_s_0_latmux
    input  pin RCB1.xy_min\.X_s_0_RNIHNIS1/dataa
    instance   RCB1.xy_min\.X_s_0_RNIHNIS1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_0_RNIHNIS1/combout
    net        RCB1.X_s_0_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[2]
31) instance xy_min\.X_RNI4B5Q[2] (view:work.rcb(netlist)), output net "X_xo[2]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI4B5Q_0_0
    input  pin RCB1.E2.output_value_1_i_m2_RNIJ3NB[2]/datac
    instance   RCB1.E2.output_value_1_i_m2_RNIJ3NB[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_i_m2_RNIJ3NB[2]/combout
    net        RCB1.X_en[2]
    input  pin RCB1.xy_min\.X_RNI4B5Q[2]/datad
    instance   RCB1.xy_min\.X_RNI4B5Q[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI4B5Q[2]/combout
    net        RCB1.E2.X_RNI4B5Q_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_2_latmux
32) instance xy_min\.X_s_2_RNIFJIS1 (view:work.rcb(netlist)), output net "X_s_2_latmux" in work.rcb(netlist)
    net        RCB1.X_s_2_latmux
    input  pin RCB1.xy_min\.X_s_2_RNIFJIS1/dataa
    instance   RCB1.xy_min\.X_s_2_RNIFJIS1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_2_RNIFJIS1/combout
    net        RCB1.X_s_2_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[3]
33) instance xy_min\.X_RNI6D5Q[3] (view:work.rcb(netlist)), output net "X_xo[3]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI6D5Q_0_0
    input  pin RCB1.E2.output_value_1_i_m2_RNIK4NB[3]/datac
    instance   RCB1.E2.output_value_1_i_m2_RNIK4NB[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_i_m2_RNIK4NB[3]/combout
    net        RCB1.X_en[3]
    input  pin RCB1.xy_min\.X_RNI6D5Q[3]/datad
    instance   RCB1.xy_min\.X_RNI6D5Q[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI6D5Q[3]/combout
    net        RCB1.E2.X_RNI6D5Q_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_1_latmux
34) instance xy_min\.X_s_1_RNIGLIS1 (view:work.rcb(netlist)), output net "X_s_1_latmux" in work.rcb(netlist)
    net        RCB1.X_s_1_latmux
    input  pin RCB1.xy_min\.X_s_1_RNIGLIS1/dataa
    instance   RCB1.xy_min\.X_s_1_RNIGLIS1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_1_RNIGLIS1/combout
    net        RCB1.X_s_1_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_en[2]
35) instance output_value_i_m4_RNIN0LV[2] (view:work.ram_fsm(netlist)), output net "Y_en[2]" in work.ram_fsm(netlist)
    net        RCB1.output_value_i_m4_RNIN0LV_0[2]
    input  pin RCB1.xy_min\.Y_RNIIAHF[2]/datad
    instance   RCB1.xy_min\.Y_RNIIAHF[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIIAHF[2]/combout
    net        RCB1.E2.Y_xo_0
    input  pin RCB1.E2.output_value_i_m4_RNIN0LV[2]/datac
    instance   RCB1.E2.output_value_i_m4_RNIN0LV[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNIN0LV[2]/combout
    net        RCB1.E2.Y_en[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_2_latmux
36) instance xy_min\.Y_s_2_RNIUM461 (view:work.rcb(netlist)), output net "Y_s_2_latmux" in work.rcb(netlist)
    net        RCB1.Y_s_2_latmux
    input  pin RCB1.xy_min\.Y_s_2_RNIUM461/dataa
    instance   RCB1.xy_min\.Y_s_2_RNIUM461 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_2_RNIUM461/combout
    net        RCB1.Y_s_2_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_en[3]
37) instance output_value_i_m4_RNIP2LV[3] (view:work.ram_fsm(netlist)), output net "Y_en[3]" in work.ram_fsm(netlist)
    net        RCB1.output_value_i_m4_RNIP2LV_0[3]
    input  pin RCB1.xy_min\.Y_RNIJBHF[3]/datad
    instance   RCB1.xy_min\.Y_RNIJBHF[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIJBHF[3]/combout
    net        RCB1.E2.Y_xo_1
    input  pin RCB1.E2.output_value_i_m4_RNIP2LV[3]/datac
    instance   RCB1.E2.output_value_i_m4_RNIP2LV[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNIP2LV[3]/combout
    net        RCB1.E2.Y_en[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_1_latmux
38) instance xy_min\.Y_s_1_RNIUN461 (view:work.rcb(netlist)), output net "Y_s_1_latmux" in work.rcb(netlist)
    net        RCB1.Y_s_1_latmux
    input  pin RCB1.xy_min\.Y_s_1_RNIUN461/dataa
    instance   RCB1.xy_min\.Y_s_1_RNIUN461 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_1_RNIUN461/combout
    net        RCB1.Y_s_1_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_en[4]
39) instance output_value_i_m4_RNIR4LV[4] (view:work.ram_fsm(netlist)), output net "Y_en[4]" in work.ram_fsm(netlist)
    net        RCB1.output_value_i_m4_RNIR4LV_0[4]
    input  pin RCB1.xy_min\.Y_RNIKCHF[4]/datad
    instance   RCB1.xy_min\.Y_RNIKCHF[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIKCHF[4]/combout
    net        RCB1.E2.Y_xo_2
    input  pin RCB1.E2.output_value_i_m4_RNIR4LV[4]/datac
    instance   RCB1.E2.output_value_i_m4_RNIR4LV[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNIR4LV[4]/combout
    net        RCB1.E2.Y_en[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_0_latmux
40) instance xy_min\.Y_s_0_RNIUO461 (view:work.rcb(netlist)), output net "Y_s_0_latmux" in work.rcb(netlist)
    net        RCB1.Y_s_0_latmux
    input  pin RCB1.xy_min\.Y_s_0_RNIUO461/dataa
    instance   RCB1.xy_min\.Y_s_0_RNIUO461 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_0_RNIUO461/combout
    net        RCB1.Y_s_0_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_en[5]
41) instance output_value_i_m4_RNIT6LV[5] (view:work.ram_fsm(netlist)), output net "Y_en[5]" in work.ram_fsm(netlist)
    net        RCB1.output_value_i_m4_RNIT6LV_0[5]
    input  pin RCB1.xy_min\.Y_RNILDHF[5]/datad
    instance   RCB1.xy_min\.Y_RNILDHF[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNILDHF[5]/combout
    net        RCB1.E2.Y_xo_3
    input  pin RCB1.E2.output_value_i_m4_RNIT6LV[5]/datac
    instance   RCB1.E2.output_value_i_m4_RNIT6LV[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNIT6LV[5]/combout
    net        RCB1.E2.Y_en[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_latmux
42) instance xy_min\.Y_s_RNIGG2F1 (view:work.rcb(netlist)), output net "Y_s_latmux" in work.rcb(netlist)
    net        RCB1.Y_s_latmux
    input  pin RCB1.xy_min\.Y_s_RNIGG2F1/dataa
    instance   RCB1.xy_min\.Y_s_RNIGG2F1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_RNIGG2F1/combout
    net        RCB1.Y_s_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[0]
43) instance xy_min\.X_RNI075Q[0] (view:work.rcb(netlist)), output net "X_xo[0]" in work.rcb(netlist)
    net        RCB1.E2.X_RNI075Q_0_0
    input  pin RCB1.E2.output_value_1_i_m2_RNIH1NB[0]/datac
    instance   RCB1.E2.output_value_1_i_m2_RNIH1NB[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_i_m2_RNIH1NB[0]/combout
    net        RCB1.X_en[0]
    input  pin RCB1.xy_min\.X_RNI075Q[0]/datad
    instance   RCB1.xy_min\.X_RNI075Q[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI075Q[0]/combout
    net        RCB1.X_xo[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_4_latmux
44) instance xy_min\.X_s_4_RNIDFIS1 (view:work.rcb(netlist)), output net "X_s_4_latmux" in work.rcb(netlist)
    net        RCB1.X_s_4_latmux
    input  pin RCB1.xy_min\.X_s_4_RNIDFIS1/dataa
    instance   RCB1.xy_min\.X_s_4_RNIDFIS1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_4_RNIDFIS1/combout
    net        RCB1.X_s_4_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.X_en_0_1
45) instance output_value_1_i_m2_RNII2NB[1] (view:work.ram_fsm(netlist)), output net "X_en_0_1" in work.ram_fsm(netlist)
    net        RCB1.X_en[1]
    input  pin RCB1.xy_min\.X_RNI295Q[1]/datad
    instance   RCB1.xy_min\.X_RNI295Q[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI295Q[1]/combout
    net        RCB1.E2.X_RNI295Q_0_0
    input  pin RCB1.E2.output_value_1_i_m2_RNII2NB[1]/datac
    instance   RCB1.E2.output_value_1_i_m2_RNII2NB[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_i_m2_RNII2NB[1]/combout
    net        RCB1.E2.X_en_0_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_3_latmux
46) instance xy_min\.X_s_3_RNIEHIS1 (view:work.rcb(netlist)), output net "X_s_3_latmux" in work.rcb(netlist)
    net        RCB1.X_s_3_latmux
    input  pin RCB1.xy_min\.X_s_3_RNIEHIS1/dataa
    instance   RCB1.xy_min\.X_s_3_RNIEHIS1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_3_RNIEHIS1/combout
    net        RCB1.X_s_3_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_en_0_d0
47) instance output_value_i_m4_RNI3K3G[0] (view:work.ram_fsm(netlist)), output net "Y_en_0_d0" in work.ram_fsm(netlist)
    net        RCB1.Y_en[0]
    input  pin RCB1.xy_min\.Y_RNIJSKV[0]/datad
    instance   RCB1.xy_min\.Y_RNIJSKV[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIJSKV[0]/combout
    net        RCB1.E2.Y_RNIJSKV_0_0
    input  pin RCB1.E2.output_value_i_m4_RNI3K3G[0]/datac
    instance   RCB1.E2.output_value_i_m4_RNI3K3G[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m4_RNI3K3G[0]/combout
    net        RCB1.E2.Y_en_0_d0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_4_latmux
48) instance xy_min\.Y_s_4_RNI198M1 (view:work.rcb(netlist)), output net "Y_s_4_latmux" in work.rcb(netlist)
    net        RCB1.Y_s_4_latmux
    input  pin RCB1.xy_min\.Y_s_4_RNI198M1/dataa
    instance   RCB1.xy_min\.Y_s_4_RNI198M1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_4_RNI198M1/combout
    net        RCB1.Y_s_4_latmux
End of loops
@W: MT420 |Found inferred clock vdp|clk with period 10.69ns. Please declare a user-defined clock on object "p:clk"



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Mar 20 19:47:14 2016
#


Top view:               vdp
Requested Frequency:    93.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.886

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
vdp|clk            93.6 MHz      79.5 MHz      10.686        12.572        -1.886     inferred     Autoconstr_clkgroup_0
System             958.7 MHz     814.9 MHz     1.043         1.227         -0.184     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    System   |  No paths    -       |  No paths    -      |  1.043       -0.184  |  No paths    -    
System    vdp|clk  |  10.686      -0.236  |  No paths    -      |  No paths    -       |  No paths    -    
vdp|clk   System   |  No paths    -       |  No paths    -      |  10.686      4.989   |  No paths    -    
vdp|clk   vdp|clk  |  10.686      -1.886  |  No paths    -      |  No paths    -       |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: vdp|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                 Arrival           
Instance                     Reference     Type                   Pin        Net                      Time        Slack 
                             Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------
DB1.db_fsm_state_i_0[8]      vdp|clk       cycloneii_lcell_ff     regout     db_fsm_state_i_0_0       0.250       -1.886
DB1.db_fsm_state_0_ret_2     vdp|clk       cycloneii_lcell_ff     regout     db_fsm_state_0_ret_2     0.250       -1.880
DB1.DAB.DRAW1.R1\.x1[3]      vdp|clk       cycloneii_lcell_ff     regout     x1_3                     0.250       -1.865
DB1.DAB.RD1.R1\.negx         vdp|clk       cycloneii_lcell_ff     regout     negx                     0.250       -1.847
DB1.DAB.DRAW1.R1\.y1[2]      vdp|clk       cycloneii_lcell_ff     regout     y1_2                     0.250       -1.812
DB1.DAB.RD1.R1\.negy         vdp|clk       cycloneii_lcell_ff     regout     negy                     0.250       -1.794
DB1.DAB.DRAW1.R1\.x1[0]      vdp|clk       cycloneii_lcell_ff     regout     x1_0                     0.250       -1.776
DB1.DAB.DRAW1.R1\.y1[5]      vdp|clk       cycloneii_lcell_ff     regout     y1_5                     0.250       -1.740
DB1.DAB.DRAW1.R1\.x1[1]      vdp|clk       cycloneii_lcell_ff     regout     x1_1                     0.250       -1.621
DB1.DAB.DRAW1.R1\.y1[4]      vdp|clk       cycloneii_lcell_ff     regout     y1_4                     0.250       -1.505
========================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                             Required           
Instance                          Reference     Type                   Pin        Net                  Time         Slack 
                                  Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.error[5]        vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add5     10.638       -1.886
DB1.DAB.DRAW1.R1\.error[4]        vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add4     10.638       -1.757
DB1.DAB.DRAW1.R1\.error[3]        vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add3     10.638       -1.628
DB1.DAB.DRAW1.R1\.error[2]        vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add2     10.638       -1.499
DB1.DAB.DRAW1.R1\.error[1]        vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add1     10.638       -1.370
DB1.DAB.DRAW1.R1\.error[0]        vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add0     10.638       -0.984
RCB1.RCB_FSM\.clrxy_reg\.X[1]     vdp|clk       cycloneii_lcell_ff     ena        X_e1_0_g0_i_o4       10.062       -0.442
RCB1.RCB_FSM\.clrxy_reg\.X[2]     vdp|clk       cycloneii_lcell_ff     ena        X_e1_0_g0_i_o4       10.062       -0.442
RCB1.RCB_FSM\.clrxy_reg\.X[3]     vdp|clk       cycloneii_lcell_ff     ena        X_e1_0_g0_i_o4       10.062       -0.442
RCB1.RCB_FSM\.clrxy_reg\.X[4]     vdp|clk       cycloneii_lcell_ff     ena        X_e1_0_g0_i_o4       10.062       -0.442
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.886

    Number of logic level(s):                21
    Starting point:                          DB1.db_fsm_state_i_0[8] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
DB1.db_fsm_state_i_0[8]                               cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
db_fsm_state_i_0_0                                    Net                      -           -       1.061     -           95        
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     datac       In      -         1.311       -         
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     combout     Out     0.275     1.586       -         
mux_in_22_latmux                                      Net                      -           -       0.402     -           13        
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     datac       In      -         1.988       -         
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     combout     Out     0.275     2.263       -         
Y_0[3]                                                Net                      -           -       0.301     -           3         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     datac       In      -         2.564       -         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     combout     Out     0.275     2.839       -         
Y_3                                                   Net                      -           -       0.328     -           6         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     datac       In      -         3.166       -         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     combout     Out     0.275     3.441       -         
Y_i_m4_3                                              Net                      -           -       0.295     -           2         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     datac       In      -         3.736       -         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     combout     Out     0.275     4.011       -         
word_reg_delayed_NE_5_1                               Net                      -           -       0.355     -           1         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     datad       In      -         4.366       -         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     combout     Out     0.150     4.516       -         
word_reg_delayed_NE_5                                 Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     datad       In      -         4.811       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     combout     Out     0.150     4.961       -         
delaycmd_1_sqmuxa_1                                   Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     datad       In      -         5.631       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     combout     Out     0.150     5.781       -         
X_xm_xx_mm_2                                          Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     datad       In      -         6.076       -         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     combout     Out     0.150     6.226       -         
X_xo_0[2]                                             Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     datac       In      -         6.700       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     combout     Out     0.275     6.975       -         
Y_1_sqmuxa_i_2                                        Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     dataa       In      -         7.282       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     combout     Out     0.438     7.721       -         
RCB_m2_0_a2                                           Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     datac       In      -         8.022       -         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     combout     Out     0.275     8.297       -         
dbb_delaycmd_0_a2_0                                   Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     datad       In      -         8.750       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     combout     Out     0.150     8.900       -         
un1_error_2_v_1[0]                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         9.630       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     10.044      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         10.044      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     10.173      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         10.173      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     10.302      -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         10.302      -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cout        Out     0.129     10.431      -         
un1_error_2_0_carry_2                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cin         In      -         10.431      -         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cout        Out     0.129     10.560      -         
un1_error_2_0_carry_3                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add4                      cycloneii_lcell_comb     cin         In      -         10.560      -         
DB1.DAB.DRAW1.un1_error_2_0_add4                      cycloneii_lcell_comb     combout     Out     0.410     10.970      -         
un1_error_2_0_add4                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     dataa       In      -         11.700      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.414     12.114      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         12.114      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     12.524      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         12.524      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.572 is 5.575(44.3%) logic and 6.997(55.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.886

    Number of logic level(s):                21
    Starting point:                          DB1.db_fsm_state_i_0[8] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
DB1.db_fsm_state_i_0[8]                               cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
db_fsm_state_i_0_0                                    Net                      -           -       1.061     -           95        
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     datac       In      -         1.311       -         
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     combout     Out     0.275     1.586       -         
mux_in_22_latmux                                      Net                      -           -       0.402     -           13        
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     datac       In      -         1.988       -         
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     combout     Out     0.275     2.263       -         
Y_0[3]                                                Net                      -           -       0.301     -           3         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     datac       In      -         2.564       -         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     combout     Out     0.275     2.839       -         
Y_3                                                   Net                      -           -       0.328     -           6         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     datac       In      -         3.166       -         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     combout     Out     0.275     3.441       -         
Y_i_m4_3                                              Net                      -           -       0.295     -           2         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     datac       In      -         3.736       -         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     combout     Out     0.275     4.011       -         
word_reg_delayed_NE_5_1                               Net                      -           -       0.355     -           1         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     datad       In      -         4.366       -         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     combout     Out     0.150     4.516       -         
word_reg_delayed_NE_5                                 Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     datad       In      -         4.811       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     combout     Out     0.150     4.961       -         
delaycmd_1_sqmuxa_1                                   Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     datad       In      -         5.631       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     combout     Out     0.150     5.781       -         
X_xm_xx_mm_2                                          Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     datad       In      -         6.076       -         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     combout     Out     0.150     6.226       -         
X_xo_0[2]                                             Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     datac       In      -         6.700       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     combout     Out     0.275     6.975       -         
Y_1_sqmuxa_i_2                                        Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     dataa       In      -         7.282       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     combout     Out     0.438     7.721       -         
RCB_m2_0_a2                                           Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     datac       In      -         8.022       -         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     combout     Out     0.275     8.297       -         
dbb_delaycmd_0_a2_0                                   Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     datad       In      -         8.750       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     combout     Out     0.150     8.900       -         
un1_error_2_v_1[0]                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         9.630       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     10.044      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         10.044      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     combout     Out     0.410     10.454      -         
un1_error_2_0_add0                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add0                        cycloneii_lcell_comb     dataa       In      -         11.184      -         
DB1.DAB.DRAW1.un1_error_2_add0                        cycloneii_lcell_comb     cout        Out     0.414     11.598      -         
un1_error_2_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cin         In      -         11.598      -         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cout        Out     0.129     11.727      -         
un1_error_2_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cin         In      -         11.727      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.129     11.856      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         11.856      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     11.985      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         11.985      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     12.114      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         12.114      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     12.524      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         12.524      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.572 is 5.575(44.3%) logic and 6.997(55.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.886

    Number of logic level(s):                21
    Starting point:                          DB1.db_fsm_state_i_0[8] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
DB1.db_fsm_state_i_0[8]                               cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
db_fsm_state_i_0_0                                    Net                      -           -       1.061     -           95        
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     datac       In      -         1.311       -         
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     combout     Out     0.275     1.586       -         
mux_in_22_latmux                                      Net                      -           -       0.402     -           13        
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     datac       In      -         1.988       -         
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     combout     Out     0.275     2.263       -         
Y_0[3]                                                Net                      -           -       0.301     -           3         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     datac       In      -         2.564       -         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     combout     Out     0.275     2.839       -         
Y_3                                                   Net                      -           -       0.328     -           6         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     datac       In      -         3.166       -         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     combout     Out     0.275     3.441       -         
Y_i_m4_3                                              Net                      -           -       0.295     -           2         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     datac       In      -         3.736       -         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     combout     Out     0.275     4.011       -         
word_reg_delayed_NE_5_1                               Net                      -           -       0.355     -           1         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     datad       In      -         4.366       -         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     combout     Out     0.150     4.516       -         
word_reg_delayed_NE_5                                 Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     datad       In      -         4.811       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     combout     Out     0.150     4.961       -         
delaycmd_1_sqmuxa_1                                   Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     datad       In      -         5.631       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     combout     Out     0.150     5.781       -         
X_xm_xx_mm_2                                          Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     datad       In      -         6.076       -         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     combout     Out     0.150     6.226       -         
X_xo_0[2]                                             Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     datac       In      -         6.700       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     combout     Out     0.275     6.975       -         
Y_1_sqmuxa_i_2                                        Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     dataa       In      -         7.282       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     combout     Out     0.438     7.721       -         
RCB_m2_0_a2                                           Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     datac       In      -         8.022       -         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     combout     Out     0.275     8.297       -         
dbb_delaycmd_0_a2_0                                   Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     datad       In      -         8.750       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     combout     Out     0.150     8.900       -         
un1_error_2_v_1[0]                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         9.630       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     10.044      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         10.044      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     10.173      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         10.173      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     combout     Out     0.410     10.583      -         
un1_error_2_0_add1                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     dataa       In      -         11.313      -         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cout        Out     0.414     11.727      -         
un1_error_2_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cin         In      -         11.727      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.129     11.856      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         11.856      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     11.985      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         11.985      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     12.114      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         12.114      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     12.524      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         12.524      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.572 is 5.575(44.3%) logic and 6.997(55.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.886

    Number of logic level(s):                21
    Starting point:                          DB1.db_fsm_state_i_0[8] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
DB1.db_fsm_state_i_0[8]                               cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
db_fsm_state_i_0_0                                    Net                      -           -       1.061     -           95        
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     datac       In      -         1.311       -         
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     combout     Out     0.275     1.586       -         
mux_in_22_latmux                                      Net                      -           -       0.402     -           13        
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     datac       In      -         1.988       -         
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     combout     Out     0.275     2.263       -         
Y_0[3]                                                Net                      -           -       0.301     -           3         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     datac       In      -         2.564       -         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     combout     Out     0.275     2.839       -         
Y_3                                                   Net                      -           -       0.328     -           6         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     datac       In      -         3.166       -         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     combout     Out     0.275     3.441       -         
Y_i_m4_3                                              Net                      -           -       0.295     -           2         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     datac       In      -         3.736       -         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     combout     Out     0.275     4.011       -         
word_reg_delayed_NE_5_1                               Net                      -           -       0.355     -           1         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     datad       In      -         4.366       -         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     combout     Out     0.150     4.516       -         
word_reg_delayed_NE_5                                 Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     datad       In      -         4.811       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     combout     Out     0.150     4.961       -         
delaycmd_1_sqmuxa_1                                   Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     datad       In      -         5.631       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     combout     Out     0.150     5.781       -         
X_xm_xx_mm_2                                          Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     datad       In      -         6.076       -         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     combout     Out     0.150     6.226       -         
X_xo_0[2]                                             Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     datac       In      -         6.700       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     combout     Out     0.275     6.975       -         
Y_1_sqmuxa_i_2                                        Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     dataa       In      -         7.282       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     combout     Out     0.438     7.721       -         
RCB_m2_0_a2                                           Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     datac       In      -         8.022       -         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     combout     Out     0.275     8.297       -         
dbb_delaycmd_0_a2_0                                   Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     datad       In      -         8.750       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     combout     Out     0.150     8.900       -         
un1_error_2_v_1[0]                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         9.630       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     10.044      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         10.044      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     10.173      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         10.173      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     10.302      -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         10.302      -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     combout     Out     0.410     10.712      -         
un1_error_2_0_add2                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     dataa       In      -         11.442      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.414     11.856      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         11.856      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     11.985      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         11.985      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     12.114      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         12.114      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     12.524      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         12.524      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.572 is 5.575(44.3%) logic and 6.997(55.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.886

    Number of logic level(s):                21
    Starting point:                          DB1.db_fsm_state_i_0[8] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
DB1.db_fsm_state_i_0[8]                               cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
db_fsm_state_i_0_0                                    Net                      -           -       1.061     -           95        
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     datac       In      -         1.311       -         
DB1.mux_in_22_RNI9S0M                                 cycloneii_lcell_comb     combout     Out     0.275     1.586       -         
mux_in_22_latmux                                      Net                      -           -       0.402     -           13        
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     datac       In      -         1.988       -         
DB1.dbb_bus\.Y_0[3]                                   cycloneii_lcell_comb     combout     Out     0.275     2.263       -         
Y_0[3]                                                Net                      -           -       0.301     -           3         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     datac       In      -         2.564       -         
DB1.dbb_bus\.Y[3]                                     cycloneii_lcell_comb     combout     Out     0.275     2.839       -         
Y_3                                                   Net                      -           -       0.328     -           6         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     datac       In      -         3.166       -         
RCB1.E2.splitxy\.Y_i_m4[3]                            cycloneii_lcell_comb     combout     Out     0.275     3.441       -         
Y_i_m4_3                                              Net                      -           -       0.295     -           2         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     datac       In      -         3.736       -         
RCB1.SPLIT\.word_reg_delayed_NE_5_1                   cycloneii_lcell_comb     combout     Out     0.275     4.011       -         
word_reg_delayed_NE_5_1                               Net                      -           -       0.355     -           1         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     datad       In      -         4.366       -         
RCB1.SPLIT\.word_reg_delayed_NE_5                     cycloneii_lcell_comb     combout     Out     0.150     4.516       -         
word_reg_delayed_NE_5                                 Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     datad       In      -         4.811       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1     cycloneii_lcell_comb     combout     Out     0.150     4.961       -         
delaycmd_1_sqmuxa_1                                   Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     datad       In      -         5.631       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                cycloneii_lcell_comb     combout     Out     0.150     5.781       -         
X_xm_xx_mm_2                                          Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     datad       In      -         6.076       -         
RCB1.xy_max\.X_RNI8T9V[2]                             cycloneii_lcell_comb     combout     Out     0.150     6.226       -         
X_xo_0[2]                                             Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     datac       In      -         6.700       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                     cycloneii_lcell_comb     combout     Out     0.275     6.975       -         
Y_1_sqmuxa_i_2                                        Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     dataa       In      -         7.282       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1            cycloneii_lcell_comb     combout     Out     0.438     7.721       -         
RCB_m2_0_a2                                           Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     datac       In      -         8.022       -         
RCB1.E2.dbb_delaycmd_0_a2_0                           cycloneii_lcell_comb     combout     Out     0.275     8.297       -         
dbb_delaycmd_0_a2_0                                   Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     datad       In      -         8.750       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                      cycloneii_lcell_comb     combout     Out     0.150     8.900       -         
un1_error_2_v_1[0]                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         9.630       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     10.044      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         10.044      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     10.173      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         10.173      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     10.302      -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         10.302      -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cout        Out     0.129     10.431      -         
un1_error_2_0_carry_2                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cin         In      -         10.431      -         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     combout     Out     0.410     10.841      -         
un1_error_2_0_add3                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     dataa       In      -         11.571      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.414     11.985      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         11.985      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     12.114      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         12.114      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     12.524      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         12.524      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.572 is 5.575(44.3%) logic and 6.997(55.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                               Arrival           
Instance            Reference     Type             Pin      Net            Time        Slack 
                    Clock                                                                    
---------------------------------------------------------------------------------------------
RCB1.vram_start     System        SYNLPM_LAT1      Q[0]     vram_start     0.250       -0.236
RCB1.busy           System        SYNLPM_LATR1     Q[0]     busy           0.771       9.074 
DB1.hdb_busy        System        SYNLPM_LAT1      Q[0]     hdb_busy_c     0.250       9.505 
=============================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                              Required           
Instance                          Reference     Type                   Pin         Net                  Time         Slack 
                                  Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.error[5]        System        cycloneii_lcell_ff     datain      un1_error_2_add5     10.638       -0.236
RCB1.vram_start                   System        SYNLPM_LAT1            DATA[0]     vram_write           1.079        -0.184
DB1.DAB.DRAW1.R1\.error[4]        System        cycloneii_lcell_ff     datain      un1_error_2_add4     10.638       -0.107
DB1.DAB.DRAW1.R1\.error[3]        System        cycloneii_lcell_ff     datain      un1_error_2_add3     10.638       0.022 
DB1.DAB.DRAW1.R1\.error[2]        System        cycloneii_lcell_ff     datain      un1_error_2_add2     10.638       0.151 
DB1.DAB.DRAW1.R1\.error[1]        System        cycloneii_lcell_ff     datain      un1_error_2_add1     10.638       0.280 
RCB1.busy                         System        SYNLPM_LATR1           DATA[0]     vram_write           1.601        0.337 
DB1.DAB.DRAW1.R1\.error[0]        System        cycloneii_lcell_ff     datain      un1_error_2_add0     10.638       0.666 
RCB1.RCB_FSM\.clrxy_reg\.X[1]     System        cycloneii_lcell_ff     ena         X_e1_0_g0_i_o4       10.062       1.207 
RCB1.RCB_FSM\.clrxy_reg\.X[2]     System        cycloneii_lcell_ff     ena         X_e1_0_g0_i_o4       10.062       1.207 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      10.875
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.236

    Number of logic level(s):                18
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                    Type                     Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                         SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                              Net                      -           -       0.424     -           16        
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     datab       In      -         0.674       -         
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     combout     Out     0.420     1.094       -         
un7_state_i                                             Net                      -           -       0.308     -           6         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     datab       In      -         1.402       -         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     combout     Out     0.420     1.822       -         
N_582                                                   Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     datab       In      -         2.116       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     combout     Out     0.420     2.537       -         
delaycmd_1_sqmuxa_1_0                                   Net                      -           -       0.355     -           1         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     datab       In      -         2.892       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     combout     Out     0.420     3.312       -         
delaycmd_1_sqmuxa_1                                     Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     datad       In      -         3.982       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     combout     Out     0.150     4.132       -         
X_xm_xx_mm_2                                            Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     datad       In      -         4.426       -         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     combout     Out     0.150     4.576       -         
X_xo_0[2]                                               Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     datac       In      -         5.050       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     combout     Out     0.275     5.325       -         
Y_1_sqmuxa_i_2                                          Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     dataa       In      -         5.633       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     combout     Out     0.438     6.071       -         
RCB_m2_0_a2                                             Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     datac       In      -         6.372       -         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     combout     Out     0.275     6.647       -         
dbb_delaycmd_0_a2_0                                     Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     datad       In      -         7.100       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     combout     Out     0.150     7.250       -         
un1_error_2_v_1[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     dataa       In      -         7.981       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     cout        Out     0.414     8.395       -         
un1_error_2_0_add0_start_cout                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cin         In      -         8.395       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cout        Out     0.129     8.524       -         
un1_error_2_0_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cin         In      -         8.524       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cout        Out     0.129     8.652       -         
un1_error_2_0_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                        cycloneii_lcell_comb     cin         In      -         8.652       -         
DB1.DAB.DRAW1.un1_error_2_0_add2                        cycloneii_lcell_comb     cout        Out     0.129     8.781       -         
un1_error_2_0_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                        cycloneii_lcell_comb     cin         In      -         8.781       -         
DB1.DAB.DRAW1.un1_error_2_0_add3                        cycloneii_lcell_comb     cout        Out     0.129     8.911       -         
un1_error_2_0_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add4                        cycloneii_lcell_comb     cin         In      -         8.911       -         
DB1.DAB.DRAW1.un1_error_2_0_add4                        cycloneii_lcell_comb     combout     Out     0.410     9.320       -         
un1_error_2_0_add4                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     dataa       In      -         10.051      -         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cout        Out     0.414     10.465      -         
un1_error_2_carry_4                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     cin         In      -         10.465      -         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     combout     Out     0.410     10.875      -         
un1_error_2_add5                                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                              cycloneii_lcell_ff       datain      In      -         10.875      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.923 is 5.580(51.1%) logic and 5.343(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      10.875
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.236

    Number of logic level(s):                18
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                    Type                     Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                         SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                              Net                      -           -       0.424     -           16        
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     datab       In      -         0.674       -         
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     combout     Out     0.420     1.094       -         
un7_state_i                                             Net                      -           -       0.308     -           6         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     datab       In      -         1.402       -         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     combout     Out     0.420     1.822       -         
N_582                                                   Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     datab       In      -         2.116       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     combout     Out     0.420     2.537       -         
delaycmd_1_sqmuxa_1_0                                   Net                      -           -       0.355     -           1         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     datab       In      -         2.892       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     combout     Out     0.420     3.312       -         
delaycmd_1_sqmuxa_1                                     Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     datad       In      -         3.982       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     combout     Out     0.150     4.132       -         
X_xm_xx_mm_2                                            Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     datad       In      -         4.426       -         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     combout     Out     0.150     4.576       -         
X_xo_0[2]                                               Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     datac       In      -         5.050       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     combout     Out     0.275     5.325       -         
Y_1_sqmuxa_i_2                                          Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     dataa       In      -         5.633       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     combout     Out     0.438     6.071       -         
RCB_m2_0_a2                                             Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     datac       In      -         6.372       -         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     combout     Out     0.275     6.647       -         
dbb_delaycmd_0_a2_0                                     Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     datad       In      -         7.100       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     combout     Out     0.150     7.250       -         
un1_error_2_v_1[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     dataa       In      -         7.981       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     cout        Out     0.414     8.395       -         
un1_error_2_0_add0_start_cout                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cin         In      -         8.395       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     combout     Out     0.410     8.805       -         
un1_error_2_0_add0                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add0                          cycloneii_lcell_comb     dataa       In      -         9.535       -         
DB1.DAB.DRAW1.un1_error_2_add0                          cycloneii_lcell_comb     cout        Out     0.414     9.949       -         
un1_error_2_carry_0                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                          cycloneii_lcell_comb     cin         In      -         9.949       -         
DB1.DAB.DRAW1.un1_error_2_add1                          cycloneii_lcell_comb     cout        Out     0.129     10.078      -         
un1_error_2_carry_1                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                          cycloneii_lcell_comb     cin         In      -         10.078      -         
DB1.DAB.DRAW1.un1_error_2_add2                          cycloneii_lcell_comb     cout        Out     0.129     10.207      -         
un1_error_2_carry_2                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cin         In      -         10.207      -         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cout        Out     0.129     10.336      -         
un1_error_2_carry_3                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cin         In      -         10.336      -         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cout        Out     0.129     10.465      -         
un1_error_2_carry_4                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     cin         In      -         10.465      -         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     combout     Out     0.410     10.875      -         
un1_error_2_add5                                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                              cycloneii_lcell_ff       datain      In      -         10.875      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.923 is 5.580(51.1%) logic and 5.343(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      10.875
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.236

    Number of logic level(s):                18
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                    Type                     Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                         SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                              Net                      -           -       0.424     -           16        
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     datab       In      -         0.674       -         
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     combout     Out     0.420     1.094       -         
un7_state_i                                             Net                      -           -       0.308     -           6         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     datab       In      -         1.402       -         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     combout     Out     0.420     1.822       -         
N_582                                                   Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     datab       In      -         2.116       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     combout     Out     0.420     2.537       -         
delaycmd_1_sqmuxa_1_0                                   Net                      -           -       0.355     -           1         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     datab       In      -         2.892       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     combout     Out     0.420     3.312       -         
delaycmd_1_sqmuxa_1                                     Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     datad       In      -         3.982       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     combout     Out     0.150     4.132       -         
X_xm_xx_mm_2                                            Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     datad       In      -         4.426       -         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     combout     Out     0.150     4.576       -         
X_xo_0[2]                                               Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     datac       In      -         5.050       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     combout     Out     0.275     5.325       -         
Y_1_sqmuxa_i_2                                          Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     dataa       In      -         5.633       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     combout     Out     0.438     6.071       -         
RCB_m2_0_a2                                             Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     datac       In      -         6.372       -         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     combout     Out     0.275     6.647       -         
dbb_delaycmd_0_a2_0                                     Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     datad       In      -         7.100       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     combout     Out     0.150     7.250       -         
un1_error_2_v_1[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     dataa       In      -         7.981       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     cout        Out     0.414     8.395       -         
un1_error_2_0_add0_start_cout                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cin         In      -         8.395       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cout        Out     0.129     8.524       -         
un1_error_2_0_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cin         In      -         8.524       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     combout     Out     0.410     8.934       -         
un1_error_2_0_add1                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                          cycloneii_lcell_comb     dataa       In      -         9.664       -         
DB1.DAB.DRAW1.un1_error_2_add1                          cycloneii_lcell_comb     cout        Out     0.414     10.078      -         
un1_error_2_carry_1                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                          cycloneii_lcell_comb     cin         In      -         10.078      -         
DB1.DAB.DRAW1.un1_error_2_add2                          cycloneii_lcell_comb     cout        Out     0.129     10.207      -         
un1_error_2_carry_2                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cin         In      -         10.207      -         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cout        Out     0.129     10.336      -         
un1_error_2_carry_3                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cin         In      -         10.336      -         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cout        Out     0.129     10.465      -         
un1_error_2_carry_4                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     cin         In      -         10.465      -         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     combout     Out     0.410     10.875      -         
un1_error_2_add5                                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                              cycloneii_lcell_ff       datain      In      -         10.875      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.923 is 5.580(51.1%) logic and 5.343(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      10.875
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.236

    Number of logic level(s):                18
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                    Type                     Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                         SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                              Net                      -           -       0.424     -           16        
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     datab       In      -         0.674       -         
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     combout     Out     0.420     1.094       -         
un7_state_i                                             Net                      -           -       0.308     -           6         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     datab       In      -         1.402       -         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     combout     Out     0.420     1.822       -         
N_582                                                   Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     datab       In      -         2.116       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     combout     Out     0.420     2.537       -         
delaycmd_1_sqmuxa_1_0                                   Net                      -           -       0.355     -           1         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     datab       In      -         2.892       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     combout     Out     0.420     3.312       -         
delaycmd_1_sqmuxa_1                                     Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     datad       In      -         3.982       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     combout     Out     0.150     4.132       -         
X_xm_xx_mm_2                                            Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     datad       In      -         4.426       -         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     combout     Out     0.150     4.576       -         
X_xo_0[2]                                               Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     datac       In      -         5.050       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     combout     Out     0.275     5.325       -         
Y_1_sqmuxa_i_2                                          Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     dataa       In      -         5.633       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     combout     Out     0.438     6.071       -         
RCB_m2_0_a2                                             Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     datac       In      -         6.372       -         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     combout     Out     0.275     6.647       -         
dbb_delaycmd_0_a2_0                                     Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     datad       In      -         7.100       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     combout     Out     0.150     7.250       -         
un1_error_2_v_1[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     dataa       In      -         7.981       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     cout        Out     0.414     8.395       -         
un1_error_2_0_add0_start_cout                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cin         In      -         8.395       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cout        Out     0.129     8.524       -         
un1_error_2_0_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cin         In      -         8.524       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cout        Out     0.129     8.652       -         
un1_error_2_0_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                        cycloneii_lcell_comb     cin         In      -         8.652       -         
DB1.DAB.DRAW1.un1_error_2_0_add2                        cycloneii_lcell_comb     combout     Out     0.410     9.063       -         
un1_error_2_0_add2                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                          cycloneii_lcell_comb     dataa       In      -         9.793       -         
DB1.DAB.DRAW1.un1_error_2_add2                          cycloneii_lcell_comb     cout        Out     0.414     10.207      -         
un1_error_2_carry_2                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cin         In      -         10.207      -         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cout        Out     0.129     10.336      -         
un1_error_2_carry_3                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cin         In      -         10.336      -         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cout        Out     0.129     10.465      -         
un1_error_2_carry_4                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     cin         In      -         10.465      -         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     combout     Out     0.410     10.875      -         
un1_error_2_add5                                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                              cycloneii_lcell_ff       datain      In      -         10.875      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.923 is 5.580(51.1%) logic and 5.343(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.686
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.638

    - Propagation time:                      10.875
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.236

    Number of logic level(s):                18
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                   Pin         Pin               Arrival     No. of    
Name                                                    Type                     Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                         SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                              Net                      -           -       0.424     -           16        
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     datab       In      -         0.674       -         
RCB1.E2.C1\.un7_state_i                                 cycloneii_lcell_comb     combout     Out     0.420     1.094       -         
un7_state_i                                             Net                      -           -       0.308     -           6         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     datab       In      -         1.402       -         
RCB1.E2.nstate_or_0_a2_0[0]                             cycloneii_lcell_comb     combout     Out     0.420     1.822       -         
N_582                                                   Net                      -           -       0.295     -           2         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     datab       In      -         2.116       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1_0     cycloneii_lcell_comb     combout     Out     0.420     2.537       -         
delaycmd_1_sqmuxa_1_0                                   Net                      -           -       0.355     -           1         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     datab       In      -         2.892       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_1       cycloneii_lcell_comb     combout     Out     0.420     3.312       -         
delaycmd_1_sqmuxa_1                                     Net                      -           -       0.670     -           49        
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     datad       In      -         3.982       -         
RCB1.E2.output_value_3_i_m2_RNILJFD[2]                  cycloneii_lcell_comb     combout     Out     0.150     4.132       -         
X_xm_xx_mm_2                                            Net                      -           -       0.295     -           2         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     datad       In      -         4.426       -         
RCB1.xy_max\.X_RNI8T9V[2]                               cycloneii_lcell_comb     combout     Out     0.150     4.576       -         
X_xo_0[2]                                               Net                      -           -       0.474     -           3         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     datac       In      -         5.050       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2                       cycloneii_lcell_comb     combout     Out     0.275     5.325       -         
Y_1_sqmuxa_i_2                                          Net                      -           -       0.308     -           4         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     dataa       In      -         5.633       -         
RCB1.E2.clrxy_reg\.Y_1_sqmuxa_i_2_RNIFPFB1              cycloneii_lcell_comb     combout     Out     0.438     6.071       -         
RCB_m2_0_a2                                             Net                      -           -       0.301     -           3         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     datac       In      -         6.372       -         
RCB1.E2.dbb_delaycmd_0_a2_0                             cycloneii_lcell_comb     combout     Out     0.275     6.647       -         
dbb_delaycmd_0_a2_0                                     Net                      -           -       0.453     -           20        
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     datad       In      -         7.100       -         
DB1.DAB.DRAW1.un1_error_2_v_1[0]                        cycloneii_lcell_comb     combout     Out     0.150     7.250       -         
un1_error_2_v_1[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     dataa       In      -         7.981       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                  cycloneii_lcell_comb     cout        Out     0.414     8.395       -         
un1_error_2_0_add0_start_cout                           Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cin         In      -         8.395       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                        cycloneii_lcell_comb     cout        Out     0.129     8.524       -         
un1_error_2_0_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cin         In      -         8.524       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                        cycloneii_lcell_comb     cout        Out     0.129     8.652       -         
un1_error_2_0_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                        cycloneii_lcell_comb     cin         In      -         8.652       -         
DB1.DAB.DRAW1.un1_error_2_0_add2                        cycloneii_lcell_comb     cout        Out     0.129     8.781       -         
un1_error_2_0_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                        cycloneii_lcell_comb     cin         In      -         8.781       -         
DB1.DAB.DRAW1.un1_error_2_0_add3                        cycloneii_lcell_comb     combout     Out     0.410     9.191       -         
un1_error_2_0_add3                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     dataa       In      -         9.922       -         
DB1.DAB.DRAW1.un1_error_2_add3                          cycloneii_lcell_comb     cout        Out     0.414     10.336      -         
un1_error_2_carry_3                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cin         In      -         10.336      -         
DB1.DAB.DRAW1.un1_error_2_add4                          cycloneii_lcell_comb     cout        Out     0.129     10.465      -         
un1_error_2_carry_4                                     Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     cin         In      -         10.465      -         
DB1.DAB.DRAW1.un1_error_2_add5                          cycloneii_lcell_comb     combout     Out     0.410     10.875      -         
un1_error_2_add5                                        Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                              cycloneii_lcell_ff       datain      In      -         10.875      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.923 is 5.580(51.1%) logic and 5.343(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

##### START OF AREA REPORT #####[
Design view:work.vdp(rtl)
Selecting part EP2C5Q208C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 740 of 4608 (16%)
Logic element usage by number of inputs
		  4 input functions 	 356
		  3 input functions 	 179
		  <=2 input functions 	 205
Logic elements by mode
		  normal mode            600
		  arithmetic mode        140
Total registers 343 of 4608 ( 7%)
I/O pins 62 of 158 (39%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 13 blocks (26 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             0
Sload:           0
Sclr:            0
Total ESB:      0 bits 

LPM latches:    3

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:10s; Memory used current: 51MB peak: 174MB)

Process took 0h:00m:21s realtime, 0h:00m:10s cputime
# Sun Mar 20 19:47:15 2016

###########################################################]
