INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:09:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 buffer2/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer22/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.090ns (20.416%)  route 4.249ns (79.584%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.508     0.508    buffer2/clk
                         FDRE                                         r  buffer2/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer2/outs_reg[2]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer4/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 f  buffer4/control/Memory[0][2]_i_1/O
                         net (fo=5, unplaced)         0.405     1.676    cmpi0/buffer4_outs[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     1.719 r  cmpi0/i__i_72/O
                         net (fo=1, unplaced)         0.459     2.178    cmpi0/i__i_72_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.423 r  cmpi0/i__i_53/CO[3]
                         net (fo=1, unplaced)         0.007     2.430    cmpi0/i__i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.480 r  cmpi0/i__i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.480    cmpi0/i__i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.530 r  cmpi0/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.530    cmpi0/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.580 f  cmpi0/i__i_11/CO[3]
                         net (fo=22, unplaced)        0.650     3.230    buffer10/fifo/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.273 r  buffer10/fifo/transmitValue_i_3__9/O
                         net (fo=9, unplaced)         0.285     3.558    control_merge2/tehb/control/Memory_reg[0][0]_2
                         LUT5 (Prop_lut5_I4_O)        0.043     3.601 r  control_merge2/tehb/control/i___8_i_4/O
                         net (fo=20, unplaced)        0.437     4.038    control_merge2/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.081 r  control_merge2/tehb/control/i___0_i_8/O
                         net (fo=4, unplaced)         0.268     4.349    buffer2/control/buffer15_outs_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     4.392 f  buffer2/control/i___0_i_6/O
                         net (fo=2, unplaced)         0.388     4.780    buffer25/control/addi19_result_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     4.823 r  buffer25/control/i___0_i_2/O
                         net (fo=1, unplaced)         0.377     5.200    buffer25/control/i___0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.243 f  buffer25/control/join_inputs//i___0/O
                         net (fo=1, unplaced)         0.244     5.487    buffer21/control/buffer24_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     5.530 r  buffer21/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.847    buffer22/E[0]
                         FDRE                                         r  buffer22/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1050, unset)         0.483     8.183    buffer22/clk
                         FDRE                                         r  buffer22/dataReg_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer22/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  2.108    




