// Seed: 945425035
module module_0 (
    input wand id_0,
    input wire id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    output wand id_9,
    input supply1 id_10
);
  assign id_2 = id_10;
  wire id_12;
  wire id_13;
  assign module_1.type_12 = 0;
  supply1 id_14, id_15, id_16 = 1'b0, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_9 = 1;
  wire id_23;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri id_7,
    input wand id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output wor id_22,
    input tri1 id_23,
    input supply1 id_24,
    input wand id_25,
    inout tri1 id_26,
    input supply0 id_27,
    input wire id_28
);
  assign id_9 = id_4;
  logic [7:0] id_30;
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_0,
      id_11,
      id_13,
      id_5,
      id_25,
      id_28,
      id_6,
      id_22,
      id_8
  );
  tri0 id_32;
  wire id_33;
  assign id_30[1===1] = id_15;
  assign id_0 = id_32 << 1;
endmodule
