// Seed: 1777454693
module module_0;
  initial begin : LABEL_0
    disable id_1;
  end
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    inout tri id_2,
    input supply0 id_3,
    output uwire id_4,
    input uwire id_5,
    output tri id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10
);
  tri id_12;
  module_0 modCall_1 ();
  always @(posedge 1) begin : LABEL_0
    id_0 <= 1'b0;
  end
  assign id_12 = 1;
  id_13(
      .id_0(1), .id_1(1)
  );
endmodule
