#
# Copyright (c) 2024 Justus Bergermann
# SPDX-License-Identifier: MIT
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in all
# copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
# SOFTWARE.
#
# Author: Justus Bergermann <mail@justus-bergermann.de>
#

"""This module creates the RV3264-I extension set instructions"""

from slothy.targets.riscv.riscv_super_instructions import *  # noqa: F403
from slothy.targets.riscv.riscv_instruction_core import RISCVInstruction

# the following lists maybe could be encapsulated somehow
IntegerRegisterImmediateInstructions = [
    "addi<w>",
    "slti",
    "sltiu",
    "andi",
    "ori",
    "xori",
    "slli<w>",
    "srli<w>",
    "srai<w>",
]
IntegerRegisterRegisterInstructions = [
    "and",
    "or",
    "xor",
    "add<w>",
    "slt",
    "sltu",
    "sll<w>",
    "srl<w>",
    "sub<w>",
    "sra<w>",
]
LoadInstructions = ["lb", "lbu", "lh", "lhu", "lw", "lwu", "ld"]
StoreInstructions = ["sb", "sh", "sw", "sd"]
UTypeInstructions = ["lui", "auipc"]


def generate_rv32_64_i_instructions():
    """
    Generates all instruction classes for the rv32_64_i extension set
    """

    RISCVInstruction.instr_factory(
        IntegerRegisterImmediateInstructions, RISCVIntegerRegisterImmediate
    )
    RISCVInstruction.instr_factory(
        IntegerRegisterRegisterInstructions, RISCVIntegerRegisterRegister
    )
    RISCVInstruction.instr_factory(LoadInstructions, RISCVLoad)
    RISCVInstruction.instr_factory(StoreInstructions, RISCVStore)
    RISCVInstruction.instr_factory(UTypeInstructions, RISCVUType)
    RISCVInstruction.classes_by_names.update(
        {cls.__name__: cls for cls in RISCVInstruction.dynamic_instr_classes}
    )
    return RISCVInstruction.dynamic_instr_classes


generate_rv32_64_i_instructions()
