{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 18:06:57 2015 " "Info: Processing started: Thu Mar 19 18:06:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit kirsch --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit kirsch --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kirsch EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"kirsch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 1998 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 1999 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 2000 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "95 95 " "Critical Warning: No exact pin location assignment(s) for 95 pins of 95 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_valid " "Info: Pin o_valid not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_valid } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3306 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 129 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_edge " "Info: Pin o_edge not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_edge } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3210 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_edge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 130 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[0\] " "Info: Pin o_dir\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_dir[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3234 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_dir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[1\] " "Info: Pin o_dir\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_dir[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3226 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_dir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[2\] " "Info: Pin o_dir\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_dir[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3218 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_dir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_mode\[0\] " "Info: Pin o_mode\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_mode[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3202 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_mode\[1\] " "Info: Pin o_mode\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_mode[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3194 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[0\] " "Info: Pin o_row\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3370 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[1\] " "Info: Pin o_row\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3362 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[2\] " "Info: Pin o_row\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3354 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[3\] " "Info: Pin o_row\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3346 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[4\] " "Info: Pin o_row\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[4] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3338 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[5\] " "Info: Pin o_row\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[5] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3330 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[6\] " "Info: Pin o_row\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[6] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3322 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[7\] " "Info: Pin o_row\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_row[7] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3314 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[0\] " "Info: Pin debug_led_red\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3730 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 78 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[1\] " "Info: Pin debug_led_red\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3722 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 79 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[2\] " "Info: Pin debug_led_red\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3650 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 80 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[3\] " "Info: Pin debug_led_red\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3642 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 81 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[4\] " "Info: Pin debug_led_red\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[4] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3634 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 82 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[5\] " "Info: Pin debug_led_red\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[5] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3626 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 83 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[6\] " "Info: Pin debug_led_red\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[6] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3618 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 84 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[7\] " "Info: Pin debug_led_red\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[7] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3610 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 85 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[8\] " "Info: Pin debug_led_red\[8\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[8] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3602 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 86 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[9\] " "Info: Pin debug_led_red\[9\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[9] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3594 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 87 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[10\] " "Info: Pin debug_led_red\[10\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[10] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3714 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 88 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[11\] " "Info: Pin debug_led_red\[11\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[11] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3706 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 89 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[12\] " "Info: Pin debug_led_red\[12\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[12] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3698 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 90 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[13\] " "Info: Pin debug_led_red\[13\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[13] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3690 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 91 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[14\] " "Info: Pin debug_led_red\[14\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[14] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3682 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 92 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[15\] " "Info: Pin debug_led_red\[15\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[15] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3674 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 93 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[16\] " "Info: Pin debug_led_red\[16\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[16] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3666 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 94 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[17\] " "Info: Pin debug_led_red\[17\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_red[17] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3658 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_red[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 95 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[0\] " "Info: Pin debug_led_grn\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_grn[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3778 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_grn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 96 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[1\] " "Info: Pin debug_led_grn\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_grn[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3770 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_grn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 97 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[2\] " "Info: Pin debug_led_grn\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_grn[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3762 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_grn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 98 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[3\] " "Info: Pin debug_led_grn\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_grn[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3754 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_grn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 99 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[4\] " "Info: Pin debug_led_grn\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_grn[4] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3746 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_grn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 100 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[5\] " "Info: Pin debug_led_grn\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_led_grn[5] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3738 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_led_grn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 101 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[0\] " "Info: Pin debug_num_0\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_0[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3586 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 102 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[1\] " "Info: Pin debug_num_0\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_0[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3578 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 103 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[2\] " "Info: Pin debug_num_0\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_0[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3570 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 104 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[3\] " "Info: Pin debug_num_0\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_0[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3562 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 105 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[0\] " "Info: Pin debug_num_1\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_1[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3554 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 106 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[1\] " "Info: Pin debug_num_1\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_1[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3546 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 107 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[2\] " "Info: Pin debug_num_1\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_1[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3538 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 108 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[3\] " "Info: Pin debug_num_1\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_1[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3530 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 109 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[0\] " "Info: Pin debug_num_2\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_2[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3522 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 110 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[1\] " "Info: Pin debug_num_2\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_2[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3514 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 111 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[2\] " "Info: Pin debug_num_2\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_2[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3506 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[3\] " "Info: Pin debug_num_2\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_2[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3498 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 113 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[0\] " "Info: Pin debug_num_3\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_3[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3490 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 114 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[1\] " "Info: Pin debug_num_3\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_3[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3482 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 115 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[2\] " "Info: Pin debug_num_3\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_3[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3474 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 116 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[3\] " "Info: Pin debug_num_3\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_3[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3466 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 117 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[0\] " "Info: Pin debug_num_4\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_4[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3458 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 118 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[1\] " "Info: Pin debug_num_4\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_4[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3450 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 119 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[2\] " "Info: Pin debug_num_4\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_4[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3442 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 120 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[3\] " "Info: Pin debug_num_4\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_4[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3434 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 121 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[0\] " "Info: Pin debug_num_5\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_5[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3426 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 122 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[1\] " "Info: Pin debug_num_5\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_5[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3418 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 123 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[2\] " "Info: Pin debug_num_5\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_5[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3410 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 124 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[3\] " "Info: Pin debug_num_5\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_num_5[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3402 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_num_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 125 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clock " "Info: Pin i_clock not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_clock } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3394 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 126 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_reset " "Info: Pin i_reset not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_reset } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3386 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 127 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_valid " "Info: Pin i_valid not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_valid } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3378 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 128 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[7\] " "Info: Pin i_pixel\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[7] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3242 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[6\] " "Info: Pin i_pixel\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[6] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3250 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[5\] " "Info: Pin i_pixel\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[5] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3258 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 41 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[4\] " "Info: Pin i_pixel\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[4] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3266 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[3\] " "Info: Pin i_pixel\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3274 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[2\] " "Info: Pin i_pixel\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3282 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[1\] " "Info: Pin i_pixel\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3290 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[0\] " "Info: Pin i_pixel\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_pixel[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3298 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_pixel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[1\] " "Info: Pin debug_key\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_key[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2926 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[2\] " "Info: Pin debug_key\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_key[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2926 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[3\] " "Info: Pin debug_key\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_key[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2926 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[0\] " "Info: Pin debug_switch\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[0] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 60 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[1\] " "Info: Pin debug_switch\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[1] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 61 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[2\] " "Info: Pin debug_switch\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[2] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 62 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[3\] " "Info: Pin debug_switch\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[3] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[4\] " "Info: Pin debug_switch\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[4] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[5\] " "Info: Pin debug_switch\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[5] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 65 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[6\] " "Info: Pin debug_switch\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[6] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 66 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[7\] " "Info: Pin debug_switch\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[7] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 67 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[8\] " "Info: Pin debug_switch\[8\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[8] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 68 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[9\] " "Info: Pin debug_switch\[9\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[9] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 69 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[10\] " "Info: Pin debug_switch\[10\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[10] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 70 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[11\] " "Info: Pin debug_switch\[11\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[11] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 71 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[12\] " "Info: Pin debug_switch\[12\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[12] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 72 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[13\] " "Info: Pin debug_switch\[13\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[13] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 73 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[14\] " "Info: Pin debug_switch\[14\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[14] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 74 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[15\] " "Info: Pin debug_switch\[15\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[15] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 75 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[16\] " "Info: Pin debug_switch\[16\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[16] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 76 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[17\] " "Info: Pin debug_switch\[17\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { debug_switch[17] } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 2927 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_switch[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 77 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kirsch.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'kirsch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      i_clock " "Info:    1.000      i_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_clock } } } { "kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/kirsch_logic.edf" 3394 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ECE327/proj/uw_tmp/" { { 0 { 0 ""} 0 126 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 3.3V 31 63 0 " "Info: Number of I/O pins in group: 94 (unused VREF, 3.3V VCCIO, 31 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X44_Y24 X54_Y36 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Warning: Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_valid 0 " "Info: Pin \"o_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_edge 0 " "Info: Pin \"o_edge\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[0\] 0 " "Info: Pin \"o_dir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[1\] 0 " "Info: Pin \"o_dir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[2\] 0 " "Info: Pin \"o_dir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[0\] 0 " "Info: Pin \"o_mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[1\] 0 " "Info: Pin \"o_mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[0\] 0 " "Info: Pin \"o_row\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[1\] 0 " "Info: Pin \"o_row\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[2\] 0 " "Info: Pin \"o_row\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[3\] 0 " "Info: Pin \"o_row\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[4\] 0 " "Info: Pin \"o_row\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[5\] 0 " "Info: Pin \"o_row\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[6\] 0 " "Info: Pin \"o_row\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[7\] 0 " "Info: Pin \"o_row\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[0\] 0 " "Info: Pin \"debug_led_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[1\] 0 " "Info: Pin \"debug_led_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[2\] 0 " "Info: Pin \"debug_led_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[3\] 0 " "Info: Pin \"debug_led_red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[4\] 0 " "Info: Pin \"debug_led_red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[5\] 0 " "Info: Pin \"debug_led_red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[6\] 0 " "Info: Pin \"debug_led_red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[7\] 0 " "Info: Pin \"debug_led_red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[8\] 0 " "Info: Pin \"debug_led_red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[9\] 0 " "Info: Pin \"debug_led_red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[10\] 0 " "Info: Pin \"debug_led_red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[11\] 0 " "Info: Pin \"debug_led_red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[12\] 0 " "Info: Pin \"debug_led_red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[13\] 0 " "Info: Pin \"debug_led_red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[14\] 0 " "Info: Pin \"debug_led_red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[15\] 0 " "Info: Pin \"debug_led_red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[16\] 0 " "Info: Pin \"debug_led_red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[17\] 0 " "Info: Pin \"debug_led_red\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[0\] 0 " "Info: Pin \"debug_led_grn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[1\] 0 " "Info: Pin \"debug_led_grn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[2\] 0 " "Info: Pin \"debug_led_grn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[3\] 0 " "Info: Pin \"debug_led_grn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[4\] 0 " "Info: Pin \"debug_led_grn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[5\] 0 " "Info: Pin \"debug_led_grn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[0\] 0 " "Info: Pin \"debug_num_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[1\] 0 " "Info: Pin \"debug_num_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[2\] 0 " "Info: Pin \"debug_num_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[3\] 0 " "Info: Pin \"debug_num_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[0\] 0 " "Info: Pin \"debug_num_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[1\] 0 " "Info: Pin \"debug_num_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[2\] 0 " "Info: Pin \"debug_num_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[3\] 0 " "Info: Pin \"debug_num_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[0\] 0 " "Info: Pin \"debug_num_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[1\] 0 " "Info: Pin \"debug_num_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[2\] 0 " "Info: Pin \"debug_num_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[3\] 0 " "Info: Pin \"debug_num_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[0\] 0 " "Info: Pin \"debug_num_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[1\] 0 " "Info: Pin \"debug_num_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[2\] 0 " "Info: Pin \"debug_num_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[3\] 0 " "Info: Pin \"debug_num_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[0\] 0 " "Info: Pin \"debug_num_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[1\] 0 " "Info: Pin \"debug_num_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[2\] 0 " "Info: Pin \"debug_num_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[3\] 0 " "Info: Pin \"debug_num_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[0\] 0 " "Info: Pin \"debug_num_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[1\] 0 " "Info: Pin \"debug_num_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[2\] 0 " "Info: Pin \"debug_num_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[3\] 0 " "Info: Pin \"debug_num_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/ECE327/proj/uw_tmp/kirsch.fit.smsg " "Info: Generated suppressed messages file P:/ECE327/proj/uw_tmp/kirsch.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Info: Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 19 18:07:06 2015 " "Info: Processing ended: Thu Mar 19 18:07:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
