{"Source Block": ["oh/erx/hdl/erx.v@90:100@HdlIdDef", "   wire\t\t\temesh_mmu_access;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_mmu_ctrlmode;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_mmu_data;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n"], "Clone Blocks": [["oh/erx/hdl/erx.v@88:98", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_mmu_access;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_mmu_ctrlmode;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_mmu_data;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n"], ["oh/erx/hdl/erx.v@95:105", "   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temrq_full;\t\t// From m_rq_fifo of fifo_async.v\n"], ["oh/erx/hdl/erx.v@92:102", "   wire [DW-1:0]\temesh_mmu_data;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n"], ["oh/erx/hdl/erx.v@91:101", "   wire [3:0]\t\temesh_mmu_ctrlmode;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_mmu_data;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n"], ["oh/erx/hdl/erx.v@93:103", "   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n"], ["oh/erx/hdl/erx.v@87:97", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_mmu_access;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_mmu_ctrlmode;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_mmu_data;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n"], ["oh/erx/hdl/erx.v@89:99", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_mmu_access;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_mmu_ctrlmode;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_mmu_data;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_mmu_datamode;\t// From emmu of emmu.v\n   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n"], ["oh/erx/hdl/erx.v@94:104", "   wire [63:0]\t\temesh_mmu_dstaddr;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n   wire\t\t\temesh_mmu_write;\t// From emmu of emmu.v\n   wire\t\t\temesh_rx_access;\t// From erx_protocol of erx_protocol.v\n   wire [3:0]\t\temesh_rx_ctrlmode;\t// From erx_protocol of erx_protocol.v\n   wire [31:0]\t\temesh_rx_data;\t\t// From erx_protocol of erx_protocol.v\n   wire [1:0]\t\temesh_rx_datamode;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_rd_wait;\t// From erx_disty of erx_disty.v\n   wire [31:0]\t\temesh_rx_srcaddr;\t// From erx_protocol of erx_protocol.v\n   wire\t\t\temesh_rx_wr_wait;\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_rx_write;\t\t// From erx_protocol of erx_protocol.v\n"]], "Diff Content": {"Delete": [[95, "   wire [AW-1:0]\temesh_mmu_srcaddr;\t// From emmu of emmu.v\n"]], "Add": []}}