INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lzhx/Developer/Repositories/cs391r1/lab4/lab4.srcs/sim_1/new/test_simulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_simulation
