###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:49 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin RegX_1/\Reg_reg[4] /CK 
Endpoint:   RegX_1/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73430
- Setup                       0.11320
+ Phase Shift                 3.50000
= Required Time               4.12110
- Arrival Time                1.52770
= Slack Time                  2.59340
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.59340 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.05290 | 
     | clk__L2_I8         | A ^ -> Z ^   | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 |  3.32590 | 
     | RegX_1/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.03420 | 0.40730 | 1.13980 |  3.73320 | 
     | U1371              | A ^ -> ZN v  | INV_X1    | 0.01670 | 0.03620 | 1.17600 |  3.76940 | 
     | U507               | B2 v -> ZN ^ | OAI22_X1  | 0.12320 | 0.15560 | 1.33160 |  3.92500 | 
     | RegX_1/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.13630 | 0.06240 | 1.39400 |  3.98740 | 
     | RegX_1/U10         | A v -> ZN ^  | OAI21_X1  | 0.23490 | 0.13360 | 1.52760 |  4.12100 | 
     | RegX_1/\Reg_reg[4] | D ^          | DFFR_X1   | 0.23490 | 0.00010 | 1.52770 |  4.12110 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.59340 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.13390 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 | -1.86090 | 
     | RegX_1/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13960 | 0.00180 | 0.73430 | -1.85910 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_0/\Reg_reg[7] /CK 
Endpoint:   RegX_0/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_0/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.72630
- Setup                       0.11140
+ Phase Shift                 3.50000
= Required Time               4.11490
- Arrival Time                1.51830
= Slack Time                  2.59660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.59660 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.05610 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 |  3.32160 | 
     | RegX_0/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1   | 0.03360 | 0.40530 | 1.13030 |  3.72690 | 
     | U1265              | A ^ -> ZN v  | INV_X1    | 0.01660 | 0.03590 | 1.16620 |  3.76280 | 
     | U789               | B2 v -> ZN ^ | OAI22_X1  | 0.12410 | 0.15600 | 1.32220 |  3.91880 | 
     | RegX_0/U17         | A1 ^ -> ZN v | NAND2_X1  | 0.13850 | 0.06510 | 1.38730 |  3.98390 | 
     | RegX_0/U16         | A v -> ZN ^  | OAI21_X1  | 0.22610 | 0.13090 | 1.51820 |  4.11480 | 
     | RegX_0/\Reg_reg[7] | D ^          | DFFR_X1   | 0.22610 | 0.00010 | 1.51830 |  4.11490 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.59660 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.13710 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 | -1.87160 | 
     | RegX_0/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.13620 | 0.00130 | 0.72630 | -1.87030 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_2/\Reg_reg[3] /CK 
Endpoint:   RegX_2/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73440
- Setup                       0.10980
+ Phase Shift                 3.50000
= Required Time               4.12460
- Arrival Time                1.52560
= Slack Time                  2.59900
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.59900 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.05850 | 
     | clk__L2_I8         | A ^ -> Z ^   | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 |  3.33150 | 
     | RegX_2/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06290 | 0.43700 | 1.16950 |  3.76850 | 
     | U216               | B2 ^ -> ZN v | AOI22_X1  | 0.21220 | 0.06630 | 1.23580 |  3.83480 | 
     | U215               | A v -> ZN ^  | INV_X1    | 0.05920 | 0.11630 | 1.35210 |  3.95110 | 
     | RegX_2/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.13580 | 0.04750 | 1.39960 |  3.99860 | 
     | RegX_2/U8          | A v -> ZN ^  | OAI21_X1  | 0.21760 | 0.12600 | 1.52560 |  4.12460 | 
     | RegX_2/\Reg_reg[3] | D ^          | DFFR_X1   | 0.21760 | 0.00000 | 1.52560 |  4.12460 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.59900 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.13950 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 | -1.86650 | 
     | RegX_2/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13960 | 0.00190 | 0.73440 | -1.86460 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_3/\Reg_reg[5] /CK 
Endpoint:   RegX_3/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73440
- Setup                       0.11050
+ Phase Shift                 3.50000
= Required Time               4.12390
- Arrival Time                1.52460
= Slack Time                  2.59930
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.59930 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.05880 | 
     | clk__L2_I8         | A ^ -> Z ^   | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 |  3.33180 | 
     | RegX_3/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1   | 0.05910 | 0.43330 | 1.16580 |  3.76510 | 
     | U145               | B2 ^ -> ZN v | AOI22_X1  | 0.21430 | 0.06620 | 1.23200 |  3.83130 | 
     | U144               | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11680 | 1.34880 |  3.94810 | 
     | RegX_3/U13         | A1 ^ -> ZN v | NAND2_X1  | 0.13630 | 0.04790 | 1.39670 |  3.99600 | 
     | RegX_3/U12         | A v -> ZN ^  | OAI21_X1  | 0.22140 | 0.12790 | 1.52460 |  4.12390 | 
     | RegX_3/\Reg_reg[5] | D ^          | DFFR_X1   | 0.22140 | 0.00000 | 1.52460 |  4.12390 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.59930 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.13980 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 | -1.86680 | 
     | RegX_3/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13960 | 0.00190 | 0.73440 | -1.86490 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_3/\Reg_reg[4] /CK 
Endpoint:   RegX_3/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73430
- Setup                       0.11090
+ Phase Shift                 3.50000
= Required Time               4.12340
- Arrival Time                1.52380
= Slack Time                  2.59960
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.59960 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.05910 | 
     | clk__L2_I8         | A ^ -> Z ^   | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 |  3.33210 | 
     | RegX_3/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.05880 | 0.43290 | 1.16540 |  3.76500 | 
     | U147               | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06440 | 1.22980 |  3.82940 | 
     | U146               | A v -> ZN ^  | INV_X1    | 0.05920 | 0.11620 | 1.34600 |  3.94560 | 
     | RegX_3/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.13740 | 0.04870 | 1.39470 |  3.99430 | 
     | RegX_3/U10         | A v -> ZN ^  | OAI21_X1  | 0.22320 | 0.12910 | 1.52380 |  4.12340 | 
     | RegX_3/\Reg_reg[4] | D ^          | DFFR_X1   | 0.22320 | 0.00000 | 1.52380 |  4.12340 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.59960 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.14010 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 | -1.86710 | 
     | RegX_3/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13960 | 0.00180 | 0.73430 | -1.86530 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_3/\Reg_reg[7] /CK 
Endpoint:   RegX_3/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.72610
- Setup                       0.11100
+ Phase Shift                 3.50000
= Required Time               4.11510
- Arrival Time                1.51310
= Slack Time                  2.60200
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.60200 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.06150 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 |  3.32700 | 
     | RegX_3/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1   | 0.05960 | 0.43210 | 1.15710 |  3.75910 | 
     | U141               | B2 ^ -> ZN v | AOI22_X1  | 0.21190 | 0.06480 | 1.22190 |  3.82390 | 
     | U140               | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11650 | 1.33840 |  3.94040 | 
     | RegX_3/U17         | A1 ^ -> ZN v | NAND2_X1  | 0.13430 | 0.04650 | 1.38490 |  3.98690 | 
     | RegX_3/U16         | A v -> ZN ^  | OAI21_X1  | 0.22450 | 0.12820 | 1.51310 |  4.11510 | 
     | RegX_3/\Reg_reg[7] | D ^          | DFFR_X1   | 0.22450 | 0.00000 | 1.51310 |  4.11510 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.60200 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.14250 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 | -1.87700 | 
     | RegX_3/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.13620 | 0.00110 | 0.72610 | -1.87590 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_2/\Reg_reg[5] /CK 
Endpoint:   RegX_2/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.72640
- Setup                       0.10950
+ Phase Shift                 3.50000
= Required Time               4.11690
- Arrival Time                1.51480
= Slack Time                  2.60210
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.60210 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.06160 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 |  3.32710 | 
     | RegX_2/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1   | 0.06320 | 0.43590 | 1.16090 |  3.76300 | 
     | U212               | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06640 | 1.22730 |  3.82940 | 
     | U211               | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11630 | 1.34360 |  3.94570 | 
     | RegX_2/U13         | A1 ^ -> ZN v | NAND2_X1  | 0.13410 | 0.04630 | 1.38990 |  3.99200 | 
     | RegX_2/U12         | A v -> ZN ^  | OAI21_X1  | 0.21680 | 0.12490 | 1.51480 |  4.11690 | 
     | RegX_2/\Reg_reg[5] | D ^          | DFFR_X1   | 0.21680 | 0.00000 | 1.51480 |  4.11690 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.60210 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.14260 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 | -1.87710 | 
     | RegX_2/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13620 | 0.00140 | 0.72640 | -1.87570 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_2/\Reg_reg[4] /CK 
Endpoint:   RegX_2/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73440
- Setup                       0.07460
+ Phase Shift                 3.50000
= Required Time               4.15980
- Arrival Time                1.52920
= Slack Time                  2.63060
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.63060 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.09010 | 
     | clk__L2_I8         | A ^ -> Z ^   | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 |  3.36310 | 
     | RegX_2/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.06020 | 0.43440 | 1.16690 |  3.79750 | 
     | U214               | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06520 | 1.23210 |  3.86270 | 
     | U213               | A v -> ZN ^  | INV_X1    | 0.06120 | 0.12080 | 1.35290 |  3.98350 | 
     | RegX_2/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.13580 | 0.04810 | 1.40100 |  4.03160 | 
     | RegX_2/U10         | A v -> ZN ^  | OAI21_X1  | 0.07780 | 0.12820 | 1.52920 |  4.15980 | 
     | RegX_2/\Reg_reg[4] | D ^          | DFFR_X1   | 0.07780 | 0.00000 | 1.52920 |  4.15980 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.63060 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.17110 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 | -1.89810 | 
     | RegX_2/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13960 | 0.00190 | 0.73440 | -1.89620 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_3/\Reg_reg[6] /CK 
Endpoint:   RegX_3/\Reg_reg[6] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[6] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.72610
- Setup                       0.07340
+ Phase Shift                 3.50000
= Required Time               4.15270
- Arrival Time                1.51710
= Slack Time                  2.63560
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.63560 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.09510 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 |  3.36060 | 
     | RegX_3/\Reg_reg[6] | CK ^ -> Q ^  | DFFR_X1   | 0.05850 | 0.43100 | 1.15600 |  3.79160 | 
     | U143               | B2 ^ -> ZN v | AOI22_X1  | 0.21610 | 0.06710 | 1.22310 |  3.85870 | 
     | U142               | A v -> ZN ^  | INV_X1    | 0.06120 | 0.12060 | 1.34370 |  3.97930 | 
     | RegX_3/U15         | A1 ^ -> ZN v | NAND2_X1  | 0.13530 | 0.04770 | 1.39140 |  4.02700 | 
     | RegX_3/U14         | A v -> ZN ^  | OAI21_X1  | 0.07510 | 0.12570 | 1.51710 |  4.15270 | 
     | RegX_3/\Reg_reg[6] | D ^          | DFFR_X1   | 0.07510 | 0.00000 | 1.51710 |  4.15270 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.63560 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.17610 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 | -1.91060 | 
     | RegX_3/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13620 | 0.00110 | 0.72610 | -1.90950 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74400
- Setup                       0.07930
+ Phase Shift                 3.50000
= Required Time               4.16470
- Arrival Time                1.51890
= Slack Time                  2.64580
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.64580 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.10530 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.38650 | 
     | RegX_26/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06220 | 0.43830 | 1.17900 |  3.82480 | 
     | U366                | B2 ^ -> ZN v | AOI22_X1  | 0.21310 | 0.06650 | 1.24550 |  3.89130 | 
     | U365                | A v -> ZN ^  | INV_X1    | 0.06420 | 0.12740 | 1.37290 |  4.01870 | 
     | RegX_26/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07580 | 0.05110 | 1.42400 |  4.06980 | 
     | RegX_26/U2          | A v -> ZN ^  | OAI21_X1  | 0.08890 | 0.09490 | 1.51890 |  4.16470 | 
     | RegX_26/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08890 | 0.00000 | 1.51890 |  4.16470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.64580 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.18630 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.90510 | 
     | RegX_26/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -1.90180 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74380
- Setup                       0.08030
+ Phase Shift                 3.50000
= Required Time               4.16350
- Arrival Time                1.51210
= Slack Time                  2.65140
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65140 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11090 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.39210 | 
     | RegX_27/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06200 | 0.43790 | 1.17860 |  3.83000 | 
     | U333                | B2 ^ -> ZN v | AOI22_X1  | 0.21310 | 0.06640 | 1.24500 |  3.89640 | 
     | U332                | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11680 | 1.36180 |  4.01320 | 
     | RegX_27/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07850 | 0.05190 | 1.41370 |  4.06510 | 
     | RegX_27/U2          | A v -> ZN ^  | OAI21_X1  | 0.09140 | 0.09840 | 1.51210 |  4.16350 | 
     | RegX_27/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09140 | 0.00000 | 1.51210 |  4.16350 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65140 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19190 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.91070 | 
     | RegX_27/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14180 | 0.00310 | 0.74380 | -1.90760 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_27/\Reg_reg[1] /CK 
Endpoint:   RegX_27/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74400
- Setup                       0.08090
+ Phase Shift                 3.50000
= Required Time               4.16310
- Arrival Time                1.50680
= Slack Time                  2.65630
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65630 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11580 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.39700 | 
     | RegX_27/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1   | 0.06450 | 0.44050 | 1.18120 |  3.83750 | 
     | U319                | B2 ^ -> ZN v | AOI22_X1  | 0.21340 | 0.06790 | 1.24910 |  3.90540 | 
     | U318                | A v -> ZN ^  | INV_X1    | 0.06250 | 0.12360 | 1.37270 |  4.02900 | 
     | RegX_27/U5          | A1 ^ -> ZN v | NAND2_X1  | 0.05710 | 0.04770 | 1.42040 |  4.07670 | 
     | RegX_27/U4          | A v -> ZN ^  | OAI21_X1  | 0.09290 | 0.08640 | 1.50680 |  4.16310 | 
     | RegX_27/\Reg_reg[1] | D ^          | DFFR_X1   | 0.09290 | 0.00000 | 1.50680 |  4.16310 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65630 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19680 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.91560 | 
     | RegX_27/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -1.91230 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_16/\Reg_reg[0] /CK 
Endpoint:   RegX_16/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74820
- Setup                       0.08030
+ Phase Shift                 3.50000
= Required Time               4.16790
- Arrival Time                1.51100
= Slack Time                  2.65690
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65690 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11640 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.40180 | 
     | RegX_16/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03330 | 0.40940 | 1.15430 |  3.81120 | 
     | U1706               | A ^ -> ZN v  | INV_X1    | 0.01700 | 0.03650 | 1.19080 |  3.84770 | 
     | U617                | B2 v -> ZN ^ | OAI22_X1  | 0.12390 | 0.15770 | 1.34850 |  4.00540 | 
     | RegX_16/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07560 | 0.06620 | 1.41470 |  4.07160 | 
     | RegX_16/U2          | A v -> ZN ^  | OAI21_X1  | 0.09100 | 0.09630 | 1.51100 |  4.16790 | 
     | RegX_16/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09100 | 0.00000 | 1.51100 |  4.16790 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65690 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19740 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.91200 | 
     | RegX_16/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14590 | 0.00330 | 0.74820 | -1.90870 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_28/\Reg_reg[0] /CK 
Endpoint:   RegX_28/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_28/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73720
- Setup                       0.08010
+ Phase Shift                 3.50000
= Required Time               4.15710
- Arrival Time                1.50000
= Slack Time                  2.65710
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65710 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11660 | 
     | clk__L2_I9          | A ^ -> Z ^   | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 |  3.38860 | 
     | RegX_28/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06220 | 0.43930 | 1.17080 |  3.82790 | 
     | U300                | B2 ^ -> ZN v | AOI22_X1  | 0.21330 | 0.06670 | 1.23750 |  3.89460 | 
     | U299                | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11680 | 1.35430 |  4.01140 | 
     | RegX_28/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07040 | 0.04940 | 1.40370 |  4.06080 | 
     | RegX_28/U2          | A v -> ZN ^  | OAI21_X1  | 0.09130 | 0.09620 | 1.49990 |  4.15700 | 
     | RegX_28/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09130 | 0.00010 | 1.50000 |  4.15710 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65710 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19760 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -1.92560 | 
     | RegX_28/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13650 | 0.00570 | 0.73720 | -1.91990 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_14/\Reg_reg[13] /CK 
Endpoint:   RegX_14/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74380
- Setup                       0.07980
+ Phase Shift                 3.50000
= Required Time               4.16400
- Arrival Time                1.50660
= Slack Time                  2.65740
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.65740 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11690 | 
     | clk__L2_I11          | A ^ -> Z ^   | CLKBUF_X3 | 0.13970 | 0.27920 | 0.73870 |  3.39610 | 
     | RegX_14/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1   | 0.06440 | 0.44170 | 1.18040 |  3.83780 | 
     | U675                 | B2 ^ -> ZN v | AOI22_X1  | 0.21400 | 0.06810 | 1.24850 |  3.90590 | 
     | U674                 | A v -> ZN ^  | INV_X1    | 0.06200 | 0.12240 | 1.37090 |  4.02830 | 
     | RegX_14/U29          | A1 ^ -> ZN v | NAND2_X1  | 0.05500 | 0.04980 | 1.42070 |  4.07810 | 
     | RegX_14/U28          | A v -> ZN ^  | OAI21_X1  | 0.09030 | 0.08580 | 1.50650 |  4.16390 | 
     | RegX_14/\Reg_reg[13] | D ^          | DFFR_X1   | 0.09030 | 0.00010 | 1.50660 |  4.16400 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.65740 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19790 | 
     | clk__L2_I11          | A ^ -> Z ^ | CLKBUF_X3 | 0.13970 | 0.27920 | 0.73870 | -1.91870 | 
     | RegX_14/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13970 | 0.00510 | 0.74380 | -1.91360 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_23/\Reg_reg[0] /CK 
Endpoint:   RegX_23/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_23/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73750
- Setup                       0.07740
+ Phase Shift                 3.50000
= Required Time               4.16010
- Arrival Time                1.50230
= Slack Time                  2.65780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65780 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11730 | 
     | clk__L2_I5          | A ^ -> Z ^   | CLKBUF_X3 | 0.13770 | 0.27740 | 0.73690 |  3.39470 | 
     | RegX_23/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.05910 | 0.43150 | 1.16840 |  3.82620 | 
     | U433                | B2 ^ -> ZN v | AOI22_X1  | 0.21560 | 0.06700 | 1.23540 |  3.89320 | 
     | U432                | A v -> ZN ^  | INV_X1    | 0.06200 | 0.12230 | 1.35770 |  4.01550 | 
     | RegX_23/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07070 | 0.05200 | 1.40970 |  4.06750 | 
     | RegX_23/U2          | A v -> ZN ^  | OAI21_X1  | 0.08460 | 0.09260 | 1.50230 |  4.16010 | 
     | RegX_23/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08460 | 0.00000 | 1.50230 |  4.16010 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65780 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19830 | 
     | clk__L2_I5          | A ^ -> Z ^ | CLKBUF_X3 | 0.13770 | 0.27740 | 0.73690 | -1.92090 | 
     | RegX_23/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13770 | 0.00060 | 0.73750 | -1.92030 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_21/\Reg_reg[4] /CK 
Endpoint:   RegX_21/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_21/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73780
- Setup                       0.07760
+ Phase Shift                 3.50000
= Required Time               4.16020
- Arrival Time                1.50200
= Slack Time                  2.65820
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65820 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11770 | 
     | clk__L2_I5          | A ^ -> Z ^   | CLKBUF_X3 | 0.13770 | 0.27740 | 0.73690 |  3.39510 | 
     | RegX_21/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.03290 | 0.40450 | 1.14140 |  3.79960 | 
     | U1358               | A ^ -> ZN v  | INV_X1    | 0.01670 | 0.03580 | 1.17720 |  3.83540 | 
     | U473                | B2 v -> ZN ^ | OAI22_X1  | 0.13470 | 0.17370 | 1.35090 |  4.00910 | 
     | RegX_21/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.05400 | 0.06810 | 1.41900 |  4.07720 | 
     | RegX_21/U10         | A v -> ZN ^  | OAI21_X1  | 0.08510 | 0.08300 | 1.50200 |  4.16020 | 
     | RegX_21/\Reg_reg[4] | D ^          | DFFR_X1   | 0.08510 | 0.00000 | 1.50200 |  4.16020 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65820 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19870 | 
     | clk__L2_I5          | A ^ -> Z ^ | CLKBUF_X3 | 0.13770 | 0.27740 | 0.73690 | -1.92130 | 
     | RegX_21/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13770 | 0.00090 | 0.73780 | -1.92040 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_25/\Reg_reg[0] /CK 
Endpoint:   RegX_25/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74400
- Setup                       0.07910
+ Phase Shift                 3.50000
= Required Time               4.16490
- Arrival Time                1.50560
= Slack Time                  2.65930
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65930 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11880 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.40000 | 
     | RegX_25/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03370 | 0.40880 | 1.14950 |  3.80880 | 
     | U1727               | A ^ -> ZN v  | INV_X1    | 0.01810 | 0.03870 | 1.18820 |  3.84750 | 
     | U383                | B2 v -> ZN ^ | OAI22_X1  | 0.12270 | 0.15650 | 1.34470 |  4.00400 | 
     | RegX_25/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07590 | 0.06630 | 1.41100 |  4.07030 | 
     | RegX_25/U2          | A v -> ZN ^  | OAI21_X1  | 0.08840 | 0.09460 | 1.50560 |  4.16490 | 
     | RegX_25/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08840 | 0.00000 | 1.50560 |  4.16490 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65930 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19980 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.91860 | 
     | RegX_25/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -1.91530 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_29/\Reg_reg[0] /CK 
Endpoint:   RegX_29/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73590
- Setup                       0.07700
+ Phase Shift                 3.50000
= Required Time               4.15890
- Arrival Time                1.49950
= Slack Time                  2.65940
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65940 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11890 | 
     | clk__L2_I9          | A ^ -> Z ^   | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 |  3.39090 | 
     | RegX_29/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06520 | 0.44100 | 1.17250 |  3.83190 | 
     | U267                | B2 ^ -> ZN v | AOI22_X1  | 0.21410 | 0.06860 | 1.24110 |  3.90050 | 
     | U266                | A v -> ZN ^  | INV_X1    | 0.05990 | 0.11760 | 1.35870 |  4.01810 | 
     | RegX_29/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07050 | 0.04960 | 1.40830 |  4.06770 | 
     | RegX_29/U2          | A v -> ZN ^  | OAI21_X1  | 0.08380 | 0.09120 | 1.49950 |  4.15890 | 
     | RegX_29/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08380 | 0.00000 | 1.49950 |  4.15890 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65940 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.19990 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -1.92790 | 
     | RegX_29/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13650 | 0.00440 | 0.73590 | -1.92350 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_4/\Reg_reg[0] /CK 
Endpoint:   RegX_4/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_4/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73380
- Setup                       0.08140
+ Phase Shift                 3.50000
= Required Time               4.15240
- Arrival Time                1.49280
= Slack Time                  2.65960
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.65960 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11910 | 
     | clk__L2_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 |  3.39240 | 
     | RegX_4/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03240 | 0.40350 | 1.13630 |  3.79590 | 
     | U1754              | A ^ -> ZN v  | INV_X1    | 0.01600 | 0.03440 | 1.17070 |  3.83030 | 
     | U134               | B2 v -> ZN ^ | OAI22_X1  | 0.12370 | 0.15680 | 1.32750 |  3.98710 | 
     | RegX_4/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07970 | 0.06610 | 1.39360 |  4.05320 | 
     | RegX_4/U2          | A v -> ZN ^  | OAI21_X1  | 0.09440 | 0.09920 | 1.49280 |  4.15240 | 
     | RegX_4/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09440 | 0.00000 | 1.49280 |  4.15240 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.65960 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20010 | 
     | clk__L2_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 | -1.92680 | 
     | RegX_4/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13640 | 0.00100 | 0.73380 | -1.92580 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_27/\Reg_reg[13] /CK 
Endpoint:   RegX_27/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73550
- Setup                       0.07970
+ Phase Shift                 3.50000
= Required Time               4.15580
- Arrival Time                1.49610
= Slack Time                  2.65970
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.65970 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11920 | 
     | clk__L2_I4           | A ^ -> Z ^   | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 |  3.39390 | 
     | RegX_27/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1   | 0.06760 | 0.44080 | 1.17500 |  3.83470 | 
     | U325                 | B2 ^ -> ZN v | AOI22_X1  | 0.21440 | 0.06980 | 1.24480 |  3.90450 | 
     | U324                 | A v -> ZN ^  | INV_X1    | 0.05990 | 0.11770 | 1.36250 |  4.02220 | 
     | RegX_27/U29          | A1 ^ -> ZN v | NAND2_X1  | 0.05860 | 0.04830 | 1.41080 |  4.07050 | 
     | RegX_27/U28          | A v -> ZN ^  | OAI21_X1  | 0.09010 | 0.08530 | 1.49610 |  4.15580 | 
     | RegX_27/\Reg_reg[13] | D ^          | DFFR_X1   | 0.09010 | 0.00000 | 1.49610 |  4.15580 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.65970 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20020 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -1.92550 | 
     | RegX_27/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13890 | 0.00130 | 0.73550 | -1.92420 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_13/\Reg_reg[0] /CK 
Endpoint:   RegX_13/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75160
- Setup                       0.08000
+ Phase Shift                 3.50000
= Required Time               4.17160
- Arrival Time                1.51170
= Slack Time                  2.65990
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.65990 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11940 | 
     | clk__L2_I12         | A ^ -> Z ^   | CLKBUF_X3 | 0.14540 | 0.28850 | 0.74800 |  3.40790 | 
     | RegX_13/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03220 | 0.40810 | 1.15610 |  3.81600 | 
     | U1785               | A ^ -> ZN v  | INV_X1    | 0.01740 | 0.03680 | 1.19290 |  3.85280 | 
     | U700                | B2 v -> ZN ^ | OAI22_X1  | 0.12310 | 0.15690 | 1.34980 |  4.00970 | 
     | RegX_13/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07230 | 0.06620 | 1.41600 |  4.07590 | 
     | RegX_13/U2          | A v -> ZN ^  | OAI21_X1  | 0.09030 | 0.09570 | 1.51170 |  4.17160 | 
     | RegX_13/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09030 | 0.00000 | 1.51170 |  4.17160 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.65990 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20040 | 
     | clk__L2_I12         | A ^ -> Z ^ | CLKBUF_X3 | 0.14540 | 0.28850 | 0.74800 | -1.91190 | 
     | RegX_13/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14540 | 0.00360 | 0.75160 | -1.90830 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_5/\Reg_reg[0] /CK 
Endpoint:   RegX_5/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73440
- Setup                       0.08020
+ Phase Shift                 3.50000
= Required Time               4.15420
- Arrival Time                1.49400
= Slack Time                  2.66020
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.66020 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.11970 | 
     | clk__L2_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 |  3.39300 | 
     | RegX_5/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03220 | 0.40390 | 1.13670 |  3.79690 | 
     | U1758              | A ^ -> ZN v  | INV_X1    | 0.01630 | 0.03480 | 1.17150 |  3.83170 | 
     | U117               | B2 v -> ZN ^ | OAI22_X1  | 0.12460 | 0.15850 | 1.33000 |  3.99020 | 
     | RegX_5/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.08000 | 0.06660 | 1.39660 |  4.05680 | 
     | RegX_5/U2          | A v -> ZN ^  | OAI21_X1  | 0.09160 | 0.09740 | 1.49400 |  4.15420 | 
     | RegX_5/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09160 | 0.00000 | 1.49400 |  4.15420 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.66020 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20070 | 
     | clk__L2_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 | -1.92740 | 
     | RegX_5/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13640 | 0.00160 | 0.73440 | -1.92580 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_22/\Reg_reg[5] /CK 
Endpoint:   RegX_22/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73380
- Setup                       0.07660
+ Phase Shift                 3.50000
= Required Time               4.15720
- Arrival Time                1.49660
= Slack Time                  2.66060
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66060 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12010 | 
     | clk__L2_I9          | A ^ -> Z ^   | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 |  3.39210 | 
     | RegX_22/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1   | 0.06840 | 0.44200 | 1.17350 |  3.83410 | 
     | U444                | B2 ^ -> ZN v | AOI22_X1  | 0.21480 | 0.07040 | 1.24390 |  3.90450 | 
     | U443                | A v -> ZN ^  | INV_X1    | 0.06330 | 0.12520 | 1.36910 |  4.02970 | 
     | RegX_22/U13         | A1 ^ -> ZN v | NAND2_X1  | 0.05110 | 0.04790 | 1.41700 |  4.07760 | 
     | RegX_22/U12         | A v -> ZN ^  | OAI21_X1  | 0.08280 | 0.07960 | 1.49660 |  4.15720 | 
     | RegX_22/\Reg_reg[5] | D ^          | DFFR_X1   | 0.08280 | 0.00000 | 1.49660 |  4.15720 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66060 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20110 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -1.92910 | 
     | RegX_22/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13650 | 0.00230 | 0.73380 | -1.92680 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_1/\Reg_reg[5] /CK 
Endpoint:   RegX_1/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.72660
- Setup                       0.11020
+ Phase Shift                 3.50000
= Required Time               4.11640
- Arrival Time                1.45580
= Slack Time                  2.66060
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.66060 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12010 | 
     | clk__L2_I7         | A ^ -> Z ^   | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 |  3.38560 | 
     | RegX_1/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1   | 0.03190 | 0.40340 | 1.12840 |  3.78900 | 
     | U1336              | A ^ -> ZN v  | INV_X1    | 0.01720 | 0.03640 | 1.16480 |  3.82540 | 
     | U506               | B2 v -> ZN ^ | OAI22_X1  | 0.12240 | 0.15550 | 1.32030 |  3.98090 | 
     | RegX_1/U13         | A1 ^ -> ZN v | NAND2_X1  | 0.03720 | 0.06270 | 1.38300 |  4.04360 | 
     | RegX_1/U12         | A v -> ZN ^  | OAI21_X1  | 0.22020 | 0.07280 | 1.45580 |  4.11640 | 
     | RegX_1/\Reg_reg[5] | D ^          | DFFR_X1   | 0.22020 | 0.00000 | 1.45580 |  4.11640 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.66060 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20110 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 | -1.93560 | 
     | RegX_1/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13620 | 0.00160 | 0.72660 | -1.93400 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_11/\Reg_reg[0] /CK 
Endpoint:   RegX_11/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_11/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73930
- Setup                       0.07840
+ Phase Shift                 3.50000
= Required Time               4.16090
- Arrival Time                1.50020
= Slack Time                  2.66070
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66070 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12020 | 
     | clk__L2_I6          | A ^ -> Z ^   | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 |  3.39740 | 
     | RegX_11/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.05970 | 0.43350 | 1.17020 |  3.83090 | 
     | U750                | B2 ^ -> ZN v | AOI22_X1  | 0.21250 | 0.06510 | 1.23530 |  3.89600 | 
     | U749                | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11690 | 1.35220 |  4.01290 | 
     | RegX_11/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07220 | 0.05260 | 1.40480 |  4.06550 | 
     | RegX_11/U2          | A v -> ZN ^  | OAI21_X1  | 0.08720 | 0.09540 | 1.50020 |  4.16090 | 
     | RegX_11/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08720 | 0.00000 | 1.50020 |  4.16090 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66070 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20120 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -1.92400 | 
     | RegX_11/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13540 | 0.00260 | 0.73930 | -1.92140 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_24/\Reg_reg[0] /CK 
Endpoint:   RegX_24/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_24/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74080
- Setup                       0.07950
+ Phase Shift                 3.50000
= Required Time               4.16130
- Arrival Time                1.49950
= Slack Time                  2.66180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66180 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12130 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.40250 | 
     | RegX_24/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03190 | 0.40330 | 1.14400 |  3.80580 | 
     | U1725               | A ^ -> ZN v  | INV_X1    | 0.01700 | 0.03610 | 1.18010 |  3.84190 | 
     | U400                | B2 v -> ZN ^ | OAI22_X1  | 0.12280 | 0.15610 | 1.33620 |  3.99800 | 
     | RegX_24/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07680 | 0.06750 | 1.40370 |  4.06550 | 
     | RegX_24/U2          | A v -> ZN ^  | OAI21_X1  | 0.08930 | 0.09580 | 1.49950 |  4.16130 | 
     | RegX_24/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08930 | 0.00000 | 1.49950 |  4.16130 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66180 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20230 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.92110 | 
     | RegX_24/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14180 | 0.00010 | 0.74080 | -1.92100 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_27/\Reg_reg[4] /CK 
Endpoint:   RegX_27/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74870
- Setup                       0.08000
+ Phase Shift                 3.50000
= Required Time               4.16870
- Arrival Time                1.50690
= Slack Time                  2.66180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66180 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12130 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.40670 | 
     | RegX_27/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.06690 | 0.44440 | 1.18930 |  3.85110 | 
     | U313                | B2 ^ -> ZN v | AOI22_X1  | 0.21450 | 0.06940 | 1.25870 |  3.92050 | 
     | U312                | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11680 | 1.37550 |  4.03730 | 
     | RegX_27/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.05710 | 0.04680 | 1.42230 |  4.08410 | 
     | RegX_27/U10         | A v -> ZN ^  | OAI21_X1  | 0.09020 | 0.08460 | 1.50690 |  4.16870 | 
     | RegX_27/\Reg_reg[4] | D ^          | DFFR_X1   | 0.09020 | 0.00000 | 1.50690 |  4.16870 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66180 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20230 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.91690 | 
     | RegX_27/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.14590 | 0.00380 | 0.74870 | -1.91310 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_21/\Reg_reg[10] /CK 
Endpoint:   RegX_21/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_21/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73800
- Setup                       0.08240
+ Phase Shift                 3.50000
= Required Time               4.15560
- Arrival Time                1.49370
= Slack Time                  2.66190
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.66190 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12140 | 
     | clk__L2_I5           | A ^ -> Z ^   | CLKBUF_X3 | 0.13770 | 0.27740 | 0.73690 |  3.39880 | 
     | RegX_21/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1   | 0.03210 | 0.40350 | 1.14040 |  3.80230 | 
     | U1673                | A ^ -> ZN v  | INV_X1    | 0.01670 | 0.03570 | 1.17610 |  3.83800 | 
     | U482                 | B2 v -> ZN ^ | OAI22_X1  | 0.12820 | 0.16420 | 1.34030 |  4.00220 | 
     | RegX_21/U23          | A1 ^ -> ZN v | NAND2_X1  | 0.06150 | 0.06350 | 1.40380 |  4.06570 | 
     | RegX_21/U22          | A v -> ZN ^  | OAI21_X1  | 0.09690 | 0.08980 | 1.49360 |  4.15550 | 
     | RegX_21/\Reg_reg[10] | D ^          | DFFR_X1   | 0.09690 | 0.00010 | 1.49370 |  4.15560 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.66190 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20240 | 
     | clk__L2_I5           | A ^ -> Z ^ | CLKBUF_X3 | 0.13770 | 0.27740 | 0.73690 | -1.92500 | 
     | RegX_21/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13770 | 0.00110 | 0.73800 | -1.92390 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_17/\Reg_reg[0] /CK 
Endpoint:   RegX_17/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74850
- Setup                       0.07990
+ Phase Shift                 3.50000
= Required Time               4.16860
- Arrival Time                1.50670
= Slack Time                  2.66190
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66190 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12140 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.40680 | 
     | RegX_17/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03330 | 0.40970 | 1.15460 |  3.81650 | 
     | U1708               | A ^ -> ZN v  | INV_X1    | 0.01620 | 0.03500 | 1.18960 |  3.85150 | 
     | U600                | B2 v -> ZN ^ | OAI22_X1  | 0.12280 | 0.15560 | 1.34520 |  4.00710 | 
     | RegX_17/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07560 | 0.06600 | 1.41120 |  4.07310 | 
     | RegX_17/U2          | A v -> ZN ^  | OAI21_X1  | 0.08990 | 0.09550 | 1.50670 |  4.16860 | 
     | RegX_17/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08990 | 0.00000 | 1.50670 |  4.16860 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66190 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20240 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.91700 | 
     | RegX_17/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14590 | 0.00360 | 0.74850 | -1.91340 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_20/\Reg_reg[13] /CK 
Endpoint:   RegX_20/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_20/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73450
- Setup                       0.08220
+ Phase Shift                 3.50000
= Required Time               4.15230
- Arrival Time                1.48990
= Slack Time                  2.66240
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.66240 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12190 | 
     | clk__L2_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 |  3.39520 | 
     | RegX_20/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1   | 0.03380 | 0.40590 | 1.13870 |  3.80110 | 
     | U1567                | A ^ -> ZN v  | INV_X1    | 0.01720 | 0.03690 | 1.17560 |  3.83800 | 
     | U496                 | B2 v -> ZN ^ | OAI22_X1  | 0.12870 | 0.16390 | 1.33950 |  4.00190 | 
     | RegX_20/U29          | A1 ^ -> ZN v | NAND2_X1  | 0.06050 | 0.06150 | 1.40100 |  4.06340 | 
     | RegX_20/U28          | A v -> ZN ^  | OAI21_X1  | 0.09640 | 0.08890 | 1.48990 |  4.15230 | 
     | RegX_20/\Reg_reg[13] | D ^          | DFFR_X1   | 0.09640 | 0.00000 | 1.48990 |  4.15230 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.66240 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20290 | 
     | clk__L2_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 | -1.92960 | 
     | RegX_20/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13640 | 0.00170 | 0.73450 | -1.92790 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_15/\Reg_reg[0] /CK 
Endpoint:   RegX_15/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_15/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73460
- Setup                       0.07810
+ Phase Shift                 3.50000
= Required Time               4.15650
- Arrival Time                1.49380
= Slack Time                  2.66270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66270 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12220 | 
     | clk__L2_I1          | A ^ -> Z ^   | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 |  3.39550 | 
     | RegX_15/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06370 | 0.43550 | 1.16830 |  3.83100 | 
     | U650                | B2 ^ -> ZN v | AOI22_X1  | 0.21200 | 0.06640 | 1.23470 |  3.89740 | 
     | U649                | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11650 | 1.35120 |  4.01390 | 
     | RegX_15/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07220 | 0.04930 | 1.40050 |  4.06320 | 
     | RegX_15/U2          | A v -> ZN ^  | OAI21_X1  | 0.08690 | 0.09330 | 1.49380 |  4.15650 | 
     | RegX_15/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08690 | 0.00000 | 1.49380 |  4.15650 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66270 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20320 | 
     | clk__L2_I1          | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -1.92990 | 
     | RegX_15/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13120 | 0.00180 | 0.73460 | -1.92810 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_10/\Reg_reg[3] /CK 
Endpoint:   RegX_10/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_10/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.75150
- Setup                       0.07800
+ Phase Shift                 3.50000
= Required Time               4.17350
- Arrival Time                1.51080
= Slack Time                  2.66270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66270 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12220 | 
     | clk__L2_I12         | A ^ -> Z ^   | CLKBUF_X3 | 0.14540 | 0.28850 | 0.74800 |  3.41070 | 
     | RegX_10/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06710 | 0.44420 | 1.19220 |  3.85490 | 
     | U765                | B2 ^ -> ZN v | AOI22_X1  | 0.21220 | 0.06800 | 1.26020 |  3.92290 | 
     | U764                | A v -> ZN ^  | INV_X1    | 0.06100 | 0.12030 | 1.38050 |  4.04320 | 
     | RegX_10/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.05220 | 0.04820 | 1.42870 |  4.09140 | 
     | RegX_10/U8          | A v -> ZN ^  | OAI21_X1  | 0.08550 | 0.08210 | 1.51080 |  4.17350 | 
     | RegX_10/\Reg_reg[3] | D ^          | DFFR_X1   | 0.08550 | 0.00000 | 1.51080 |  4.17350 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66270 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20320 | 
     | clk__L2_I12         | A ^ -> Z ^ | CLKBUF_X3 | 0.14540 | 0.28850 | 0.74800 | -1.91470 | 
     | RegX_10/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14540 | 0.00350 | 0.75150 | -1.91120 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_29/\Reg_reg[4] /CK 
Endpoint:   RegX_29/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73540
- Setup                       0.07890
+ Phase Shift                 3.50000
= Required Time               4.15650
- Arrival Time                1.49380
= Slack Time                  2.66270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66270 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12220 | 
     | clk__L2_I9          | A ^ -> Z ^   | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 |  3.39420 | 
     | RegX_29/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.06460 | 0.43990 | 1.17140 |  3.83410 | 
     | U247                | B2 ^ -> ZN v | AOI22_X1  | 0.21250 | 0.06730 | 1.23870 |  3.90140 | 
     | U246                | A v -> ZN ^  | INV_X1    | 0.06120 | 0.12060 | 1.35930 |  4.02200 | 
     | RegX_29/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.05450 | 0.04980 | 1.40910 |  4.07180 | 
     | RegX_29/U10         | A v -> ZN ^  | OAI21_X1  | 0.08840 | 0.08470 | 1.49380 |  4.15650 | 
     | RegX_29/\Reg_reg[4] | D ^          | DFFR_X1   | 0.08840 | 0.00000 | 1.49380 |  4.15650 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66270 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20320 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -1.93120 | 
     | RegX_29/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13650 | 0.00390 | 0.73540 | -1.92730 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_27/\Reg_reg[7] /CK 
Endpoint:   RegX_27/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74340
- Setup                       0.07990
+ Phase Shift                 3.50000
= Required Time               4.16350
- Arrival Time                1.50030
= Slack Time                  2.66320
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66320 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12270 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.40390 | 
     | RegX_27/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1   | 0.06260 | 0.43810 | 1.17880 |  3.84200 | 
     | U307                | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06620 | 1.24500 |  3.90820 | 
     | U306                | A v -> ZN ^  | INV_X1    | 0.06210 | 0.12260 | 1.36760 |  4.03080 | 
     | RegX_27/U17         | A1 ^ -> ZN v | NAND2_X1  | 0.05730 | 0.04790 | 1.41550 |  4.07870 | 
     | RegX_27/U16         | A v -> ZN ^  | OAI21_X1  | 0.09030 | 0.08480 | 1.50030 |  4.16350 | 
     | RegX_27/\Reg_reg[7] | D ^          | DFFR_X1   | 0.09030 | 0.00000 | 1.50030 |  4.16350 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66320 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20370 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.92250 | 
     | RegX_27/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.14180 | 0.00270 | 0.74340 | -1.91980 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_19/\Reg_reg[1] /CK 
Endpoint:   RegX_19/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74780
- Setup                       0.08240
+ Phase Shift                 3.50000
= Required Time               4.16540
- Arrival Time                1.50160
= Slack Time                  2.66380
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66380 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12330 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.40870 | 
     | RegX_19/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1   | 0.05980 | 0.43660 | 1.18150 |  3.84530 | 
     | U536                | B2 ^ -> ZN v | AOI22_X1  | 0.21470 | 0.06670 | 1.24820 |  3.91200 | 
     | U535                | A v -> ZN ^  | INV_X1    | 0.05980 | 0.11750 | 1.36570 |  4.02950 | 
     | RegX_19/U5          | A1 ^ -> ZN v | NAND2_X1  | 0.05720 | 0.04710 | 1.41280 |  4.07660 | 
     | RegX_19/U4          | A v -> ZN ^  | OAI21_X1  | 0.09610 | 0.08870 | 1.50150 |  4.16530 | 
     | RegX_19/\Reg_reg[1] | D ^          | DFFR_X1   | 0.09610 | 0.00010 | 1.50160 |  4.16540 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66380 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20430 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.91890 | 
     | RegX_19/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14590 | 0.00290 | 0.74780 | -1.91600 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_10/\Reg_reg[4] /CK 
Endpoint:   RegX_10/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_10/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74980
- Setup                       0.06960
+ Phase Shift                 3.50000
= Required Time               4.18020
- Arrival Time                1.51580
= Slack Time                  2.66440
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66440 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12390 | 
     | clk__L2_I12         | A ^ -> Z ^   | CLKBUF_X3 | 0.14540 | 0.28850 | 0.74800 |  3.41240 | 
     | RegX_10/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1   | 0.06230 | 0.43780 | 1.18580 |  3.85020 | 
     | U763                | B2 ^ -> ZN v | AOI22_X1  | 0.21390 | 0.06710 | 1.25290 |  3.91730 | 
     | U762                | A v -> ZN ^  | INV_X1    | 0.06430 | 0.12760 | 1.38050 |  4.04490 | 
     | RegX_10/U11         | A1 ^ -> ZN v | NAND2_X1  | 0.05640 | 0.05140 | 1.43190 |  4.09630 | 
     | RegX_10/U10         | A v -> ZN ^  | OAI21_X1  | 0.06510 | 0.08390 | 1.51580 |  4.18020 | 
     | RegX_10/\Reg_reg[4] | D ^          | DFFR_X1   | 0.06510 | 0.00000 | 1.51580 |  4.18020 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66440 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20490 | 
     | clk__L2_I12         | A ^ -> Z ^ | CLKBUF_X3 | 0.14540 | 0.28850 | 0.74800 | -1.91640 | 
     | RegX_10/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.14540 | 0.00180 | 0.74980 | -1.91460 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_5/\Reg_reg[3] /CK 
Endpoint:   RegX_5/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73410
- Setup                       0.08170
+ Phase Shift                 3.50000
= Required Time               4.15240
- Arrival Time                1.48800
= Slack Time                  2.66440
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |           |         |         |  Time   |   Time   | 
     |--------------------+--------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^        |           | 1.00000 |         | 0.00000 |  2.66440 | 
     | clk__L1_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12390 | 
     | clk__L2_I0         | A ^ -> Z ^   | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 |  3.39720 | 
     | RegX_5/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.03380 | 0.40550 | 1.13830 |  3.80270 | 
     | U1410              | A ^ -> ZN v  | INV_X1    | 0.01680 | 0.03630 | 1.17460 |  3.83900 | 
     | U108               | B2 v -> ZN ^ | OAI22_X1  | 0.12440 | 0.15740 | 1.33200 |  3.99640 | 
     | RegX_5/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.06310 | 0.06620 | 1.39820 |  4.06260 | 
     | RegX_5/U8          | A v -> ZN ^  | OAI21_X1  | 0.09530 | 0.08980 | 1.48800 |  4.15240 | 
     | RegX_5/\Reg_reg[3] | D ^          | DFFR_X1   | 0.09530 | 0.00000 | 1.48800 |  4.15240 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -2.66440 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20490 | 
     | clk__L2_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.13640 | 0.27330 | 0.73280 | -1.93160 | 
     | RegX_5/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13640 | 0.00130 | 0.73410 | -1.93030 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_12/\Reg_reg[0] /CK 
Endpoint:   RegX_12/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_12/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73920
- Setup                       0.07970
+ Phase Shift                 3.50000
= Required Time               4.15950
- Arrival Time                1.49460
= Slack Time                  2.66490
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66490 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12440 | 
     | clk__L2_I6          | A ^ -> Z ^   | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 |  3.40160 | 
     | RegX_12/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.03290 | 0.40550 | 1.14220 |  3.80710 | 
     | U1778               | A ^ -> ZN v  | INV_X1    | 0.01620 | 0.03490 | 1.17710 |  3.84200 | 
     | U717                | B2 v -> ZN ^ | OAI22_X1  | 0.12260 | 0.15530 | 1.33240 |  3.99730 | 
     | RegX_12/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07250 | 0.06630 | 1.39870 |  4.06360 | 
     | RegX_12/U2          | A v -> ZN ^  | OAI21_X1  | 0.09050 | 0.09590 | 1.49460 |  4.15950 | 
     | RegX_12/\Reg_reg[0] | D ^          | DFFR_X1   | 0.09050 | 0.00000 | 1.49460 |  4.15950 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66490 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20540 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -1.92820 | 
     | RegX_12/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13540 | 0.00250 | 0.73920 | -1.92570 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_14/\Reg_reg[0] /CK 
Endpoint:   RegX_14/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73380
- Setup                       0.07750
+ Phase Shift                 3.50000
= Required Time               4.15630
- Arrival Time                1.49120
= Slack Time                  2.66510
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66510 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12460 | 
     | clk__L2_I1          | A ^ -> Z ^   | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 |  3.39790 | 
     | RegX_14/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06190 | 0.43300 | 1.16580 |  3.83090 | 
     | U683                | B2 ^ -> ZN v | AOI22_X1  | 0.21290 | 0.06630 | 1.23210 |  3.89720 | 
     | U682                | A v -> ZN ^  | INV_X1    | 0.05970 | 0.11720 | 1.34930 |  4.01440 | 
     | RegX_14/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.07230 | 0.04950 | 1.39880 |  4.06390 | 
     | RegX_14/U2          | A v -> ZN ^  | OAI21_X1  | 0.08550 | 0.09240 | 1.49120 |  4.15630 | 
     | RegX_14/\Reg_reg[0] | D ^          | DFFR_X1   | 0.08550 | 0.00000 | 1.49120 |  4.15630 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66510 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20560 | 
     | clk__L2_I1          | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -1.93230 | 
     | RegX_14/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13120 | 0.00100 | 0.73380 | -1.93130 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_27/\Reg_reg[3] /CK 
Endpoint:   RegX_27/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74860
- Setup                       0.08040
+ Phase Shift                 3.50000
= Required Time               4.16820
- Arrival Time                1.50280
= Slack Time                  2.66540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66540 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12490 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.41030 | 
     | RegX_27/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06490 | 0.44230 | 1.18720 |  3.85260 | 
     | U315                | B2 ^ -> ZN v | AOI22_X1  | 0.21240 | 0.06720 | 1.25440 |  3.91980 | 
     | U314                | A v -> ZN ^  | INV_X1    | 0.05930 | 0.11640 | 1.37080 |  4.03620 | 
     | RegX_27/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.05710 | 0.04670 | 1.41750 |  4.08290 | 
     | RegX_27/U8          | A v -> ZN ^  | OAI21_X1  | 0.09130 | 0.08530 | 1.50280 |  4.16820 | 
     | RegX_27/\Reg_reg[3] | D ^          | DFFR_X1   | 0.09130 | 0.00000 | 1.50280 |  4.16820 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66540 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20590 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.92050 | 
     | RegX_27/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14590 | 0.00370 | 0.74860 | -1.91680 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_26/\Reg_reg[1] /CK 
Endpoint:   RegX_26/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74400
- Setup                       0.07990
+ Phase Shift                 3.50000
= Required Time               4.16410
- Arrival Time                1.49870
= Slack Time                  2.66540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66540 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12490 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.40610 | 
     | RegX_26/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1   | 0.05960 | 0.43580 | 1.17650 |  3.84190 | 
     | U352                | B2 ^ -> ZN v | AOI22_X1  | 0.21370 | 0.06600 | 1.24250 |  3.90790 | 
     | U351                | A v -> ZN ^  | INV_X1    | 0.06280 | 0.12420 | 1.36670 |  4.03210 | 
     | RegX_26/U5          | A1 ^ -> ZN v | NAND2_X1  | 0.05690 | 0.04740 | 1.41410 |  4.07950 | 
     | RegX_26/U4          | A v -> ZN ^  | OAI21_X1  | 0.09040 | 0.08460 | 1.49870 |  4.16410 | 
     | RegX_26/\Reg_reg[1] | D ^          | DFFR_X1   | 0.09040 | 0.00000 | 1.49870 |  4.16410 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66540 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20590 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.92470 | 
     | RegX_26/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -1.92140 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_27/\Reg_reg[10] /CK 
Endpoint:   RegX_27/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73560
- Setup                       0.07940
+ Phase Shift                 3.50000
= Required Time               4.15620
- Arrival Time                1.49040
= Slack Time                  2.66580
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.66580 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12530 | 
     | clk__L2_I4           | A ^ -> Z ^   | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 |  3.40000 | 
     | RegX_27/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1   | 0.06660 | 0.43990 | 1.17410 |  3.83990 | 
     | U331                 | B2 ^ -> ZN v | AOI22_X1  | 0.21200 | 0.06770 | 1.24180 |  3.90760 | 
     | U330                 | A v -> ZN ^  | INV_X1    | 0.05910 | 0.11610 | 1.35790 |  4.02370 | 
     | RegX_27/U23          | A1 ^ -> ZN v | NAND2_X1  | 0.05840 | 0.04790 | 1.40580 |  4.07160 | 
     | RegX_27/U22          | A v -> ZN ^  | OAI21_X1  | 0.08930 | 0.08460 | 1.49040 |  4.15620 | 
     | RegX_27/\Reg_reg[10] | D ^          | DFFR_X1   | 0.08930 | 0.00000 | 1.49040 |  4.15620 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.66580 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20630 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -1.93160 | 
     | RegX_27/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13890 | 0.00140 | 0.73560 | -1.93020 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_27/\Reg_reg[2] /CK 
Endpoint:   RegX_27/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74380
- Setup                       0.08090
+ Phase Shift                 3.50000
= Required Time               4.16290
- Arrival Time                1.49690
= Slack Time                  2.66600
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66600 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12550 | 
     | clk__L2_I10         | A ^ -> Z ^   | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 |  3.40670 | 
     | RegX_27/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1   | 0.06190 | 0.43780 | 1.17850 |  3.84450 | 
     | U317                | B2 ^ -> ZN v | AOI22_X1  | 0.21370 | 0.06690 | 1.24540 |  3.91140 | 
     | U316                | A v -> ZN ^  | INV_X1    | 0.05940 | 0.11660 | 1.36200 |  4.02800 | 
     | RegX_27/U7          | A1 ^ -> ZN v | NAND2_X1  | 0.05800 | 0.04810 | 1.41010 |  4.07610 | 
     | RegX_27/U6          | A v -> ZN ^  | OAI21_X1  | 0.09270 | 0.08680 | 1.49690 |  4.16290 | 
     | RegX_27/\Reg_reg[2] | D ^          | DFFR_X1   | 0.09270 | 0.00000 | 1.49690 |  4.16290 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66600 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20650 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -1.92530 | 
     | RegX_27/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14180 | 0.00310 | 0.74380 | -1.92220 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_17/\Reg_reg[10] /CK 
Endpoint:   RegX_17/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73670
- Setup                       0.08120
+ Phase Shift                 3.50000
= Required Time               4.15550
- Arrival Time                1.48910
= Slack Time                  2.66640
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.66640 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12590 | 
     | clk__L2_I4           | A ^ -> Z ^   | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 |  3.40060 | 
     | RegX_17/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1   | 0.03220 | 0.40540 | 1.13960 |  3.80600 | 
     | U1669                | A ^ -> ZN v  | INV_X1    | 0.01630 | 0.03490 | 1.17450 |  3.84090 | 
     | U599                 | B2 v -> ZN ^ | OAI22_X1  | 0.12520 | 0.15920 | 1.33370 |  4.00010 | 
     | RegX_17/U23          | A1 ^ -> ZN v | NAND2_X1  | 0.06020 | 0.06680 | 1.40050 |  4.06690 | 
     | RegX_17/U22          | A v -> ZN ^  | OAI21_X1  | 0.09380 | 0.08860 | 1.48910 |  4.15550 | 
     | RegX_17/\Reg_reg[10] | D ^          | DFFR_X1   | 0.09380 | 0.00000 | 1.48910 |  4.15550 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.66640 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20690 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -1.93220 | 
     | RegX_17/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13890 | 0.00250 | 0.73670 | -1.92970 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_29/\Reg_reg[3] /CK 
Endpoint:   RegX_29/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73640
- Setup                       0.07980
+ Phase Shift                 3.50000
= Required Time               4.15660
- Arrival Time                1.48990
= Slack Time                  2.66670
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66670 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12620 | 
     | clk__L2_I9          | A ^ -> Z ^   | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 |  3.39820 | 
     | RegX_29/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1   | 0.06150 | 0.43780 | 1.16930 |  3.83600 | 
     | U249                | B2 ^ -> ZN v | AOI22_X1  | 0.21230 | 0.06580 | 1.23510 |  3.90180 | 
     | U248                | A v -> ZN ^  | INV_X1    | 0.06090 | 0.12000 | 1.35510 |  4.02180 | 
     | RegX_29/U9          | A1 ^ -> ZN v | NAND2_X1  | 0.05390 | 0.04890 | 1.40400 |  4.07070 | 
     | RegX_29/U8          | A v -> ZN ^  | OAI21_X1  | 0.09060 | 0.08580 | 1.48980 |  4.15650 | 
     | RegX_29/\Reg_reg[3] | D ^          | DFFR_X1   | 0.09060 | 0.00010 | 1.48990 |  4.15660 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66670 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20720 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -1.93520 | 
     | RegX_29/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13650 | 0.00490 | 0.73640 | -1.93030 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_16/\Reg_reg[1] /CK 
Endpoint:   RegX_16/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74830
- Setup                       0.08050
+ Phase Shift                 3.50000
= Required Time               4.16780
- Arrival Time                1.50090
= Slack Time                  2.66690
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66690 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12640 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.41180 | 
     | RegX_16/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1   | 0.03330 | 0.40950 | 1.15440 |  3.82130 | 
     | U1458               | A ^ -> ZN v  | INV_X1    | 0.01770 | 0.03760 | 1.19200 |  3.85890 | 
     | U610                | B2 v -> ZN ^ | OAI22_X1  | 0.12700 | 0.16270 | 1.35470 |  4.02160 | 
     | RegX_16/U5          | A1 ^ -> ZN v | NAND2_X1  | 0.05690 | 0.06080 | 1.41550 |  4.08240 | 
     | RegX_16/U4          | A v -> ZN ^  | OAI21_X1  | 0.09150 | 0.08540 | 1.50090 |  4.16780 | 
     | RegX_16/\Reg_reg[1] | D ^          | DFFR_X1   | 0.09150 | 0.00000 | 1.50090 |  4.16780 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66690 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20740 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.92200 | 
     | RegX_16/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14590 | 0.00340 | 0.74830 | -1.91860 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_13/\Reg_reg[12] /CK 
Endpoint:   RegX_13/\Reg_reg[12] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[12] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73980
- Setup                       0.08060
+ Phase Shift                 3.50000
= Required Time               4.15920
- Arrival Time                1.49200
= Slack Time                  2.66720
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |           |         |         |  Time   |   Time   | 
     |----------------------+--------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^        |           | 1.00000 |         | 0.00000 |  2.66720 | 
     | clk__L1_I0           | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12670 | 
     | clk__L2_I11          | A ^ -> Z ^   | CLKBUF_X3 | 0.13970 | 0.27920 | 0.73870 |  3.40590 | 
     | RegX_13/\Reg_reg[12] | CK ^ -> Q ^  | DFFR_X1   | 0.03190 | 0.40380 | 1.14250 |  3.80970 | 
     | U1628                | A ^ -> ZN v  | INV_X1    | 0.01650 | 0.03520 | 1.17770 |  3.84490 | 
     | U697                 | B2 v -> ZN ^ | OAI22_X1  | 0.12540 | 0.15950 | 1.33720 |  4.00440 | 
     | RegX_13/U27          | A1 ^ -> ZN v | NAND2_X1  | 0.05610 | 0.06680 | 1.40400 |  4.07120 | 
     | RegX_13/U26          | A v -> ZN ^  | OAI21_X1  | 0.09230 | 0.08790 | 1.49190 |  4.15910 | 
     | RegX_13/\Reg_reg[12] | D ^          | DFFR_X1   | 0.09230 | 0.00010 | 1.49200 |  4.15920 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -2.66720 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20770 | 
     | clk__L2_I11          | A ^ -> Z ^ | CLKBUF_X3 | 0.13970 | 0.27920 | 0.73870 | -1.92850 | 
     | RegX_13/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.13970 | 0.00110 | 0.73980 | -1.92740 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_29/\Reg_reg[6] /CK 
Endpoint:   RegX_29/\Reg_reg[6] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[6] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.73550
- Setup                       0.07890
+ Phase Shift                 3.50000
= Required Time               4.15660
- Arrival Time                1.48930
= Slack Time                  2.66730
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66730 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12680 | 
     | clk__L2_I9          | A ^ -> Z ^   | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 |  3.39880 | 
     | RegX_29/\Reg_reg[6] | CK ^ -> Q ^  | DFFR_X1   | 0.06440 | 0.43980 | 1.17130 |  3.83860 | 
     | U243                | B2 ^ -> ZN v | AOI22_X1  | 0.21390 | 0.06810 | 1.23940 |  3.90670 | 
     | U242                | A v -> ZN ^  | INV_X1    | 0.05950 | 0.11680 | 1.35620 |  4.02350 | 
     | RegX_29/U15         | A1 ^ -> ZN v | NAND2_X1  | 0.05400 | 0.04860 | 1.40480 |  4.07210 | 
     | RegX_29/U14         | A v -> ZN ^  | OAI21_X1  | 0.08850 | 0.08450 | 1.48930 |  4.15660 | 
     | RegX_29/\Reg_reg[6] | D ^          | DFFR_X1   | 0.08850 | 0.00000 | 1.48930 |  4.15660 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66730 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20780 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -1.93580 | 
     | RegX_29/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13650 | 0.00400 | 0.73550 | -1.93180 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_18/\Reg_reg[0] /CK 
Endpoint:   RegX_18/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_18/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.74720
- Setup                       0.07180
+ Phase Shift                 3.50000
= Required Time               4.17540
- Arrival Time                1.50810
= Slack Time                  2.66730
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |           |         |         |  Time   |   Time   | 
     |---------------------+--------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^        |           | 1.00000 |         | 0.00000 |  2.66730 | 
     | clk__L1_I0          | A ^ -> Z ^   | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 |  3.12680 | 
     | clk__L2_I13         | A ^ -> Z ^   | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 |  3.41220 | 
     | RegX_18/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1   | 0.06270 | 0.43880 | 1.18370 |  3.85100 | 
     | U583                | B2 ^ -> ZN v | AOI22_X1  | 0.21240 | 0.06630 | 1.25000 |  3.91730 | 
     | U582                | A v -> ZN ^  | INV_X1    | 0.05960 | 0.11700 | 1.36700 |  4.03430 | 
     | RegX_18/U3          | A2 ^ -> ZN v | NAND2_X1  | 0.06250 | 0.05090 | 1.41790 |  4.08520 | 
     | RegX_18/U2          | A v -> ZN ^  | OAI21_X1  | 0.07030 | 0.09010 | 1.50800 |  4.17530 | 
     | RegX_18/\Reg_reg[0] | D ^          | DFFR_X1   | 0.07030 | 0.00010 | 1.50810 |  4.17540 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -2.66730 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -2.20780 | 
     | clk__L2_I13         | A ^ -> Z ^ | CLKBUF_X3 | 0.14590 | 0.28540 | 0.74490 | -1.92240 | 
     | RegX_18/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14590 | 0.00230 | 0.74720 | -1.92010 | 
     +---------------------------------------------------------------------------------------+ 

