{"vcs1":{"timestamp_begin":1684263081.549295089, "rt":1.24, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684263082.879816356, "rt":1.24, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684263084.185166478, "rt":0.45, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263080.909898580}
{"VCS_COMP_START_TIME": 1684263080.909898580}
{"VCS_COMP_END_TIME": 1684263086.160773641}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330348}}
{"stitch_vcselab": {"peak_mem": 211884}}
