--
--	Conversion of BBB.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Oct 11 08:59:31 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_1336 : bit;
SIGNAL \Surtidor:Net_61\ : bit;
SIGNAL Net_1526 : bit;
SIGNAL one : bit;
SIGNAL \Surtidor:BUART:clock_op\ : bit;
SIGNAL \Surtidor:BUART:reset_reg\ : bit;
SIGNAL \Surtidor:BUART:tx_hd_send_break\ : bit;
SIGNAL \Surtidor:BUART:HalfDuplexSend\ : bit;
SIGNAL \Surtidor:BUART:FinalParityType_1\ : bit;
SIGNAL \Surtidor:BUART:FinalParityType_0\ : bit;
SIGNAL \Surtidor:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Surtidor:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Surtidor:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Surtidor:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Surtidor:BUART:reset_sr\ : bit;
SIGNAL \Surtidor:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1501 : bit;
SIGNAL \Surtidor:BUART:txn\ : bit;
SIGNAL Net_1335 : bit;
SIGNAL \Surtidor:BUART:tx_interrupt_out\ : bit;
SIGNAL \Surtidor:BUART:rx_interrupt_out\ : bit;
SIGNAL \Surtidor:BUART:tx_state_1\ : bit;
SIGNAL \Surtidor:BUART:tx_state_0\ : bit;
SIGNAL \Surtidor:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:tx_shift_out\ : bit;
SIGNAL \Surtidor:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Surtidor:BUART:tx_fifo_empty\ : bit;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:counter_load_not\ : bit;
SIGNAL \Surtidor:BUART:tx_state_2\ : bit;
SIGNAL \Surtidor:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Surtidor:BUART:tx_counter_dp\ : bit;
SIGNAL \Surtidor:BUART:sc_out_7\ : bit;
SIGNAL \Surtidor:BUART:sc_out_6\ : bit;
SIGNAL \Surtidor:BUART:sc_out_5\ : bit;
SIGNAL \Surtidor:BUART:sc_out_4\ : bit;
SIGNAL \Surtidor:BUART:sc_out_3\ : bit;
SIGNAL \Surtidor:BUART:sc_out_2\ : bit;
SIGNAL \Surtidor:BUART:sc_out_1\ : bit;
SIGNAL \Surtidor:BUART:sc_out_0\ : bit;
SIGNAL \Surtidor:BUART:tx_counter_tc\ : bit;
SIGNAL \Surtidor:BUART:tx_status_6\ : bit;
SIGNAL \Surtidor:BUART:tx_status_5\ : bit;
SIGNAL \Surtidor:BUART:tx_status_4\ : bit;
SIGNAL \Surtidor:BUART:tx_status_0\ : bit;
SIGNAL \Surtidor:BUART:tx_status_1\ : bit;
SIGNAL \Surtidor:BUART:tx_status_2\ : bit;
SIGNAL \Surtidor:BUART:tx_status_3\ : bit;
SIGNAL Net_1333 : bit;
SIGNAL \Surtidor:BUART:tx_bitclk\ : bit;
SIGNAL \Surtidor:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Surtidor:BUART:tx_mark\ : bit;
SIGNAL \Surtidor:BUART:tx_parity_bit\ : bit;
SIGNAL \Surtidor:BUART:rx_addressmatch\ : bit;
SIGNAL \Surtidor:BUART:rx_addressmatch1\ : bit;
SIGNAL \Surtidor:BUART:rx_addressmatch2\ : bit;
SIGNAL \Surtidor:BUART:rx_state_1\ : bit;
SIGNAL \Surtidor:BUART:rx_state_0\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Surtidor:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \Surtidor:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \Surtidor:BUART:rx_load_fifo\ : bit;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:hd_shift_out\ : bit;
SIGNAL \Surtidor:BUART:rx_fifonotempty\ : bit;
SIGNAL \Surtidor:BUART:rx_fifofull\ : bit;
SIGNAL \Surtidor:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Surtidor:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:rx_counter_load\ : bit;
SIGNAL \Surtidor:BUART:rx_state_3\ : bit;
SIGNAL \Surtidor:BUART:rx_state_2\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Surtidor:BUART:rx_count_2\ : bit;
SIGNAL \Surtidor:BUART:rx_count_1\ : bit;
SIGNAL \Surtidor:BUART:rx_count_0\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Surtidor:BUART:rx_count_6\ : bit;
SIGNAL \Surtidor:BUART:rx_count_5\ : bit;
SIGNAL \Surtidor:BUART:rx_count_4\ : bit;
SIGNAL \Surtidor:BUART:rx_count_3\ : bit;
SIGNAL \Surtidor:BUART:rx_count7_tc\ : bit;
SIGNAL \Surtidor:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk\ : bit;
SIGNAL \Surtidor:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Surtidor:BUART:rx_poll_bit1\ : bit;
SIGNAL \Surtidor:BUART:rx_poll_bit2\ : bit;
SIGNAL \Surtidor:BUART:pollingrange\ : bit;
SIGNAL \Surtidor:BUART:pollcount_1\ : bit;
SIGNAL Net_1500 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \Surtidor:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \Surtidor:BUART:rx_status_0\ : bit;
SIGNAL \Surtidor:BUART:rx_markspace_status\ : bit;
SIGNAL \Surtidor:BUART:rx_status_1\ : bit;
SIGNAL \Surtidor:BUART:rx_status_2\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_status\ : bit;
SIGNAL \Surtidor:BUART:rx_status_3\ : bit;
SIGNAL \Surtidor:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Surtidor:BUART:rx_status_4\ : bit;
SIGNAL \Surtidor:BUART:rx_status_5\ : bit;
SIGNAL \Surtidor:BUART:rx_status_6\ : bit;
SIGNAL \Surtidor:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1332 : bit;
SIGNAL \Surtidor:BUART:rx_markspace_pre\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Surtidor:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \Surtidor:BUART:rx_address_detected\ : bit;
SIGNAL \Surtidor:BUART:rx_last\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_TW_net_0 : bit;
SIGNAL tmpIO_0__Rx_TW_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_TW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_TW_net_0 : bit;
SIGNAL tmpOE__Tx_TW_net_0 : bit;
SIGNAL tmpFB_0__Tx_TW_net_0 : bit;
SIGNAL tmpIO_0__Tx_TW_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_TW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_TW_net_0 : bit;
SIGNAL \LCD_1:Net_9\ : bit;
SIGNAL Net_1299 : bit;
SIGNAL \LCD_1:Net_61\ : bit;
SIGNAL \LCD_1:BUART:clock_op\ : bit;
SIGNAL \LCD_1:BUART:reset_reg\ : bit;
SIGNAL \LCD_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \LCD_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \LCD_1:BUART:FinalParityType_1\ : bit;
SIGNAL \LCD_1:BUART:FinalParityType_0\ : bit;
SIGNAL \LCD_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LCD_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LCD_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LCD_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LCD_1:BUART:reset_sr\ : bit;
SIGNAL \LCD_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_692 : bit;
SIGNAL \LCD_1:BUART:txn\ : bit;
SIGNAL Net_1298 : bit;
SIGNAL \LCD_1:BUART:tx_interrupt_out\ : bit;
SIGNAL \LCD_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \LCD_1:BUART:tx_state_1\ : bit;
SIGNAL \LCD_1:BUART:tx_state_0\ : bit;
SIGNAL \LCD_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:tx_shift_out\ : bit;
SIGNAL \LCD_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LCD_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \LCD_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:counter_load_not\ : bit;
SIGNAL \LCD_1:BUART:tx_state_2\ : bit;
SIGNAL \LCD_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LCD_1:BUART:tx_counter_dp\ : bit;
SIGNAL \LCD_1:BUART:sc_out_7\ : bit;
SIGNAL \LCD_1:BUART:sc_out_6\ : bit;
SIGNAL \LCD_1:BUART:sc_out_5\ : bit;
SIGNAL \LCD_1:BUART:sc_out_4\ : bit;
SIGNAL \LCD_1:BUART:sc_out_3\ : bit;
SIGNAL \LCD_1:BUART:sc_out_2\ : bit;
SIGNAL \LCD_1:BUART:sc_out_1\ : bit;
SIGNAL \LCD_1:BUART:sc_out_0\ : bit;
SIGNAL \LCD_1:BUART:tx_counter_tc\ : bit;
SIGNAL \LCD_1:BUART:tx_status_6\ : bit;
SIGNAL \LCD_1:BUART:tx_status_5\ : bit;
SIGNAL \LCD_1:BUART:tx_status_4\ : bit;
SIGNAL \LCD_1:BUART:tx_status_0\ : bit;
SIGNAL \LCD_1:BUART:tx_status_1\ : bit;
SIGNAL \LCD_1:BUART:tx_status_2\ : bit;
SIGNAL \LCD_1:BUART:tx_status_3\ : bit;
SIGNAL Net_1295 : bit;
SIGNAL \LCD_1:BUART:tx_bitclk\ : bit;
SIGNAL \LCD_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LCD_1:BUART:tx_mark\ : bit;
SIGNAL \LCD_1:BUART:tx_parity_bit\ : bit;
SIGNAL \LCD_1:BUART:rx_addressmatch\ : bit;
SIGNAL \LCD_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \LCD_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \LCD_1:BUART:rx_state_1\ : bit;
SIGNAL \LCD_1:BUART:rx_state_0\ : bit;
SIGNAL \LCD_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LCD_1:BUART:rx_postpoll\ : bit;
SIGNAL \LCD_1:BUART:rx_load_fifo\ : bit;
SIGNAL \LCD_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:hd_shift_out\ : bit;
SIGNAL \LCD_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \LCD_1:BUART:rx_fifofull\ : bit;
SIGNAL \LCD_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LCD_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:rx_counter_load\ : bit;
SIGNAL \LCD_1:BUART:rx_state_3\ : bit;
SIGNAL \LCD_1:BUART:rx_state_2\ : bit;
SIGNAL \LCD_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LCD_1:BUART:rx_count_2\ : bit;
SIGNAL \LCD_1:BUART:rx_count_1\ : bit;
SIGNAL \LCD_1:BUART:rx_count_0\ : bit;
SIGNAL \LCD_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LCD_1:BUART:rx_count_6\ : bit;
SIGNAL \LCD_1:BUART:rx_count_5\ : bit;
SIGNAL \LCD_1:BUART:rx_count_4\ : bit;
SIGNAL \LCD_1:BUART:rx_count_3\ : bit;
SIGNAL \LCD_1:BUART:rx_count7_tc\ : bit;
SIGNAL \LCD_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LCD_1:BUART:rx_bitclk\ : bit;
SIGNAL \LCD_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LCD_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \LCD_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \LCD_1:BUART:pollingrange\ : bit;
SIGNAL \LCD_1:BUART:pollcount_1\ : bit;
SIGNAL Net_697 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \LCD_1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \LCD_1:BUART:rx_status_0\ : bit;
SIGNAL \LCD_1:BUART:rx_markspace_status\ : bit;
SIGNAL \LCD_1:BUART:rx_status_1\ : bit;
SIGNAL \LCD_1:BUART:rx_status_2\ : bit;
SIGNAL \LCD_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \LCD_1:BUART:rx_status_3\ : bit;
SIGNAL \LCD_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LCD_1:BUART:rx_status_4\ : bit;
SIGNAL \LCD_1:BUART:rx_status_5\ : bit;
SIGNAL \LCD_1:BUART:rx_status_6\ : bit;
SIGNAL \LCD_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1294 : bit;
SIGNAL \LCD_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \LCD_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LCD_1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \LCD_1:BUART:rx_address_detected\ : bit;
SIGNAL \LCD_1:BUART:rx_last\ : bit;
SIGNAL \LCD_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \LCD_1:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \LCD_1:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \PC:Net_9\ : bit;
SIGNAL Net_1312 : bit;
SIGNAL \PC:Net_61\ : bit;
SIGNAL \PC:BUART:clock_op\ : bit;
SIGNAL \PC:BUART:reset_reg\ : bit;
SIGNAL \PC:BUART:tx_hd_send_break\ : bit;
SIGNAL \PC:BUART:HalfDuplexSend\ : bit;
SIGNAL \PC:BUART:FinalParityType_1\ : bit;
SIGNAL \PC:BUART:FinalParityType_0\ : bit;
SIGNAL \PC:BUART:FinalAddrMode_2\ : bit;
SIGNAL \PC:BUART:FinalAddrMode_1\ : bit;
SIGNAL \PC:BUART:FinalAddrMode_0\ : bit;
SIGNAL \PC:BUART:tx_ctrl_mark\ : bit;
SIGNAL \PC:BUART:reset_sr\ : bit;
SIGNAL \PC:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1304 : bit;
SIGNAL \PC:BUART:txn\ : bit;
SIGNAL Net_1311 : bit;
SIGNAL \PC:BUART:tx_interrupt_out\ : bit;
SIGNAL \PC:BUART:rx_interrupt_out\ : bit;
SIGNAL \PC:BUART:tx_state_1\ : bit;
SIGNAL \PC:BUART:tx_state_0\ : bit;
SIGNAL \PC:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \PC:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PC:BUART:tx_shift_out\ : bit;
SIGNAL \PC:BUART:tx_fifo_notfull\ : bit;
SIGNAL \PC:BUART:tx_fifo_empty\ : bit;
SIGNAL \PC:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:counter_load_not\ : bit;
SIGNAL \PC:BUART:tx_state_2\ : bit;
SIGNAL \PC:BUART:tx_bitclk_dp\ : bit;
SIGNAL \PC:BUART:tx_counter_dp\ : bit;
SIGNAL \PC:BUART:sc_out_7\ : bit;
SIGNAL \PC:BUART:sc_out_6\ : bit;
SIGNAL \PC:BUART:sc_out_5\ : bit;
SIGNAL \PC:BUART:sc_out_4\ : bit;
SIGNAL \PC:BUART:sc_out_3\ : bit;
SIGNAL \PC:BUART:sc_out_2\ : bit;
SIGNAL \PC:BUART:sc_out_1\ : bit;
SIGNAL \PC:BUART:sc_out_0\ : bit;
SIGNAL \PC:BUART:tx_counter_tc\ : bit;
SIGNAL \PC:BUART:tx_status_6\ : bit;
SIGNAL \PC:BUART:tx_status_5\ : bit;
SIGNAL \PC:BUART:tx_status_4\ : bit;
SIGNAL \PC:BUART:tx_status_0\ : bit;
SIGNAL \PC:BUART:tx_status_1\ : bit;
SIGNAL \PC:BUART:tx_status_2\ : bit;
SIGNAL \PC:BUART:tx_status_3\ : bit;
SIGNAL Net_1308 : bit;
SIGNAL \PC:BUART:tx_bitclk\ : bit;
SIGNAL \PC:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \PC:BUART:tx_mark\ : bit;
SIGNAL \PC:BUART:tx_parity_bit\ : bit;
SIGNAL \PC:BUART:rx_addressmatch\ : bit;
SIGNAL \PC:BUART:rx_addressmatch1\ : bit;
SIGNAL \PC:BUART:rx_addressmatch2\ : bit;
SIGNAL \PC:BUART:rx_state_1\ : bit;
SIGNAL \PC:BUART:rx_state_0\ : bit;
SIGNAL \PC:BUART:rx_bitclk_enable\ : bit;
SIGNAL \PC:BUART:rx_postpoll\ : bit;
SIGNAL \PC:BUART:rx_load_fifo\ : bit;
SIGNAL \PC:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PC:BUART:hd_shift_out\ : bit;
SIGNAL \PC:BUART:rx_fifonotempty\ : bit;
SIGNAL \PC:BUART:rx_fifofull\ : bit;
SIGNAL \PC:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \PC:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \PC:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PC:BUART:rx_counter_load\ : bit;
SIGNAL \PC:BUART:rx_state_3\ : bit;
SIGNAL \PC:BUART:rx_state_2\ : bit;
SIGNAL \PC:BUART:rx_bitclk_pre\ : bit;
SIGNAL \PC:BUART:rx_count_2\ : bit;
SIGNAL \PC:BUART:rx_count_1\ : bit;
SIGNAL \PC:BUART:rx_count_0\ : bit;
SIGNAL \PC:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \PC:BUART:rx_count_6\ : bit;
SIGNAL \PC:BUART:rx_count_5\ : bit;
SIGNAL \PC:BUART:rx_count_4\ : bit;
SIGNAL \PC:BUART:rx_count_3\ : bit;
SIGNAL \PC:BUART:rx_count7_tc\ : bit;
SIGNAL \PC:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \PC:BUART:rx_bitclk\ : bit;
SIGNAL \PC:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \PC:BUART:rx_poll_bit1\ : bit;
SIGNAL \PC:BUART:rx_poll_bit2\ : bit;
SIGNAL \PC:BUART:pollingrange\ : bit;
SIGNAL \PC:BUART:pollcount_1\ : bit;
SIGNAL Net_1305 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \PC:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \PC:BUART:rx_status_0\ : bit;
SIGNAL \PC:BUART:rx_markspace_status\ : bit;
SIGNAL \PC:BUART:rx_status_1\ : bit;
SIGNAL \PC:BUART:rx_status_2\ : bit;
SIGNAL \PC:BUART:rx_parity_error_status\ : bit;
SIGNAL \PC:BUART:rx_status_3\ : bit;
SIGNAL \PC:BUART:rx_stop_bit_error\ : bit;
SIGNAL \PC:BUART:rx_status_4\ : bit;
SIGNAL \PC:BUART:rx_status_5\ : bit;
SIGNAL \PC:BUART:rx_status_6\ : bit;
SIGNAL \PC:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1307 : bit;
SIGNAL \PC:BUART:rx_markspace_pre\ : bit;
SIGNAL \PC:BUART:rx_parity_error_pre\ : bit;
SIGNAL \PC:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \PC:BUART:rx_address_detected\ : bit;
SIGNAL \PC:BUART:rx_last\ : bit;
SIGNAL \PC:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \PC:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \PC:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \PC:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_PC_net_0 : bit;
SIGNAL tmpIO_0__Rx_PC_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_PC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_PC_net_0 : bit;
SIGNAL tmpOE__Tx_PC_net_0 : bit;
SIGNAL tmpFB_0__Tx_PC_net_0 : bit;
SIGNAL tmpIO_0__Tx_PC_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_PC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_PC_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_1263 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_1262 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_1\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:Net_643_0\ : bit;
SIGNAL \I2C_1:Net_643_2\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL Net_1266 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL Net_1267 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_1272 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_1271 : bit;
SIGNAL Net_1270 : bit;
SIGNAL tmpOE__IB2_net_0 : bit;
SIGNAL tmpFB_0__IB2_net_0 : bit;
SIGNAL tmpIO_0__IB2_net_0 : bit;
TERMINAL tmpSIOVREF__IB2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB2_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_1411 : bit;
SIGNAL Net_1067 : bit;
SIGNAL \Timer_RxSurtidor:Net_260\ : bit;
SIGNAL \Timer_RxSurtidor:Net_266\ : bit;
SIGNAL \Timer_RxSurtidor:Net_51\ : bit;
SIGNAL \Timer_RxSurtidor:Net_261\ : bit;
SIGNAL \Timer_RxSurtidor:Net_57\ : bit;
SIGNAL Net_1431 : bit;
SIGNAL \Timer_RxSurtidor:Net_102\ : bit;
SIGNAL tmpOE__Rx_LCD_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_LCD_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_LCD_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_LCD_1_net_0 : bit;
SIGNAL tmpOE__Tx_LCD_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_LCD_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_LCD_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_LCD_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_LCD_1_net_0 : bit;
SIGNAL \LCD_2:Net_9\ : bit;
SIGNAL Net_1288 : bit;
SIGNAL \LCD_2:Net_61\ : bit;
SIGNAL \LCD_2:BUART:clock_op\ : bit;
SIGNAL \LCD_2:BUART:reset_reg\ : bit;
SIGNAL \LCD_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \LCD_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \LCD_2:BUART:FinalParityType_1\ : bit;
SIGNAL \LCD_2:BUART:FinalParityType_0\ : bit;
SIGNAL \LCD_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LCD_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LCD_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LCD_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LCD_2:BUART:reset_sr\ : bit;
SIGNAL \LCD_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_729 : bit;
SIGNAL \LCD_2:BUART:txn\ : bit;
SIGNAL Net_1287 : bit;
SIGNAL \LCD_2:BUART:tx_interrupt_out\ : bit;
SIGNAL \LCD_2:BUART:rx_interrupt_out\ : bit;
SIGNAL \LCD_2:BUART:tx_state_1\ : bit;
SIGNAL \LCD_2:BUART:tx_state_0\ : bit;
SIGNAL \LCD_2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:tx_shift_out\ : bit;
SIGNAL \LCD_2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LCD_2:BUART:tx_fifo_empty\ : bit;
SIGNAL \LCD_2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:counter_load_not\ : bit;
SIGNAL \LCD_2:BUART:tx_state_2\ : bit;
SIGNAL \LCD_2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LCD_2:BUART:tx_counter_dp\ : bit;
SIGNAL \LCD_2:BUART:sc_out_7\ : bit;
SIGNAL \LCD_2:BUART:sc_out_6\ : bit;
SIGNAL \LCD_2:BUART:sc_out_5\ : bit;
SIGNAL \LCD_2:BUART:sc_out_4\ : bit;
SIGNAL \LCD_2:BUART:sc_out_3\ : bit;
SIGNAL \LCD_2:BUART:sc_out_2\ : bit;
SIGNAL \LCD_2:BUART:sc_out_1\ : bit;
SIGNAL \LCD_2:BUART:sc_out_0\ : bit;
SIGNAL \LCD_2:BUART:tx_counter_tc\ : bit;
SIGNAL \LCD_2:BUART:tx_status_6\ : bit;
SIGNAL \LCD_2:BUART:tx_status_5\ : bit;
SIGNAL \LCD_2:BUART:tx_status_4\ : bit;
SIGNAL \LCD_2:BUART:tx_status_0\ : bit;
SIGNAL \LCD_2:BUART:tx_status_1\ : bit;
SIGNAL \LCD_2:BUART:tx_status_2\ : bit;
SIGNAL \LCD_2:BUART:tx_status_3\ : bit;
SIGNAL Net_1284 : bit;
SIGNAL \LCD_2:BUART:tx_bitclk\ : bit;
SIGNAL \LCD_2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LCD_2:BUART:tx_mark\ : bit;
SIGNAL \LCD_2:BUART:tx_parity_bit\ : bit;
SIGNAL \LCD_2:BUART:rx_addressmatch\ : bit;
SIGNAL \LCD_2:BUART:rx_addressmatch1\ : bit;
SIGNAL \LCD_2:BUART:rx_addressmatch2\ : bit;
SIGNAL \LCD_2:BUART:rx_state_1\ : bit;
SIGNAL \LCD_2:BUART:rx_state_0\ : bit;
SIGNAL \LCD_2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LCD_2:BUART:rx_postpoll\ : bit;
SIGNAL \LCD_2:BUART:rx_load_fifo\ : bit;
SIGNAL \LCD_2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:hd_shift_out\ : bit;
SIGNAL \LCD_2:BUART:rx_fifonotempty\ : bit;
SIGNAL \LCD_2:BUART:rx_fifofull\ : bit;
SIGNAL \LCD_2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LCD_2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:rx_counter_load\ : bit;
SIGNAL \LCD_2:BUART:rx_state_3\ : bit;
SIGNAL \LCD_2:BUART:rx_state_2\ : bit;
SIGNAL \LCD_2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LCD_2:BUART:rx_count_2\ : bit;
SIGNAL \LCD_2:BUART:rx_count_1\ : bit;
SIGNAL \LCD_2:BUART:rx_count_0\ : bit;
SIGNAL \LCD_2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LCD_2:BUART:rx_count_6\ : bit;
SIGNAL \LCD_2:BUART:rx_count_5\ : bit;
SIGNAL \LCD_2:BUART:rx_count_4\ : bit;
SIGNAL \LCD_2:BUART:rx_count_3\ : bit;
SIGNAL \LCD_2:BUART:rx_count7_tc\ : bit;
SIGNAL \LCD_2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LCD_2:BUART:rx_bitclk\ : bit;
SIGNAL \LCD_2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LCD_2:BUART:rx_poll_bit1\ : bit;
SIGNAL \LCD_2:BUART:rx_poll_bit2\ : bit;
SIGNAL \LCD_2:BUART:pollingrange\ : bit;
SIGNAL \LCD_2:BUART:pollcount_1\ : bit;
SIGNAL Net_1281 : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\ : bit;
SIGNAL \LCD_2:BUART:pollcount_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODIN13_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODIN13_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODIN14_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODIN14_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODIN15_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODIN15_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \LCD_2:BUART:rx_status_0\ : bit;
SIGNAL \LCD_2:BUART:rx_markspace_status\ : bit;
SIGNAL \LCD_2:BUART:rx_status_1\ : bit;
SIGNAL \LCD_2:BUART:rx_status_2\ : bit;
SIGNAL \LCD_2:BUART:rx_parity_error_status\ : bit;
SIGNAL \LCD_2:BUART:rx_status_3\ : bit;
SIGNAL \LCD_2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LCD_2:BUART:rx_status_4\ : bit;
SIGNAL \LCD_2:BUART:rx_status_5\ : bit;
SIGNAL \LCD_2:BUART:rx_status_6\ : bit;
SIGNAL \LCD_2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1283 : bit;
SIGNAL \LCD_2:BUART:rx_markspace_pre\ : bit;
SIGNAL \LCD_2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LCD_2:BUART:rx_break_status\ : bit;
SIGNAL \LCD_2:BUART:sRX:cmp_vv_vv_MODGEN_19\ : bit;
SIGNAL \LCD_2:BUART:rx_address_detected\ : bit;
SIGNAL \LCD_2:BUART:rx_last\ : bit;
SIGNAL \LCD_2:BUART:rx_parity_bit\ : bit;
SIGNAL \LCD_2:BUART:sRX:cmp_vv_vv_MODGEN_20\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODIN16_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODIN16_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODIN16_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODIN16_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \LCD_2:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \LCD_2:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Tx_LCD_2_net_0 : bit;
SIGNAL tmpFB_0__Tx_LCD_2_net_0 : bit;
SIGNAL tmpIO_0__Tx_LCD_2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_LCD_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_LCD_2_net_0 : bit;
SIGNAL tmpOE__Rx_LCD_2_net_0 : bit;
SIGNAL tmpIO_0__Rx_LCD_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_LCD_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_LCD_2_net_0 : bit;
SIGNAL tmpOE__IB1_net_0 : bit;
SIGNAL tmpFB_0__IB1_net_0 : bit;
SIGNAL tmpIO_0__IB1_net_0 : bit;
TERMINAL tmpSIOVREF__IB1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB1_net_0 : bit;
SIGNAL tmpOE__Pin_WP_net_0 : bit;
SIGNAL tmpFB_0__Pin_WP_net_0 : bit;
SIGNAL tmpIO_0__Pin_WP_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_WP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_WP_net_0 : bit;
SIGNAL \Timer_Animacion:Net_260\ : bit;
SIGNAL \Timer_Animacion:Net_266\ : bit;
SIGNAL Net_1060 : bit;
SIGNAL \Timer_Animacion:Net_51\ : bit;
SIGNAL \Timer_Animacion:Net_261\ : bit;
SIGNAL \Timer_Animacion:Net_57\ : bit;
SIGNAL Net_1230 : bit;
SIGNAL Net_1369 : bit;
SIGNAL \Timer_Animacion:Net_102\ : bit;
SIGNAL Net_1242 : bit;
SIGNAL \Timer_Modo:Net_260\ : bit;
SIGNAL \Timer_Modo:Net_266\ : bit;
SIGNAL Net_1137 : bit;
SIGNAL \Timer_Modo:Net_51\ : bit;
SIGNAL \Timer_Modo:Net_261\ : bit;
SIGNAL \Timer_Modo:Net_57\ : bit;
SIGNAL Net_1247 : bit;
SIGNAL \Timer_Modo:Net_102\ : bit;
SIGNAL Net_1236 : bit;
SIGNAL Net_1110 : bit;
SIGNAL \Timer_Animacion2:Net_260\ : bit;
SIGNAL \Timer_Animacion2:Net_266\ : bit;
SIGNAL \Timer_Animacion2:Net_51\ : bit;
SIGNAL \Timer_Animacion2:Net_261\ : bit;
SIGNAL \Timer_Animacion2:Net_57\ : bit;
SIGNAL Net_1374 : bit;
SIGNAL \Timer_Animacion2:Net_102\ : bit;
SIGNAL \Surtidor:BUART:reset_reg\\D\ : bit;
SIGNAL \Surtidor:BUART:txn\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_state_1\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_state_0\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1333D : bit;
SIGNAL \Surtidor:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_mark\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_1\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_0\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_3\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_2\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Surtidor:BUART:pollcount_1\\D\ : bit;
SIGNAL \Surtidor:BUART:pollcount_0\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_break_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_last\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \LCD_1:BUART:reset_reg\\D\ : bit;
SIGNAL \LCD_1:BUART:txn\\D\ : bit;
SIGNAL \LCD_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \LCD_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \LCD_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1295D : bit;
SIGNAL \LCD_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \LCD_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LCD_1:BUART:tx_mark\\D\ : bit;
SIGNAL \LCD_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LCD_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \LCD_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_last\\D\ : bit;
SIGNAL \LCD_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PC:BUART:reset_reg\\D\ : bit;
SIGNAL \PC:BUART:txn\\D\ : bit;
SIGNAL \PC:BUART:tx_state_1\\D\ : bit;
SIGNAL \PC:BUART:tx_state_0\\D\ : bit;
SIGNAL \PC:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1308D : bit;
SIGNAL \PC:BUART:tx_bitclk\\D\ : bit;
SIGNAL \PC:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \PC:BUART:tx_mark\\D\ : bit;
SIGNAL \PC:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \PC:BUART:rx_state_1\\D\ : bit;
SIGNAL \PC:BUART:rx_state_0\\D\ : bit;
SIGNAL \PC:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \PC:BUART:rx_state_3\\D\ : bit;
SIGNAL \PC:BUART:rx_state_2\\D\ : bit;
SIGNAL \PC:BUART:rx_bitclk\\D\ : bit;
SIGNAL \PC:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \PC:BUART:pollcount_1\\D\ : bit;
SIGNAL \PC:BUART:pollcount_0\\D\ : bit;
SIGNAL \PC:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \PC:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \PC:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \PC:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \PC:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \PC:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \PC:BUART:rx_break_status\\D\ : bit;
SIGNAL \PC:BUART:rx_address_detected\\D\ : bit;
SIGNAL \PC:BUART:rx_last\\D\ : bit;
SIGNAL \PC:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \LCD_2:BUART:reset_reg\\D\ : bit;
SIGNAL \LCD_2:BUART:txn\\D\ : bit;
SIGNAL \LCD_2:BUART:tx_state_1\\D\ : bit;
SIGNAL \LCD_2:BUART:tx_state_0\\D\ : bit;
SIGNAL \LCD_2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1284D : bit;
SIGNAL \LCD_2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \LCD_2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LCD_2:BUART:tx_mark\\D\ : bit;
SIGNAL \LCD_2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_state_1\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_state_0\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_state_3\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_state_2\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LCD_2:BUART:pollcount_1\\D\ : bit;
SIGNAL \LCD_2:BUART:pollcount_0\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_break_status\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_last\\D\ : bit;
SIGNAL \LCD_2:BUART:rx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_1501 <= (not \Surtidor:BUART:txn\);

zero <=  ('0') ;

\Surtidor:BUART:counter_load_not\ <= ((not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_2\)
	OR \Surtidor:BUART:tx_state_0\
	OR \Surtidor:BUART:tx_state_1\);

\Surtidor:BUART:tx_status_0\ <= ((not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_fifo_empty\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_status_2\ <= (not \Surtidor:BUART:tx_fifo_notfull\);

\Surtidor:BUART:tx_bitclk\\D\ <= ((not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_bitclk_enable_pre\)
	OR (\Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk_enable_pre\)
	OR (\Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_bitclk_enable_pre\));

\Surtidor:BUART:tx_mark\\D\ <= ((not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:tx_mark\));

\Surtidor:BUART:tx_state_2\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_state_1\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_state_1\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_1\));

\Surtidor:BUART:tx_state_0\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_fifo_empty\ and \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_counter_dp\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_fifo_empty\ and not \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_fifo_empty\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:txn\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:txn\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_counter_dp\ and \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_parity_bit\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_shift_out\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_counter_dp\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_parity_bit\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_counter_dp\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_shift_out\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_state_1\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_parity_bit\\D\ <= ((not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_parity_bit\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:txn\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_parity_bit\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_bitclk\)
	OR (\Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_parity_bit\)
	OR (not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_parity_bit\)
	OR (not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_parity_bit\)
	OR (\Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_parity_bit\)
	OR (\Surtidor:BUART:reset_reg\ and \Surtidor:BUART:tx_parity_bit\));

\Surtidor:BUART:rx_counter_load\ <= ((not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_bitclk_pre\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

\Surtidor:BUART:rx_state_stop1_reg\\D\ <= (not \Surtidor:BUART:rx_state_2\
	OR not \Surtidor:BUART:rx_state_3\
	OR \Surtidor:BUART:rx_state_0\
	OR \Surtidor:BUART:rx_state_1\);

\Surtidor:BUART:pollcount_1\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not MODIN1_1 and Net_1500 and MODIN1_0)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not Net_1500 and MODIN1_1));

\Surtidor:BUART:pollcount_0\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not MODIN1_0 and Net_1500)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not Net_1500 and MODIN1_0));

\Surtidor:BUART:rx_postpoll\ <= ((Net_1500 and MODIN1_0)
	OR MODIN1_1);

\Surtidor:BUART:rx_status_4\ <= ((\Surtidor:BUART:rx_load_fifo\ and \Surtidor:BUART:rx_fifofull\));

\Surtidor:BUART:rx_status_5\ <= ((\Surtidor:BUART:rx_fifonotempty\ and \Surtidor:BUART:rx_state_stop1_reg\));

\Surtidor:BUART:rx_stop_bit_error\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_parity_error_status\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_parity_error_pre\));

\Surtidor:BUART:rx_load_fifo\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\));

\Surtidor:BUART:rx_state_3\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_3\));

\Surtidor:BUART:rx_state_2\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\ and not Net_1500 and \Surtidor:BUART:rx_last\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_state_1\\D\ <= ((not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\));

\Surtidor:BUART:rx_state_0\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and MODIN4_6)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_last\\D\ <= ((not \Surtidor:BUART:reset_reg\ and Net_1500));

\Surtidor:BUART:rx_address_detected\\D\ <= ((not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_address_detected\));

\Surtidor:BUART:rx_parity_bit\\D\ <= ((not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\ and not \Surtidor:BUART:rx_parity_bit\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_postpoll\)
	OR (not \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_parity_bit\));

\Surtidor:BUART:rx_parity_error_pre\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_parity_bit\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_2\ and not \Surtidor:BUART:rx_parity_bit\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_parity_error_pre\)
	OR (\Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_parity_error_pre\)
	OR (\Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_parity_error_pre\)
	OR (\Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_parity_error_pre\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_error_pre\)
	OR (not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_parity_error_pre\)
	OR (\Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_parity_error_pre\));

Net_692 <= (not \LCD_1:BUART:txn\);

\LCD_1:BUART:counter_load_not\ <= ((not \LCD_1:BUART:tx_bitclk_enable_pre\ and \LCD_1:BUART:tx_state_2\)
	OR \LCD_1:BUART:tx_state_0\
	OR \LCD_1:BUART:tx_state_1\);

\LCD_1:BUART:tx_status_0\ <= ((not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_bitclk_enable_pre\ and \LCD_1:BUART:tx_fifo_empty\ and \LCD_1:BUART:tx_state_2\));

\LCD_1:BUART:tx_status_2\ <= (not \LCD_1:BUART:tx_fifo_notfull\);

\LCD_1:BUART:tx_bitclk\\D\ <= ((not \LCD_1:BUART:tx_state_2\ and \LCD_1:BUART:tx_bitclk_enable_pre\)
	OR (\LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_bitclk_enable_pre\)
	OR (\LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_bitclk_enable_pre\));

\LCD_1:BUART:tx_mark\\D\ <= ((not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:tx_mark\));

\LCD_1:BUART:tx_state_2\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_2\ and \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_counter_dp\ and \LCD_1:BUART:tx_bitclk\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_2\ and \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_bitclk\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_bitclk_enable_pre\ and \LCD_1:BUART:tx_state_2\));

\LCD_1:BUART:tx_state_1\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_2\ and \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_bitclk\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_2\ and not \LCD_1:BUART:tx_bitclk\ and \LCD_1:BUART:tx_state_1\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_bitclk_enable_pre\ and \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_0\ and not \LCD_1:BUART:tx_counter_dp\ and \LCD_1:BUART:tx_state_1\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_state_2\));

\LCD_1:BUART:tx_state_0\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_fifo_empty\ and \LCD_1:BUART:tx_bitclk_enable_pre\ and \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and not \LCD_1:BUART:tx_fifo_empty\ and not \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_bitclk_enable_pre\ and \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_2\ and not \LCD_1:BUART:tx_bitclk\ and \LCD_1:BUART:tx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_fifo_empty\ and \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_state_2\));

\LCD_1:BUART:txn\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_0\ and not \LCD_1:BUART:tx_shift_out\ and not \LCD_1:BUART:tx_state_2\ and not \LCD_1:BUART:tx_counter_dp\ and \LCD_1:BUART:tx_state_1\ and \LCD_1:BUART:tx_bitclk\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_2\ and not \LCD_1:BUART:tx_bitclk\ and \LCD_1:BUART:tx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_shift_out\ and not \LCD_1:BUART:tx_state_2\ and \LCD_1:BUART:tx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:tx_bitclk\ and \LCD_1:BUART:txn\ and \LCD_1:BUART:tx_state_1\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:txn\ and \LCD_1:BUART:tx_state_2\));

\LCD_1:BUART:tx_parity_bit\\D\ <= ((not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:txn\ and \LCD_1:BUART:tx_parity_bit\)
	OR (not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_parity_bit\)
	OR \LCD_1:BUART:tx_parity_bit\);

\LCD_1:BUART:rx_counter_load\ <= ((not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_0\ and not \LCD_1:BUART:rx_state_3\ and not \LCD_1:BUART:rx_state_2\));

\LCD_1:BUART:rx_bitclk_pre\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

\LCD_1:BUART:rx_state_stop1_reg\\D\ <= (not \LCD_1:BUART:rx_state_2\
	OR not \LCD_1:BUART:rx_state_3\
	OR \LCD_1:BUART:rx_state_0\
	OR \LCD_1:BUART:rx_state_1\);

\LCD_1:BUART:pollcount_1\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not MODIN5_1 and Net_697 and MODIN5_0)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not Net_697 and MODIN5_1));

\LCD_1:BUART:pollcount_0\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not MODIN5_0 and Net_697)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not Net_697 and MODIN5_0));

\LCD_1:BUART:rx_postpoll\ <= ((Net_697 and MODIN5_0)
	OR MODIN5_1);

\LCD_1:BUART:rx_status_4\ <= ((\LCD_1:BUART:rx_load_fifo\ and \LCD_1:BUART:rx_fifofull\));

\LCD_1:BUART:rx_status_5\ <= ((\LCD_1:BUART:rx_fifonotempty\ and \LCD_1:BUART:rx_state_stop1_reg\));

\LCD_1:BUART:rx_stop_bit_error\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_3\ and \LCD_1:BUART:rx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_0\ and not Net_697 and not MODIN5_1 and \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_3\ and \LCD_1:BUART:rx_state_2\));

\LCD_1:BUART:rx_load_fifo\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_0\ and not \LCD_1:BUART:rx_state_2\ and \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_3\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_3\ and not \LCD_1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \LCD_1:BUART:rx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_3\ and not \LCD_1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \LCD_1:BUART:rx_state_0\));

\LCD_1:BUART:rx_state_3\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \LCD_1:BUART:rx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \LCD_1:BUART:rx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_3\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_1\ and \LCD_1:BUART:rx_state_3\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_2\ and \LCD_1:BUART:rx_state_3\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_0\ and \LCD_1:BUART:rx_state_3\));

\LCD_1:BUART:rx_state_2\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_0\ and not \LCD_1:BUART:rx_state_3\ and not \LCD_1:BUART:rx_state_2\ and not Net_697 and \LCD_1:BUART:rx_last\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_0\ and not \LCD_1:BUART:rx_state_2\ and \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_3\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \LCD_1:BUART:rx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \LCD_1:BUART:rx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_1\ and \LCD_1:BUART:rx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_0\ and \LCD_1:BUART:rx_state_2\));

\LCD_1:BUART:rx_state_1\\D\ <= ((not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_1\));

\LCD_1:BUART:rx_state_0\\D\ <= ((not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and not \LCD_1:BUART:rx_state_1\ and not \LCD_1:BUART:rx_state_3\ and not Net_697 and not MODIN5_1 and \LCD_1:BUART:rx_bitclk_enable\ and \LCD_1:BUART:rx_state_2\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_0\ and MODIN8_6)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_0\ and \LCD_1:BUART:rx_state_3\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_1\ and \LCD_1:BUART:rx_state_0\)
	OR (not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_state_0\ and \LCD_1:BUART:rx_state_2\));

\LCD_1:BUART:rx_last\\D\ <= ((not \LCD_1:BUART:reset_reg\ and Net_697));

\LCD_1:BUART:rx_address_detected\\D\ <= ((not \LCD_1:BUART:reset_reg\ and \LCD_1:BUART:rx_address_detected\));

Net_1304 <= (not \PC:BUART:txn\);

\PC:BUART:counter_load_not\ <= ((not \PC:BUART:tx_bitclk_enable_pre\ and \PC:BUART:tx_state_2\)
	OR \PC:BUART:tx_state_0\
	OR \PC:BUART:tx_state_1\);

\PC:BUART:tx_status_0\ <= ((not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_0\ and \PC:BUART:tx_bitclk_enable_pre\ and \PC:BUART:tx_fifo_empty\ and \PC:BUART:tx_state_2\));

\PC:BUART:tx_status_2\ <= (not \PC:BUART:tx_fifo_notfull\);

\PC:BUART:tx_bitclk\\D\ <= ((not \PC:BUART:tx_state_2\ and \PC:BUART:tx_bitclk_enable_pre\)
	OR (\PC:BUART:tx_state_0\ and \PC:BUART:tx_bitclk_enable_pre\)
	OR (\PC:BUART:tx_state_1\ and \PC:BUART:tx_bitclk_enable_pre\));

\PC:BUART:tx_mark\\D\ <= ((not \PC:BUART:reset_reg\ and \PC:BUART:tx_mark\));

\PC:BUART:tx_state_2\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_2\ and \PC:BUART:tx_state_1\ and \PC:BUART:tx_counter_dp\ and \PC:BUART:tx_bitclk\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_2\ and \PC:BUART:tx_state_1\ and \PC:BUART:tx_state_0\ and \PC:BUART:tx_bitclk\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and \PC:BUART:tx_state_0\ and \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_0\ and \PC:BUART:tx_state_1\ and \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_bitclk_enable_pre\ and \PC:BUART:tx_state_2\));

\PC:BUART:tx_state_1\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_2\ and \PC:BUART:tx_state_0\ and \PC:BUART:tx_bitclk\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_2\ and not \PC:BUART:tx_bitclk\ and \PC:BUART:tx_state_1\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_bitclk_enable_pre\ and \PC:BUART:tx_state_1\ and \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_0\ and not \PC:BUART:tx_counter_dp\ and \PC:BUART:tx_state_1\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_0\ and \PC:BUART:tx_state_1\ and \PC:BUART:tx_state_2\));

\PC:BUART:tx_state_0\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_fifo_empty\ and \PC:BUART:tx_bitclk_enable_pre\ and \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_0\ and not \PC:BUART:tx_fifo_empty\ and not \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_bitclk_enable_pre\ and \PC:BUART:tx_state_0\ and \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_2\ and not \PC:BUART:tx_bitclk\ and \PC:BUART:tx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_fifo_empty\ and \PC:BUART:tx_state_0\ and \PC:BUART:tx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and \PC:BUART:tx_state_0\ and \PC:BUART:tx_state_2\));

\PC:BUART:txn\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_0\ and not \PC:BUART:tx_shift_out\ and not \PC:BUART:tx_state_2\ and not \PC:BUART:tx_counter_dp\ and \PC:BUART:tx_state_1\ and \PC:BUART:tx_bitclk\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_2\ and not \PC:BUART:tx_bitclk\ and \PC:BUART:tx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_shift_out\ and not \PC:BUART:tx_state_2\ and \PC:BUART:tx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:tx_bitclk\ and \PC:BUART:txn\ and \PC:BUART:tx_state_1\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:txn\ and \PC:BUART:tx_state_2\));

\PC:BUART:tx_parity_bit\\D\ <= ((not \PC:BUART:tx_state_0\ and \PC:BUART:txn\ and \PC:BUART:tx_parity_bit\)
	OR (not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_0\ and \PC:BUART:tx_parity_bit\)
	OR \PC:BUART:tx_parity_bit\);

\PC:BUART:rx_counter_load\ <= ((not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_0\ and not \PC:BUART:rx_state_3\ and not \PC:BUART:rx_state_2\));

\PC:BUART:rx_bitclk_pre\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not \PC:BUART:rx_count_0\));

\PC:BUART:rx_state_stop1_reg\\D\ <= (not \PC:BUART:rx_state_2\
	OR not \PC:BUART:rx_state_3\
	OR \PC:BUART:rx_state_0\
	OR \PC:BUART:rx_state_1\);

\PC:BUART:pollcount_1\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not MODIN9_1 and Net_1305 and MODIN9_0)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not Net_1305 and MODIN9_1));

\PC:BUART:pollcount_0\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not MODIN9_0 and Net_1305)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not Net_1305 and MODIN9_0));

\PC:BUART:rx_postpoll\ <= ((Net_1305 and MODIN9_0)
	OR MODIN9_1);

\PC:BUART:rx_status_4\ <= ((\PC:BUART:rx_load_fifo\ and \PC:BUART:rx_fifofull\));

\PC:BUART:rx_status_5\ <= ((\PC:BUART:rx_fifonotempty\ and \PC:BUART:rx_state_stop1_reg\));

\PC:BUART:rx_stop_bit_error\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_3\ and \PC:BUART:rx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_0\ and not Net_1305 and not MODIN9_1 and \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_3\ and \PC:BUART:rx_state_2\));

\PC:BUART:rx_load_fifo\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_0\ and not \PC:BUART:rx_state_2\ and \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_3\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_3\ and not \PC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \PC:BUART:rx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_3\ and not \PC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \PC:BUART:rx_state_0\));

\PC:BUART:rx_state_3\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \PC:BUART:rx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \PC:BUART:rx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_3\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_1\ and \PC:BUART:rx_state_3\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_2\ and \PC:BUART:rx_state_3\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_0\ and \PC:BUART:rx_state_3\));

\PC:BUART:rx_state_2\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_0\ and not \PC:BUART:rx_state_3\ and not \PC:BUART:rx_state_2\ and not Net_1305 and \PC:BUART:rx_last\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_0\ and not \PC:BUART:rx_state_2\ and \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_3\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \PC:BUART:rx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \PC:BUART:rx_state_0\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_2\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_1\ and \PC:BUART:rx_state_2\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_0\ and \PC:BUART:rx_state_2\));

\PC:BUART:rx_state_1\\D\ <= ((not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_1\));

\PC:BUART:rx_state_0\\D\ <= ((not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_2\)
	OR (not \PC:BUART:reset_reg\ and not \PC:BUART:rx_state_1\ and not \PC:BUART:rx_state_3\ and not Net_1305 and not MODIN9_1 and \PC:BUART:rx_bitclk_enable\ and \PC:BUART:rx_state_2\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_0\ and MODIN12_6)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_0\ and \PC:BUART:rx_state_3\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_1\ and \PC:BUART:rx_state_0\)
	OR (not \PC:BUART:reset_reg\ and \PC:BUART:rx_state_0\ and \PC:BUART:rx_state_2\));

\PC:BUART:rx_last\\D\ <= ((not \PC:BUART:reset_reg\ and Net_1305));

\PC:BUART:rx_address_detected\\D\ <= ((not \PC:BUART:reset_reg\ and \PC:BUART:rx_address_detected\));

Net_729 <= (not \LCD_2:BUART:txn\);

\LCD_2:BUART:counter_load_not\ <= ((not \LCD_2:BUART:tx_bitclk_enable_pre\ and \LCD_2:BUART:tx_state_2\)
	OR \LCD_2:BUART:tx_state_0\
	OR \LCD_2:BUART:tx_state_1\);

\LCD_2:BUART:tx_status_0\ <= ((not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_bitclk_enable_pre\ and \LCD_2:BUART:tx_fifo_empty\ and \LCD_2:BUART:tx_state_2\));

\LCD_2:BUART:tx_status_2\ <= (not \LCD_2:BUART:tx_fifo_notfull\);

\LCD_2:BUART:tx_bitclk\\D\ <= ((not \LCD_2:BUART:tx_state_2\ and \LCD_2:BUART:tx_bitclk_enable_pre\)
	OR (\LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_bitclk_enable_pre\)
	OR (\LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_bitclk_enable_pre\));

\LCD_2:BUART:tx_mark\\D\ <= ((not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:tx_mark\));

\LCD_2:BUART:tx_state_2\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_2\ and \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_counter_dp\ and \LCD_2:BUART:tx_bitclk\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_2\ and \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_bitclk\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_bitclk_enable_pre\ and \LCD_2:BUART:tx_state_2\));

\LCD_2:BUART:tx_state_1\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_2\ and \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_bitclk\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_2\ and not \LCD_2:BUART:tx_bitclk\ and \LCD_2:BUART:tx_state_1\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_bitclk_enable_pre\ and \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_0\ and not \LCD_2:BUART:tx_counter_dp\ and \LCD_2:BUART:tx_state_1\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_state_2\));

\LCD_2:BUART:tx_state_0\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_fifo_empty\ and \LCD_2:BUART:tx_bitclk_enable_pre\ and \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and not \LCD_2:BUART:tx_fifo_empty\ and not \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_bitclk_enable_pre\ and \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_2\ and not \LCD_2:BUART:tx_bitclk\ and \LCD_2:BUART:tx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_fifo_empty\ and \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_state_2\));

\LCD_2:BUART:txn\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_0\ and not \LCD_2:BUART:tx_shift_out\ and not \LCD_2:BUART:tx_state_2\ and not \LCD_2:BUART:tx_counter_dp\ and \LCD_2:BUART:tx_state_1\ and \LCD_2:BUART:tx_bitclk\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_2\ and not \LCD_2:BUART:tx_bitclk\ and \LCD_2:BUART:tx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_shift_out\ and not \LCD_2:BUART:tx_state_2\ and \LCD_2:BUART:tx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:tx_bitclk\ and \LCD_2:BUART:txn\ and \LCD_2:BUART:tx_state_1\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:txn\ and \LCD_2:BUART:tx_state_2\));

\LCD_2:BUART:tx_parity_bit\\D\ <= ((not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:txn\ and \LCD_2:BUART:tx_parity_bit\)
	OR (not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_parity_bit\)
	OR \LCD_2:BUART:tx_parity_bit\);

\LCD_2:BUART:rx_counter_load\ <= ((not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_0\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:rx_state_2\));

\LCD_2:BUART:rx_bitclk_pre\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

\LCD_2:BUART:rx_state_stop1_reg\\D\ <= (not \LCD_2:BUART:rx_state_2\
	OR not \LCD_2:BUART:rx_state_3\
	OR \LCD_2:BUART:rx_state_0\
	OR \LCD_2:BUART:rx_state_1\);

\LCD_2:BUART:pollcount_1\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:pollcount_1\ and Net_1281 and \LCD_2:BUART:pollcount_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:pollcount_1\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not Net_1281 and \LCD_2:BUART:pollcount_1\));

\LCD_2:BUART:pollcount_0\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:pollcount_0\ and Net_1281)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not Net_1281 and \LCD_2:BUART:pollcount_0\));

\LCD_2:BUART:rx_postpoll\ <= ((Net_1281 and \LCD_2:BUART:pollcount_0\)
	OR \LCD_2:BUART:pollcount_1\);

\LCD_2:BUART:rx_status_4\ <= ((\LCD_2:BUART:rx_load_fifo\ and \LCD_2:BUART:rx_fifofull\));

\LCD_2:BUART:rx_status_5\ <= ((\LCD_2:BUART:rx_fifonotempty\ and \LCD_2:BUART:rx_state_stop1_reg\));

\LCD_2:BUART:rx_stop_bit_error\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_0\ and not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_3\ and \LCD_2:BUART:rx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_0\ and not \LCD_2:BUART:pollcount_1\ and not Net_1281 and \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_3\ and \LCD_2:BUART:rx_state_2\));

\LCD_2:BUART:rx_load_fifo\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_0\ and not \LCD_2:BUART:rx_state_2\ and \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_3\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:rx_state_2\ and not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\ and \LCD_2:BUART:rx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:rx_state_2\ and not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\ and \LCD_2:BUART:rx_state_0\));

\LCD_2:BUART:rx_state_3\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_2\ and not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\ and \LCD_2:BUART:rx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_2\ and not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\ and \LCD_2:BUART:rx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_3\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_1\ and \LCD_2:BUART:rx_state_3\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_2\ and \LCD_2:BUART:rx_state_3\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_0\ and \LCD_2:BUART:rx_state_3\));

\LCD_2:BUART:rx_state_2\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_0\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:rx_state_2\ and not Net_1281 and \LCD_2:BUART:rx_last\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_0\ and not \LCD_2:BUART:rx_state_2\ and \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_3\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\ and \LCD_2:BUART:rx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\ and \LCD_2:BUART:rx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_1\ and \LCD_2:BUART:rx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_0\ and \LCD_2:BUART:rx_state_2\));

\LCD_2:BUART:rx_state_1\\D\ <= ((not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_1\));

\LCD_2:BUART:rx_state_0\\D\ <= ((not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and not \LCD_2:BUART:rx_state_1\ and not \LCD_2:BUART:rx_state_3\ and not \LCD_2:BUART:pollcount_1\ and not Net_1281 and \LCD_2:BUART:rx_bitclk_enable\ and \LCD_2:BUART:rx_state_2\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_0\ and \LCD_2:BUART:rx_count_5\ and \LCD_2:BUART:rx_count_4\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_0\ and \LCD_2:BUART:rx_count_6\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_0\ and \LCD_2:BUART:rx_state_3\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_1\ and \LCD_2:BUART:rx_state_0\)
	OR (not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_state_0\ and \LCD_2:BUART:rx_state_2\));

\LCD_2:BUART:rx_last\\D\ <= ((not \LCD_2:BUART:reset_reg\ and Net_1281));

\LCD_2:BUART:rx_address_detected\\D\ <= ((not \LCD_2:BUART:reset_reg\ and \LCD_2:BUART:rx_address_detected\));

\Surtidor:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1336);
\Surtidor:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1526,
		enable=>one,
		clock_out=>\Surtidor:BUART:clock_op\);
\Surtidor:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clk=>\Surtidor:BUART:clock_op\,
		cs_addr=>(\Surtidor:BUART:tx_state_1\, \Surtidor:BUART:tx_state_0\, \Surtidor:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Surtidor:BUART:tx_shift_out\,
		f0_bus_stat=>\Surtidor:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Surtidor:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clk=>\Surtidor:BUART:clock_op\,
		cs_addr=>(zero, zero, \Surtidor:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Surtidor:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Surtidor:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Surtidor:BUART:sc_out_7\, \Surtidor:BUART:sc_out_6\, \Surtidor:BUART:sc_out_5\, \Surtidor:BUART:sc_out_4\,
			\Surtidor:BUART:sc_out_3\, \Surtidor:BUART:sc_out_2\, \Surtidor:BUART:sc_out_1\, \Surtidor:BUART:sc_out_0\));
\Surtidor:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clock=>\Surtidor:BUART:clock_op\,
		status=>(zero, zero, zero, \Surtidor:BUART:tx_fifo_notfull\,
			\Surtidor:BUART:tx_status_2\, \Surtidor:BUART:tx_fifo_empty\, \Surtidor:BUART:tx_status_0\),
		interrupt=>\Surtidor:BUART:tx_interrupt_out\);
\Surtidor:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clk=>\Surtidor:BUART:clock_op\,
		cs_addr=>(\Surtidor:BUART:rx_state_1\, \Surtidor:BUART:rx_state_0\, \Surtidor:BUART:rx_bitclk_enable\),
		route_si=>\Surtidor:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Surtidor:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Surtidor:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Surtidor:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Surtidor:BUART:hd_shift_out\,
		f0_bus_stat=>\Surtidor:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Surtidor:BUART:rx_fifofull\,
		f1_bus_stat=>\Surtidor:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Surtidor:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Surtidor:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Surtidor:BUART:clock_op\,
		reset=>\Surtidor:BUART:reset_reg\,
		load=>\Surtidor:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\Surtidor:BUART:rx_count_2\, \Surtidor:BUART:rx_count_1\, \Surtidor:BUART:rx_count_0\),
		tc=>\Surtidor:BUART:rx_count7_tc\);
\Surtidor:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clock=>\Surtidor:BUART:clock_op\,
		status=>(zero, \Surtidor:BUART:rx_status_5\, \Surtidor:BUART:rx_status_4\, \Surtidor:BUART:rx_status_3\,
			\Surtidor:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1336);
Rx_TW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1500,
		analog=>(open),
		io=>(tmpIO_0__Rx_TW_net_0),
		siovref=>(tmpSIOVREF__Rx_TW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_TW_net_0);
Tx_TW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1501,
		fb=>(tmpFB_0__Tx_TW_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_TW_net_0),
		siovref=>(tmpSIOVREF__Tx_TW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_TW_net_0);
\LCD_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3ecd0af7-5916-41e6-b239-ee3a0ec36607/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LCD_1:Net_9\,
		dig_domain_out=>open);
\LCD_1:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1299);
\LCD_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LCD_1:Net_9\,
		enable=>one,
		clock_out=>\LCD_1:BUART:clock_op\);
\LCD_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD_1:BUART:reset_reg\,
		clk=>\LCD_1:BUART:clock_op\,
		cs_addr=>(\LCD_1:BUART:tx_state_1\, \LCD_1:BUART:tx_state_0\, \LCD_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD_1:BUART:tx_shift_out\,
		f0_bus_stat=>\LCD_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LCD_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD_1:BUART:reset_reg\,
		clk=>\LCD_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \LCD_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\LCD_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\LCD_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LCD_1:BUART:sc_out_7\, \LCD_1:BUART:sc_out_6\, \LCD_1:BUART:sc_out_5\, \LCD_1:BUART:sc_out_4\,
			\LCD_1:BUART:sc_out_3\, \LCD_1:BUART:sc_out_2\, \LCD_1:BUART:sc_out_1\, \LCD_1:BUART:sc_out_0\));
\LCD_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD_1:BUART:reset_reg\,
		clock=>\LCD_1:BUART:clock_op\,
		status=>(zero, zero, zero, \LCD_1:BUART:tx_fifo_notfull\,
			\LCD_1:BUART:tx_status_2\, \LCD_1:BUART:tx_fifo_empty\, \LCD_1:BUART:tx_status_0\),
		interrupt=>\LCD_1:BUART:tx_interrupt_out\);
\LCD_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD_1:BUART:reset_reg\,
		clk=>\LCD_1:BUART:clock_op\,
		cs_addr=>(\LCD_1:BUART:rx_state_1\, \LCD_1:BUART:rx_state_0\, \LCD_1:BUART:rx_bitclk_enable\),
		route_si=>\LCD_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LCD_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LCD_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LCD_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD_1:BUART:hd_shift_out\,
		f0_bus_stat=>\LCD_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LCD_1:BUART:rx_fifofull\,
		f1_bus_stat=>\LCD_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LCD_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LCD_1:BUART:clock_op\,
		reset=>\LCD_1:BUART:reset_reg\,
		load=>\LCD_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\LCD_1:BUART:rx_count_2\, \LCD_1:BUART:rx_count_1\, \LCD_1:BUART:rx_count_0\),
		tc=>\LCD_1:BUART:rx_count7_tc\);
\LCD_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD_1:BUART:reset_reg\,
		clock=>\LCD_1:BUART:clock_op\,
		status=>(zero, \LCD_1:BUART:rx_status_5\, \LCD_1:BUART:rx_status_4\, \LCD_1:BUART:rx_status_3\,
			\LCD_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1299);
\PC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3ff86699-1213-40e3-bc3a-d700acad116f/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\PC:Net_9\,
		dig_domain_out=>open);
\PC:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1312);
\PC:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\PC:Net_9\,
		enable=>one,
		clock_out=>\PC:BUART:clock_op\);
\PC:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PC:BUART:reset_reg\,
		clk=>\PC:BUART:clock_op\,
		cs_addr=>(\PC:BUART:tx_state_1\, \PC:BUART:tx_state_0\, \PC:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PC:BUART:tx_shift_out\,
		f0_bus_stat=>\PC:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\PC:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PC:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PC:BUART:reset_reg\,
		clk=>\PC:BUART:clock_op\,
		cs_addr=>(zero, zero, \PC:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\PC:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\PC:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\PC:BUART:sc_out_7\, \PC:BUART:sc_out_6\, \PC:BUART:sc_out_5\, \PC:BUART:sc_out_4\,
			\PC:BUART:sc_out_3\, \PC:BUART:sc_out_2\, \PC:BUART:sc_out_1\, \PC:BUART:sc_out_0\));
\PC:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PC:BUART:reset_reg\,
		clock=>\PC:BUART:clock_op\,
		status=>(zero, zero, zero, \PC:BUART:tx_fifo_notfull\,
			\PC:BUART:tx_status_2\, \PC:BUART:tx_fifo_empty\, \PC:BUART:tx_status_0\),
		interrupt=>\PC:BUART:tx_interrupt_out\);
\PC:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PC:BUART:reset_reg\,
		clk=>\PC:BUART:clock_op\,
		cs_addr=>(\PC:BUART:rx_state_1\, \PC:BUART:rx_state_0\, \PC:BUART:rx_bitclk_enable\),
		route_si=>\PC:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\PC:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PC:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PC:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PC:BUART:hd_shift_out\,
		f0_bus_stat=>\PC:BUART:rx_fifonotempty\,
		f0_blk_stat=>\PC:BUART:rx_fifofull\,
		f1_bus_stat=>\PC:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\PC:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PC:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PC:BUART:clock_op\,
		reset=>\PC:BUART:reset_reg\,
		load=>\PC:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\PC:BUART:rx_count_2\, \PC:BUART:rx_count_1\, \PC:BUART:rx_count_0\),
		tc=>\PC:BUART:rx_count7_tc\);
\PC:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PC:BUART:reset_reg\,
		clock=>\PC:BUART:clock_op\,
		status=>(zero, \PC:BUART:rx_status_5\, \PC:BUART:rx_status_4\, \PC:BUART:rx_status_3\,
			\PC:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1312);
Rx_PC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68b0ca42-54f5-4477-bd9e-4f25c5856533",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1305,
		analog=>(open),
		io=>(tmpIO_0__Rx_PC_net_0),
		siovref=>(tmpSIOVREF__Rx_PC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_PC_net_0);
Tx_PC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3737703a-0410-4117-82c5-126b43246453",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1304,
		fb=>(tmpFB_0__Tx_PC_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_PC_net_0),
		siovref=>(tmpSIOVREF__Tx_PC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_PC_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_1263,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_1262,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_1:bus_clk\,
		scl_in=>\I2C_1:Net_1109_0\,
		sda_in=>\I2C_1:Net_1109_1\,
		scl_out=>\I2C_1:Net_643_0\,
		sda_out=>\I2C_1:sda_x_wire\,
		interrupt=>\I2C_1:Net_697\);
\I2C_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:bus_clk\,
		dig_domain_out=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_0\,
		oe=>one,
		y=>Net_1263,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>one,
		y=>Net_1262,
		yfb=>\I2C_1:Net_1109_1\);
IB2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b2ce9cbb-42ba-452e-8a5b-36a7a42e7d78",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IB2_net_0),
		analog=>(open),
		io=>(tmpIO_0__IB2_net_0),
		siovref=>(tmpSIOVREF__IB2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IB2_net_0);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1411);
\Timer_RxSurtidor:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1067,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_RxSurtidor:Net_51\,
		compare=>\Timer_RxSurtidor:Net_261\,
		interrupt=>Net_1411);
Rx_LCD_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"55465e8d-b2a9-4226-8775-bd3e7997dcec",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_697,
		analog=>(open),
		io=>(tmpIO_0__Rx_LCD_1_net_0),
		siovref=>(tmpSIOVREF__Rx_LCD_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_LCD_1_net_0);
Tx_LCD_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4885ade4-42ba-4b2d-bce7-ba7376bb23c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_692,
		fb=>(tmpFB_0__Tx_LCD_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_LCD_1_net_0),
		siovref=>(tmpSIOVREF__Tx_LCD_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_LCD_1_net_0);
\LCD_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c1d5c45c-abbc-4744-88c6-1eff5df91dba/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LCD_2:Net_9\,
		dig_domain_out=>open);
\LCD_2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1288);
\LCD_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LCD_2:Net_9\,
		enable=>one,
		clock_out=>\LCD_2:BUART:clock_op\);
\LCD_2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD_2:BUART:reset_reg\,
		clk=>\LCD_2:BUART:clock_op\,
		cs_addr=>(\LCD_2:BUART:tx_state_1\, \LCD_2:BUART:tx_state_0\, \LCD_2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD_2:BUART:tx_shift_out\,
		f0_bus_stat=>\LCD_2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LCD_2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD_2:BUART:reset_reg\,
		clk=>\LCD_2:BUART:clock_op\,
		cs_addr=>(zero, zero, \LCD_2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\LCD_2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\LCD_2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LCD_2:BUART:sc_out_7\, \LCD_2:BUART:sc_out_6\, \LCD_2:BUART:sc_out_5\, \LCD_2:BUART:sc_out_4\,
			\LCD_2:BUART:sc_out_3\, \LCD_2:BUART:sc_out_2\, \LCD_2:BUART:sc_out_1\, \LCD_2:BUART:sc_out_0\));
\LCD_2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD_2:BUART:reset_reg\,
		clock=>\LCD_2:BUART:clock_op\,
		status=>(zero, zero, zero, \LCD_2:BUART:tx_fifo_notfull\,
			\LCD_2:BUART:tx_status_2\, \LCD_2:BUART:tx_fifo_empty\, \LCD_2:BUART:tx_status_0\),
		interrupt=>\LCD_2:BUART:tx_interrupt_out\);
\LCD_2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD_2:BUART:reset_reg\,
		clk=>\LCD_2:BUART:clock_op\,
		cs_addr=>(\LCD_2:BUART:rx_state_1\, \LCD_2:BUART:rx_state_0\, \LCD_2:BUART:rx_bitclk_enable\),
		route_si=>\LCD_2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LCD_2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LCD_2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LCD_2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD_2:BUART:hd_shift_out\,
		f0_bus_stat=>\LCD_2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LCD_2:BUART:rx_fifofull\,
		f1_bus_stat=>\LCD_2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LCD_2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD_2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LCD_2:BUART:clock_op\,
		reset=>\LCD_2:BUART:reset_reg\,
		load=>\LCD_2:BUART:rx_counter_load\,
		enable=>one,
		count=>(\LCD_2:BUART:rx_count_6\, \LCD_2:BUART:rx_count_5\, \LCD_2:BUART:rx_count_4\, \LCD_2:BUART:rx_count_3\,
			\LCD_2:BUART:rx_count_2\, \LCD_2:BUART:rx_count_1\, \LCD_2:BUART:rx_count_0\),
		tc=>\LCD_2:BUART:rx_count7_tc\);
\LCD_2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD_2:BUART:reset_reg\,
		clock=>\LCD_2:BUART:clock_op\,
		status=>(zero, \LCD_2:BUART:rx_status_5\, \LCD_2:BUART:rx_status_4\, \LCD_2:BUART:rx_status_3\,
			\LCD_2:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1288);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3d35bae2-15b2-4cb1-b211-6333d68c26b7",
		source_clock_id=>"",
		divisor=>0,
		period=>"21739130434.7826",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1526,
		dig_domain_out=>open);
Tx_LCD_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"50da43e5-87d1-4095-b657-c5b5fc7cf7ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_729,
		fb=>(tmpFB_0__Tx_LCD_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_LCD_2_net_0),
		siovref=>(tmpSIOVREF__Tx_LCD_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_LCD_2_net_0);
Rx_LCD_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69635696-c5c7-4dc9-9389-3054be599ba2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1281,
		analog=>(open),
		io=>(tmpIO_0__Rx_LCD_2_net_0),
		siovref=>(tmpSIOVREF__Rx_LCD_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_LCD_2_net_0);
IB1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IB1_net_0),
		analog=>(open),
		io=>(tmpIO_0__IB1_net_0),
		siovref=>(tmpSIOVREF__IB1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IB1_net_0);
Pin_WP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_WP_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_WP_net_0),
		siovref=>(tmpSIOVREF__Pin_WP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_WP_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"07a7a688-7086-40fe-8c38-086476f18c92",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1067,
		dig_domain_out=>open);
\Timer_Animacion:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1067,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_Animacion:Net_51\,
		compare=>\Timer_Animacion:Net_261\,
		interrupt=>Net_1230);
isr_5:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1242);
\Timer_Modo:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1067,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_Modo:Net_51\,
		compare=>\Timer_Modo:Net_261\,
		interrupt=>Net_1242);
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1236);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1230);
\Timer_Animacion2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1067,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_Animacion2:Net_51\,
		compare=>\Timer_Animacion2:Net_261\,
		interrupt=>Net_1236);
\Surtidor:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:reset_reg\);
\Surtidor:BUART:txn\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:txn\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:txn\);
\Surtidor:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_state_1\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_state_1\);
\Surtidor:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_state_0\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_state_0\);
\Surtidor:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_state_2\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_state_2\);
Net_1333:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>Net_1333);
\Surtidor:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_bitclk\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_bitclk\);
\Surtidor:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_ctrl_mark_last\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_ctrl_mark_last\);
\Surtidor:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_mark\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_mark\);
\Surtidor:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_parity_bit\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_parity_bit\);
\Surtidor:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_1\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_1\);
\Surtidor:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_0\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_0\);
\Surtidor:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_load_fifo\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_load_fifo\);
\Surtidor:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_3\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_3\);
\Surtidor:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_2\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_2\);
\Surtidor:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_bitclk_pre\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_bitclk_enable\);
\Surtidor:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_stop1_reg\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_stop1_reg\);
\Surtidor:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:pollcount_1\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>MODIN1_1);
\Surtidor:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:pollcount_0\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>MODIN1_0);
\Surtidor:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_markspace_status\);
\Surtidor:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_parity_error_status\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_status_2\);
\Surtidor:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_stop_bit_error\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_status_3\);
\Surtidor:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_addr_match_status\);
\Surtidor:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_markspace_pre\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_markspace_pre\);
\Surtidor:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_parity_error_pre\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_parity_error_pre\);
\Surtidor:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_break_status\);
\Surtidor:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_address_detected\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_address_detected\);
\Surtidor:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_last\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_last\);
\Surtidor:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_parity_bit\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_parity_bit\);
\LCD_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:reset_reg\);
\LCD_1:BUART:txn\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:txn\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:txn\);
\LCD_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_state_1\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_state_1\);
\LCD_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_state_0\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_state_0\);
\LCD_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_state_2\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_state_2\);
Net_1295:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_1:BUART:clock_op\,
		q=>Net_1295);
\LCD_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_bitclk\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_bitclk\);
\LCD_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_ctrl_mark_last\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_ctrl_mark_last\);
\LCD_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_mark\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_mark\);
\LCD_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:tx_parity_bit\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:tx_parity_bit\);
\LCD_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_state_1\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_state_1\);
\LCD_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_state_0\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_state_0\);
\LCD_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_load_fifo\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_load_fifo\);
\LCD_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_state_3\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_state_3\);
\LCD_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_state_2\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_state_2\);
\LCD_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_bitclk_pre\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_bitclk_enable\);
\LCD_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_state_stop1_reg\);
\LCD_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:pollcount_1\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>MODIN5_1);
\LCD_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:pollcount_0\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>MODIN5_0);
\LCD_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_markspace_status\);
\LCD_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_status_2\);
\LCD_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_stop_bit_error\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_status_3\);
\LCD_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_addr_match_status\);
\LCD_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_markspace_pre\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_markspace_pre\);
\LCD_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_parity_error_pre\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_parity_error_pre\);
\LCD_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_break_status\);
\LCD_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_address_detected\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_address_detected\);
\LCD_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_last\\D\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_last\);
\LCD_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD_1:BUART:rx_parity_bit\,
		clk=>\LCD_1:BUART:clock_op\,
		q=>\LCD_1:BUART:rx_parity_bit\);
\PC:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:reset_reg\);
\PC:BUART:txn\:cy_dff
	PORT MAP(d=>\PC:BUART:txn\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:txn\);
\PC:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_state_1\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_state_1\);
\PC:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_state_0\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_state_0\);
\PC:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_state_2\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_state_2\);
Net_1308:cy_dff
	PORT MAP(d=>zero,
		clk=>\PC:BUART:clock_op\,
		q=>Net_1308);
\PC:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_bitclk\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_bitclk\);
\PC:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_ctrl_mark_last\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_ctrl_mark_last\);
\PC:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_mark\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_mark\);
\PC:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\PC:BUART:tx_parity_bit\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:tx_parity_bit\);
\PC:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_state_1\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_state_1\);
\PC:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_state_0\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_state_0\);
\PC:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_load_fifo\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_load_fifo\);
\PC:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_state_3\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_state_3\);
\PC:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_state_2\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_state_2\);
\PC:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_bitclk_pre\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_bitclk_enable\);
\PC:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_state_stop1_reg\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_state_stop1_reg\);
\PC:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\PC:BUART:pollcount_1\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>MODIN9_1);
\PC:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\PC:BUART:pollcount_0\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>MODIN9_0);
\PC:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_markspace_status\);
\PC:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_status_2\);
\PC:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_stop_bit_error\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_status_3\);
\PC:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_addr_match_status\);
\PC:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_markspace_pre\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_markspace_pre\);
\PC:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_parity_error_pre\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_parity_error_pre\);
\PC:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_break_status\);
\PC:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_address_detected\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_address_detected\);
\PC:BUART:rx_last\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_last\\D\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_last\);
\PC:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\PC:BUART:rx_parity_bit\,
		clk=>\PC:BUART:clock_op\,
		q=>\PC:BUART:rx_parity_bit\);
\LCD_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:reset_reg\);
\LCD_2:BUART:txn\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:txn\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:txn\);
\LCD_2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_state_1\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_state_1\);
\LCD_2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_state_0\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_state_0\);
\LCD_2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_state_2\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_state_2\);
Net_1284:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_2:BUART:clock_op\,
		q=>Net_1284);
\LCD_2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_bitclk\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_bitclk\);
\LCD_2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_ctrl_mark_last\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_ctrl_mark_last\);
\LCD_2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_mark\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_mark\);
\LCD_2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:tx_parity_bit\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:tx_parity_bit\);
\LCD_2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_state_1\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_state_1\);
\LCD_2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_state_0\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_state_0\);
\LCD_2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_load_fifo\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_load_fifo\);
\LCD_2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_state_3\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_state_3\);
\LCD_2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_state_2\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_state_2\);
\LCD_2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_bitclk_pre\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_bitclk_enable\);
\LCD_2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_state_stop1_reg\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_state_stop1_reg\);
\LCD_2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:pollcount_1\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:pollcount_1\);
\LCD_2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:pollcount_0\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:pollcount_0\);
\LCD_2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_markspace_status\);
\LCD_2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_status_2\);
\LCD_2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_stop_bit_error\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_status_3\);
\LCD_2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_addr_match_status\);
\LCD_2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_markspace_pre\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_markspace_pre\);
\LCD_2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_parity_error_pre\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_parity_error_pre\);
\LCD_2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_break_status\);
\LCD_2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_address_detected\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_address_detected\);
\LCD_2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_last\\D\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_last\);
\LCD_2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD_2:BUART:rx_parity_bit\,
		clk=>\LCD_2:BUART:clock_op\,
		q=>\LCD_2:BUART:rx_parity_bit\);

END R_T_L;
