Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 12 17:06:50 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file A7BoardTop_control_sets_placed.rpt
| Design       : A7BoardTop
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   297 |
|    Minimum number of control sets                        |   297 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   529 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   297 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     8 |
| >= 16              |   147 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             514 |          196 |
| No           | No                    | Yes                    |              58 |           40 |
| No           | Yes                   | No                     |             335 |          129 |
| Yes          | No                    | No                     |            2454 |          837 |
| Yes          | No                    | Yes                    |            1442 |          558 |
| Yes          | Yes                   | No                     |            1364 |          404 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                                                          Enable Signal                                                                         |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sLRCk_i_1_n_0                                                                                                             | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramCS_i_1_n_0                                                                                                                  | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  reset_BUFG                  |                                                                                                                                                                |                                                                                                                                                                     |                1 |              1 |         1.00 |
| ~i2sBClk_OBUF_BUFG           |                                                                                                                                                                |                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/uartTXD_i_1_n_0                                                                                                                      | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                |                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/mosi_i_1_n_0                                                                                                                          | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/sclk_i_1_n_0                                                                                                                          | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramA[10]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramBA[1]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_b[2]_i_1_n_0                                                                                           |                                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramCAS_i_1_n_0                                                                                                                 | reset_BUFG                                                                                                                                                          |                1 |              3 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_b[2]_i_1__0_n_0                                                                                        |                                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/state_reg[3]_2[0]                                                                                           |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/lb4                                                                                                         |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state                                                                                                       | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/state[3]_i_1_n_0                                                                                                 |                3 |              4 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/FSM_sequential_dmaState[3]_i_1_n_0                                                                                          | reset_BUFG                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_4[0]                                                                  |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramDQM[3]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |                3 |              4 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxdSyncInst/E[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/lb4w                                                                                                        |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/lb4                                                                                                         |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sel                                                                                                         | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/lb4w                                                                                                        |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/divI0                                                                                                                              |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a[31]_i_1_n_0                                                                                                                      | tangerineSOCInst/nekoRvInst/dataMask[3]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_r[3]_i_1_n_0                                                                                           |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenGfxInst/dout[23]_i_2_n_0                                                                                                              |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_2[0]                                                                                                               | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_4                                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sb[0]                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sb[7]_i_1_n_0                                                                                               |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sb[0]                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgLetterYCount[3]_i_1_n_0                                                                                                        | reset_BUFG                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dout[31]_i_1__5_n_0                                                                                                         | tangerineSOCInst/nekoRvInst/ready_reg_17                                                                                                                            |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_r[3]_i_1__0_n_0                                                                                        |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/sadr                                                                                                        |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/sb[7]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/state                                                                                                       | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/state[3]_i_1__0_n_0                                                                                              |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/wk[7]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wk[7]_i_1_n_0                                                                                               |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/nrzon_reg_0[0]                                                                                              | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]                                                                                                     | tangerineSOCInst/nekoRvInst/a_reg[3]_rep_6                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/FSM_sequential_txState[3]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/insth_2                                                                                                     |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wk[3]_i_1_n_0                                                                                               |                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/wk[3]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/paAlpha[4]_i_1_n_0                                                                                                                | reset_BUFG                                                                                                                                                          |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/bltReturnState                                                                                                                    | reset_BUFG                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/rvState[3]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                3 |              5 |         1.67 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/nekoRvInst/ready_reg                                                                                                                          |                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/FSM_sequential_spiState[4]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/nekoRvInst/ready_reg                                                                                                                          | tangerineSOCInst/nekoRvInst/a_reg[3]_rep_8                                                                                                                          |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dout[31]_i_1__5_n_0                                                                                                         | tangerineSOCInst/nekoRvInst/ready_reg_18                                                                                                                            |                1 |              5 |         5.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/rs1[4]_i_1_n_0                                                                                                                     | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                2 |              5 |         2.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/spriteGenInst/spriteYCount                                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0                                                                                                | reset_BUFG                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdcState                                                                                                                         | reset_BUFG                                                                                                                                                          |                5 |              6 |         1.20 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[5]_i_1_n_0                                                                                            | reset_BUFG                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                5 |              6 |         1.20 |
|  clk_wiz_0Inst/inst/clk125   |                                                                                                                                                                | dvidInst/shift_red[9]_i_1_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/spriteGenInst/spriteXCount                                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_2[0]                                                                                                               |                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr[6]_i_1_n_0                                                                                           | reset_BUFG                                                                                                                                                          |                2 |              7 |         3.50 |
|  clk_wiz_0Inst/inst/clk25    | clk_wiz_0Inst/inst/locked                                                                                                                                      |                                                                                                                                                                     |                5 |              7 |         1.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrA0                                                                                                                              | tangerineSOCInst/nekoRvInst/csrA[11]_i_1_n_0                                                                                                                        |                6 |              7 |         1.17 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg[0]                                                                    | reset_BUFG                                                                                                                                                          |                3 |              7 |         2.33 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]_2[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]_3[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat[7]_i_1_n_0                                                                                           |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]_1[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_r_reg[3]_0[0]                                                                                          |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/nekoRvInst/wr_reg_1[0]                                                                                                                        |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/txBuffer                                                                                                                              | reset_BUFG                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/bltState                                                                                                                          | reset_BUFG                                                                                                                                                          |                5 |              8 |         1.60 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_r_reg[1]_0[0]                                                                                          |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[2][0]                                                                                             |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/SPIInst/dataReceived[7]_i_1_n_0                                                                                                               |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/E[0]                                                                                                        |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/txBuffer                                                                                                                             | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3TransferCounter                                                                                                               | reset_BUFG                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_10[0]                                                                                                                    | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]_4[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ukpdat[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_7[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]_2[0]                                                                                           |                                                                                                                                                                     |                5 |              8 |         1.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_11[0]                                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]                                                                                                | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]_0                                                                                                   |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_12[0]                                                                                                                    | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]                                                                                                | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]_0                                                                                                   |                1 |              8 |         8.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0                                                                                                          |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[1]_1[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_3[0]                                                                                                               |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[0][0]                                                                                             |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/rcvct_reg[0]_5[0]                                                                                           |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]      | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/E[0]                                                                                                        |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/save_reg_0[0]                                                                                               |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_1_n_0                                                                                                               | tangerineSOCInst/pixelGenGfxInst/pggR[2]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[1][0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/typ_reg[1]_1[0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[2][0]                                                                                             |                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data                                                                                                        |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/typ_reg[1]_0[0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[0]_0[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_reg_0[0]                                                                                               |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[0]_2[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/typ_reg[1]_2[0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
| ~i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/fifoReadCounter                                                                                                             | reset_BUFG                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_r_reg[1]_0[0]                                                                                          |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/typ_reg[1]_3[0]                                                                                             |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/save_r_reg[3]_0[0]                                                                                          |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[0]_1[0]                                                                                           |                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/rcvct_reg[1]_0[0]                                                                                           |                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/data                                                                                                        |                                                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA[7]_i_1_n_0                                                                                                    | reset_BUFG                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_2_n_0                                                                                                       | tangerineSOCInst/pixelGenGfxInst/gfxBufRamRdA[7]_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      |                                                                                                                                                                     |                5 |              8 |         1.60 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3DmaBufPointer                                                                                                                 | reset_BUFG                                                                                                                                                          |                2 |              9 |         4.50 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                | tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0                                                                                                              |                4 |              9 |         2.25 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3BufRamWrA[8]_i_1_n_0                                                                                                          | reset_BUFG                                                                                                                                                          |                3 |              9 |         3.00 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter[8]_i_1_n_0                                                                                            | reset_BUFG                                                                                                                                                          |                3 |              9 |         3.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/pc[9]_i_1__1_n_0                                                                                            |                                                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0_n_0                                                                                            |                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc                                                                                                         |                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/spriteGenInst/spRamAddrA                                                                                                                      | reset_BUFG                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_wiz_1Inst/inst/clk12    | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb_hid_host0Inst/ukp/ukprom/data_reg_8[0]                                                                  |                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |                6 |             10 |         1.67 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0                                                                                                             |                                                                                                                                                                     |                4 |             11 |         2.75 |
|  i2sBClk_OBUF_BUFG           |                                                                                                                                                                | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                2 |             11 |         5.50 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                     |                2 |             11 |         5.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgYCount[0]_i_2_n_0                                                                                                              | tangerineSOCInst/pixelGenInst/pgYCount[0]_i_1_n_0                                                                                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                | tangerineSOCInst/pixelGenInst/pgXCount[0]_i_1_n_0                                                                                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]_2[0]                                                                                                | reset_BUFG                                                                                                                                                          |                5 |             12 |         2.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]_1[0]                                                                                                | reset_BUFG                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]                                                                                                     |                                                                                                                                                                     |                4 |             12 |         3.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/refreshCounter0                                                                                                                  | reset_BUFG                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramA[12]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                5 |             12 |         2.40 |
|  clk_wiz_1Inst/inst/clk12    |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |                9 |             12 |         1.33 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0                                                                                                                   |                                                                                                                                                                     |               10 |             12 |         1.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_0[0]                                                                                                                     |                                                                                                                                                                     |                7 |             13 |         1.86 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_0[0]                                                                                                                     | tangerineSOCInst/nekoRvInst/ready_reg_16                                                                                                                            |                5 |             13 |         2.60 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                7 |             13 |         1.86 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                6 |             14 |         2.33 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/interval                                                                                                         |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0                                                                                                           |                                                                                                                                                                     |                5 |             14 |         2.80 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[13]_i_1_n_0                                                                                                   | reset_BUFG                                                                                                                                                          |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgDisplayPtr[13]_i_1_n_0                                                                                                         | reset_BUFG                                                                                                                                                          |                5 |             14 |         2.80 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval                                                                                                         |                4 |             14 |         3.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/paColorInA[15]_i_1_n_0                                                                                                            | reset_BUFG                                                                                                                                                          |                8 |             15 |         1.88 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/paColorInB[15]_i_1_n_0                                                                                                            | reset_BUFG                                                                                                                                                          |                7 |             15 |         2.14 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch1Dout[15]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/resetCounter                                                                                                                     | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sel                                                                                                                                           | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                     |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                  |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_1_n_0                                                                                                               |                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/i2sControllerInst/i2sClockGenCounter[0]_i_1_n_0                                                                                                    |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dmaReadData[15]_i_1_n_0                                                                                                           | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dmaWriteData[15]_i_1_n_0                                                                                                          | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/bltDout[15]_i_1_n_0                                                                                                               | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/counterX                                                                                                                          | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/counterXMax[15]_i_1_n_0                                                                                                           | reset_BUFG                                                                                                                                                          |                3 |             16 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/counterY                                                                                                                          | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/txBaudCounter                                                                                                                        | reset_BUFG                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_4[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_5[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_6[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_9[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_3[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_4[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               11 |             16 |         1.45 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_6[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                3 |             16 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_1[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_0[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_1[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_3[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/UARTInst/rxdSyncInst/FSM_sequential_rxState_reg[1][0]                                                                                         | reset_BUFG                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]                                                                                                     | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[1]                                                                                                          |                5 |             16 |         3.20 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0                                                                                                    |                                                                                                                                                                     |                5 |             18 |         3.60 |
|  i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                4 |             18 |         4.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenGfxInst/dout[23]_i_2_n_0                                                                                                              | tangerineSOCInst/pixelGenGfxInst/dout[23]_i_1__3_n_0                                                                                                                |                8 |             19 |         2.38 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dout[31]_i_1__5_n_0                                                                                                         |                                                                                                                                                                     |               11 |             23 |         2.09 |
|  clk_wiz_0Inst/inst/clk50    |                                                                                                                                                                | tangerineSOCInst/tickTimerPrescalerCounter[21]                                                                                                                      |                8 |             23 |         2.88 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]_0[0]                                                                                                 | reset_BUFG                                                                                                                                                          |                6 |             24 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenInst/E[0]                                                                                                                             | reset_BUFG                                                                                                                                                          |                4 |             24 |         6.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0            |                5 |             24 |         4.80 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_6[0]                                                                                                                     |                                                                                                                                                                     |                6 |             24 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_9[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                6 |             24 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dmaA[23]_i_1_n_0                                                                                                            | reset_BUFG                                                                                                                                                          |                5 |             24 |         4.80 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_4[0]                                                                                                                     |                                                                                                                                                                     |                9 |             24 |         2.67 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                | tangerineSOCInst/blank                                                                                                                                              |               15 |             24 |         1.60 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct[0]_i_1_n_0                                                                                                 |                6 |             24 |         4.00 |
|  clk_wiz_1Inst/inst/clk12    | clk_wiz_0Inst/inst/locked                                                                                                                                      | tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct[0]_i_1__0_n_0                                                                                              |                6 |             24 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpDa                                                                                                                              | reset_BUFG                                                                                                                                                          |                9 |             25 |         2.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpSb                                                                                                                              | reset_BUFG                                                                                                                                                          |                5 |             25 |         5.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dmaReadAddr                                                                                                                       | reset_BUFG                                                                                                                                                          |                9 |             25 |         2.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dpSa                                                                                                                              | reset_BUFG                                                                                                                                                          |                9 |             25 |         2.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/dmaWriteAddr                                                                                                                      | reset_BUFG                                                                                                                                                          |               11 |             25 |         2.27 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/bltA[24]_i_1_n_0                                                                                                                  | reset_BUFG                                                                                                                                                          |               13 |             26 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                          | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                8 |             27 |         3.38 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMip[31]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               10 |             31 |         3.10 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch2Dout[31]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[14]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[12]0                                                                                                                      |                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[11]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[4]0                                                                                                                       |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[10]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_2[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_3[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[4]_rep_2[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |               16 |             32 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0                                                                                                   |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_1[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[6]_0[0]                                                                                                                      |                                                                                                                                                                     |               18 |             32 |         1.78 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[5]_5[0]                                                                                                                      | reset_BUFG                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/pixelGenInst/frameTimerValue0                                                                                                                 | tangerineSOCInst/frameTimerReset_reg_n_0                                                                                                                            |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[7]0                                                                                                                       |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                     |                5 |             32 |         6.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[20]0                                                                                                                      |                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[31]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_7[0]                                                                                                               | reset_BUFG                                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[8]0                                                                                                                       |                                                                                                                                                                     |               12 |             32 |         2.67 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMcause[31]_i_1_n_0                                                                                                              | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               13 |             32 |         2.46 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMepc[31]_i_1_n_0                                                                                                                | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                8 |             32 |         4.00 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMie[31]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               16 |             32 |         2.00 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMstatus[63]_i_1_n_0                                                                                                             | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               11 |             32 |         2.91 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMstatus[31]_i_1_n_0                                                                                                             | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                9 |             32 |         3.56 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMscratch[31]_i_1_n_0                                                                                                            | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[17]_2[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                7 |             32 |         4.57 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMtval[31]_i_1_n_0                                                                                                               | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100ps |                                                                                                                                                                |                                                                                                                                                                     |               24 |             32 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep__0_8[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[3]_rep_12[0]                                                                                                                 | reset_BUFG                                                                                                                                                          |               17 |             32 |         1.88 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a_reg[2]_rep_0[0]                                                                                                                  | reset_BUFG                                                                                                                                                          |               24 |             32 |         1.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[17]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/E[0]                                                                                                                               |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_8[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/ready_reg_5[0]                                                                                                                     | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/scSy[31]_i_1_n_0                                                                                                                  |                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_3[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/registerState_reg[0]                                                                                                               | reset_BUFG                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/registerState_reg[1]                                                                                                               | reset_BUFG                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/hidMouseY0                                                                                                                        | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState                                                                                                          | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/usbHostInst/hidMouseX0                                                                                                                        | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/fifoDinDma[31]_i_1_n_0                                                                                                      | reset_BUFG                                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/blitterInst/scSx[31]_i_2_n_0                                                                                                                  | tangerineSOCInst/blitterInst/scSx[31]_i_1_n_0                                                                                                                       |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[13]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch0Dout[31]_i_1_n_0                                                                                                              | reset_BUFG                                                                                                                                                          |               21 |             32 |         1.52 |
|  clk_wiz_0Inst/inst/clk50    | tangerineSOCInst/tickTimerCounter[0]_i_1_n_0                                                                                                                   | tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0                                                                                                              |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[18]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[16]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk25    | tangerineSOCInst/pixelGenGfxInst/pggPixelData                                                                                                                  | reset_BUFG                                                                                                                                                          |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrDIn[31]_i_1_n_0                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               28 |             32 |         1.14 |
| ~i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sTxReg                                                                                                                    | reset_BUFG                                                                                                                                                          |                6 |             32 |         5.33 |
|  i2sBClk_OBUF_BUFG           | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                5 |             32 |         6.40 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[5]0                                                                                                                       |                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[25]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[22]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[24]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[29]0                                                                                                                      |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[27]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[28]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[9]0                                                                                                                       |                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[6]0                                                                                                                       |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[26]0                                                                                                                      |                                                                                                                                                                     |               14 |             32 |         2.29 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[21]0                                                                                                                      |                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[23]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[30]0                                                                                                                      |                                                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs[2]_31                                                                                                                         | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               11 |             32 |         2.91 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/rdVal[31]_i_1_n_0                                                                                                                  |                                                                                                                                                                     |               26 |             32 |         1.23 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[1]0                                                                                                                       |                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/divR0                                                                                                                              | tangerineSOCInst/nekoRvInst/divR[31]_i_1_n_0                                                                                                                        |               10 |             32 |         3.20 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/dout0                                                                                                                              |                                                                                                                                                                     |               16 |             32 |         2.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/pc[31]_i_1_n_0                                                                                                                     | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               23 |             32 |         1.39 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[19]0                                                                                                                      |                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/sdramDMAInst/ch3BufRamDin[31]_i_1_n_0                                                                                                         | reset_BUFG                                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[3]0                                                                                                                       |                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/regs_reg[15]0                                                                                                                      |                                                                                                                                                                     |               11 |             32 |         2.91 |
| ~clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/csrMtvec[31]_i_1_n_0                                                                                                               | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |                9 |             32 |         3.56 |
| ~i2sBClk_OBUF_BUFG           |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |                7 |             33 |         4.71 |
|  clk_wiz_0Inst/inst/clk125   |                                                                                                                                                                |                                                                                                                                                                     |                6 |             34 |         5.67 |
| ~clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               20 |             34 |         1.70 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/wr_reg_2[0]                                                                                                                        | reset_BUFG                                                                                                                                                          |               16 |             35 |         2.19 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/a[31]_i_1_n_0                                                                                                                      |                                                                                                                                                                     |               23 |             36 |         1.57 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/FSM_sequential_regState_reg[0]_0[0]                                                                                                | reset_BUFG                                                                                                                                                          |                8 |             45 |         5.62 |
|  clk_wiz_1Inst/inst/clk12    |                                                                                                                                                                |                                                                                                                                                                     |               24 |             46 |         1.92 |
|  clk_wiz_0Inst/inst/clk100   | clk_wiz_0Inst/inst/locked                                                                                                                                      |                                                                                                                                                                     |               12 |             48 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/i2sControllerInst/dmaDataCounter[23]_i_1_n_0                                                                                                  | reset_BUFG                                                                                                                                                          |               13 |             48 |         3.69 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |               18 |             50 |         2.78 |
|  i2sBClk_OBUF_BUFG           |                                                                                                                                                                |                                                                                                                                                                     |               12 |             54 |         4.50 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/dataFetchAddr[31]_i_1_n_0                                                                                                          |                                                                                                                                                                     |               16 |             64 |         4.00 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/divQSign06_out                                                                                                                     |                                                                                                                                                                     |               25 |             66 |         2.64 |
|  clk_wiz_0Inst/inst/clk25    |                                                                                                                                                                |                                                                                                                                                                     |               24 |             69 |         2.88 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/opcode_reg[6]_0[0]                                                                                                                 | tangerineSOCInst/nekoRvInst/AR[0]                                                                                                                                   |               24 |             71 |         2.96 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                | reset_BUFG                                                                                                                                                          |               50 |            109 |         2.18 |
|  clk_wiz_0Inst/inst/clk100   |                                                                                                                                                                |                                                                                                                                                                     |              103 |            283 |         2.75 |
|  clk_wiz_0Inst/inst/clk100   | tangerineSOCInst/nekoRvInst/opcode[6]_i_1_n_0                                                                                                                  |                                                                                                                                                                     |              128 |            489 |         3.82 |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


