// Seed: 932827645
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1), .id_1(id_2), .id_2(1), .id_3(1)
  );
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output supply1 id_11
    , id_38,
    input supply0 id_12,
    input wand id_13,
    output tri1 id_14,
    input supply1 id_15,
    output wand id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri id_19,
    input supply1 id_20,
    input tri id_21,
    output wor id_22,
    input supply1 id_23,
    output wand id_24
    , id_39,
    input wor id_25,
    input wor id_26,
    input uwire id_27,
    input logic id_28,
    input supply1 id_29,
    input tri id_30,
    input wand id_31,
    input supply0 id_32,
    input wor id_33,
    output tri id_34,
    input wire id_35,
    output logic id_36
);
  wire id_40;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_40
  );
  initial begin : LABEL_0
    id_38 <= 1'b0;
    id_36 <= id_28;
  end
  wire id_41;
endmodule
