<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nouveau_drv.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nouveau_drv.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005 Stephane Marchesin.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __NOUVEAU_DRV_H__</span>
<span class="cp">#define __NOUVEAU_DRV_H__</span>

<span class="cp">#define DRIVER_AUTHOR		&quot;Stephane Marchesin&quot;</span>
<span class="cp">#define DRIVER_EMAIL		&quot;nouveau@lists.freedesktop.org&quot;</span>

<span class="cp">#define DRIVER_NAME		&quot;nouveau&quot;</span>
<span class="cp">#define DRIVER_DESC		&quot;nVidia Riva/TNT/GeForce&quot;</span>
<span class="cp">#define DRIVER_DATE		&quot;20120316&quot;</span>

<span class="cp">#define DRIVER_MAJOR		1</span>
<span class="cp">#define DRIVER_MINOR		0</span>
<span class="cp">#define DRIVER_PATCHLEVEL	0</span>

<span class="cp">#define NOUVEAU_FAMILY   0x0000FFFF</span>
<span class="cp">#define NOUVEAU_FLAGS    0xFFFF0000</span>

<span class="cp">#include &quot;ttm/ttm_bo_api.h&quot;</span>
<span class="cp">#include &quot;ttm/ttm_bo_driver.h&quot;</span>
<span class="cp">#include &quot;ttm/ttm_placement.h&quot;</span>
<span class="cp">#include &quot;ttm/ttm_memory.h&quot;</span>
<span class="cp">#include &quot;ttm/ttm_module.h&quot;</span>

<span class="k">struct</span> <span class="n">nouveau_fpriv</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">channels</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">nouveau_fpriv</span> <span class="o">*</span>
<span class="nf">nouveau_fpriv</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">file_priv</span> <span class="o">?</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">driver_priv</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define DRM_FILE_PAGE_OFFSET (0x100000000ULL &gt;&gt; PAGE_SHIFT)</span>

<span class="cp">#include &quot;nouveau_drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_reg.h&quot;</span>
<span class="cp">#include &quot;nouveau_bios.h&quot;</span>
<span class="cp">#include &quot;nouveau_util.h&quot;</span>

<span class="k">struct</span> <span class="n">nouveau_grctx</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">nouveau_mem</span><span class="p">;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>

<span class="cp">#define MAX_NUM_DCB_ENTRIES 16</span>

<span class="cp">#define NOUVEAU_MAX_CHANNEL_NR 4096</span>
<span class="cp">#define NOUVEAU_MAX_TILE_NR 15</span>

<span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="n">bar_vma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="n">vma</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">page_shift</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">drm_mm_node</span> <span class="o">*</span><span class="n">tag</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">regions</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">pages</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">memtype</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sg_table</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="p">{</span>
	<span class="n">bool</span> <span class="n">used</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">limit</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">zcomp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_mm_node</span> <span class="o">*</span><span class="n">tag_mem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="n">bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ttm_placement</span> <span class="n">placement</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">valid_domains</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">placements</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">busy_placements</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ttm_bo_kmap_obj</span> <span class="n">kmap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">head</span><span class="p">;</span>

	<span class="cm">/* protected by ttm_bo_reserve() */</span>
	<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">reserved_by</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pbbo_index</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">validate_mapped</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">vma_list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">page_shift</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">tile_mode</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tile_flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">gem</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pin_refcnt</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">ttm_bo_kmap_obj</span> <span class="n">dma_buf_vmap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vmapping_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define nouveau_bo_tile_layout(nvbo)				\</span>
<span class="cp">	((nvbo)-&gt;tile_flags &amp; NOUVEAU_GEM_TILE_LAYOUT_MASK)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span>
<span class="nf">nouveau_bo</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="n">bo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">bo</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_bo</span><span class="p">,</span> <span class="n">bo</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span>
<span class="nf">nouveau_gem_object</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">gem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">gem</span> <span class="o">?</span> <span class="n">gem</span><span class="o">-&gt;</span><span class="n">driver_private</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* TODO: submit equivalent to TTM generic API upstream? */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">nvbo_kmap_obj_iovirtual</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvbo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">is_iomem</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__force</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm_kmap_obj_virtual</span><span class="p">(</span>
						<span class="o">&amp;</span><span class="n">nvbo</span><span class="o">-&gt;</span><span class="n">kmap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">is_iomem</span><span class="p">);</span>
	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">ioptr</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">is_iomem</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ioptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">nouveau_flags</span> <span class="p">{</span>
	<span class="n">NV_NFORCE</span>   <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">,</span>
	<span class="n">NV_NFORCE2</span>  <span class="o">=</span> <span class="mh">0x20000000</span>
<span class="p">};</span>

<span class="cp">#define NVOBJ_ENGINE_SW		0</span>
<span class="cp">#define NVOBJ_ENGINE_GR		1</span>
<span class="cp">#define NVOBJ_ENGINE_CRYPT	2</span>
<span class="cp">#define NVOBJ_ENGINE_COPY0	3</span>
<span class="cp">#define NVOBJ_ENGINE_COPY1	4</span>
<span class="cp">#define NVOBJ_ENGINE_MPEG	5</span>
<span class="cp">#define NVOBJ_ENGINE_PPP	NVOBJ_ENGINE_MPEG</span>
<span class="cp">#define NVOBJ_ENGINE_BSP	6</span>
<span class="cp">#define NVOBJ_ENGINE_VP		7</span>
<span class="cp">#define NVOBJ_ENGINE_FIFO	14</span>
<span class="cp">#define NVOBJ_ENGINE_FENCE	15</span>
<span class="cp">#define NVOBJ_ENGINE_NR		16</span>
<span class="cp">#define NVOBJ_ENGINE_DISPLAY	(NVOBJ_ENGINE_NR + 0) </span><span class="cm">/*XXX*/</span><span class="cp"></span>

<span class="cp">#define NVOBJ_FLAG_DONT_MAP             (1 &lt;&lt; 0)</span>
<span class="cp">#define NVOBJ_FLAG_ZERO_ALLOC		(1 &lt;&lt; 1)</span>
<span class="cp">#define NVOBJ_FLAG_ZERO_FREE		(1 &lt;&lt; 2)</span>
<span class="cp">#define NVOBJ_FLAG_VM			(1 &lt;&lt; 3)</span>
<span class="cp">#define NVOBJ_FLAG_VM_USER		(1 &lt;&lt; 4)</span>

<span class="cp">#define NVOBJ_CINST_GLOBAL	0xdeadbeef</span>

<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">kref</span> <span class="n">refcount</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>

	<span class="kt">void</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">suspend</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pinst</span><span class="p">;</span>	<span class="cm">/* PRAMIN BAR offset */</span>
	<span class="n">u32</span> <span class="n">cinst</span><span class="p">;</span>	<span class="cm">/* Channel offset */</span>
	<span class="n">u64</span> <span class="n">vinst</span><span class="p">;</span>	<span class="cm">/* VRAM address */</span>
	<span class="n">u64</span> <span class="n">linst</span><span class="p">;</span>	<span class="cm">/* VM address */</span>

	<span class="kt">uint32_t</span> <span class="n">engine</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">class</span><span class="p">;</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dtor</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_page_flip_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">head</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_pending_vblank_event</span> <span class="o">*</span><span class="n">event</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">crtc</span><span class="p">,</span> <span class="n">bpp</span><span class="p">,</span> <span class="n">pitch</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">nouveau_channel_mutex_class</span> <span class="p">{</span>
	<span class="n">NOUVEAU_UCHANNEL_MUTEX</span><span class="p">,</span>
	<span class="n">NOUVEAU_KCHANNEL_MUTEX</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="cm">/* references to the channel data structure */</span>
	<span class="k">struct</span> <span class="n">kref</span> <span class="n">ref</span><span class="p">;</span>
	<span class="cm">/* users of the hardware channel resources, the hardware</span>
<span class="cm">	 * context will be kicked off when it reaches zero. */</span>
	<span class="n">atomic_t</span> <span class="n">users</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">mutex</span><span class="p">;</span>

	<span class="cm">/* owner of this fifo */</span>
	<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">;</span>
	<span class="cm">/* mapping of the fifo itself */</span>
	<span class="k">struct</span> <span class="n">drm_local_map</span> <span class="o">*</span><span class="n">map</span><span class="p">;</span>

	<span class="cm">/* mapping of the regs controlling the fifo */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">user</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">user_get</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">user_get_hi</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">user_put</span><span class="p">;</span>

	<span class="cm">/* DMA push buffer */</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pushbuf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_bo</span>     <span class="o">*</span><span class="n">pushbuf_bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vma</span>     <span class="n">pushbuf_vma</span><span class="p">;</span>
	<span class="kt">uint64_t</span>               <span class="n">pushbuf_base</span><span class="p">;</span>

	<span class="cm">/* Notifier memory */</span>
	<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">notifier_bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="n">notifier_vma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_mm</span> <span class="n">notifier_heap</span><span class="p">;</span>

	<span class="cm">/* PFIFO context */</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramfc</span><span class="p">;</span>

	<span class="cm">/* Execution engine contexts */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_NR</span><span class="p">];</span>

	<span class="cm">/* NV50 VM */</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span>     <span class="o">*</span><span class="n">vm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">vm_pd</span><span class="p">;</span>

	<span class="cm">/* Objects */</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramin</span><span class="p">;</span> <span class="cm">/* Private instmem */</span>
	<span class="k">struct</span> <span class="n">drm_mm</span>          <span class="n">ramin_heap</span><span class="p">;</span> <span class="cm">/* Private PRAMIN heap */</span>
	<span class="k">struct</span> <span class="n">nouveau_ramht</span>  <span class="o">*</span><span class="n">ramht</span><span class="p">;</span> <span class="cm">/* Hash table */</span>

	<span class="cm">/* GPU object info for stuff used in-kernel (mm_enabled) */</span>
	<span class="kt">uint32_t</span> <span class="n">m2mf_ntfy</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vram_handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">gart_handle</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">accel_done</span><span class="p">;</span>

	<span class="cm">/* Push buffer state (only for drm&#39;s channel on !mm_enabled) */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">max</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">free</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">cur</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">put</span><span class="p">;</span>
		<span class="cm">/* access via pushbuf_bo */</span>

		<span class="kt">int</span> <span class="n">ib_base</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">ib_max</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">ib_free</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">ib_put</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">active</span><span class="p">;</span>
		<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">info</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">debugfs</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">destroy</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">context_new</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">context_del</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">object_new</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="n">u16</span> <span class="n">class</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_tile_region</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">tlb_flush</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="p">{</span>
	<span class="kt">void</span>	<span class="o">*</span><span class="n">priv</span><span class="p">;</span>

	<span class="kt">int</span>	<span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span>	<span class="p">(</span><span class="o">*</span><span class="n">takedown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span>	<span class="p">(</span><span class="o">*</span><span class="n">suspend</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span>	<span class="p">(</span><span class="o">*</span><span class="n">resume</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

	<span class="kt">int</span>	<span class="p">(</span><span class="o">*</span><span class="n">get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
		       <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">align</span><span class="p">);</span>
	<span class="kt">void</span>	<span class="p">(</span><span class="o">*</span><span class="n">put</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span>	<span class="p">(</span><span class="o">*</span><span class="n">map</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span>	<span class="p">(</span><span class="o">*</span><span class="n">unmap</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>

	<span class="kt">void</span>	<span class="p">(</span><span class="o">*</span><span class="n">flush</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_mc_engine</span> <span class="p">{</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">takedown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_timer_engine</span> <span class="p">{</span>
	<span class="kt">int</span>      <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span>     <span class="p">(</span><span class="o">*</span><span class="n">takedown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">uint64_t</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">num_tiles</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_mm</span> <span class="n">tag_heap</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>

	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">takedown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init_tile_region</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span>
				 <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span>
				 <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_tile_region</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">free_tile_region</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_display_engine</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">early_init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">late_takedown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">create</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">destroy</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">dithering_mode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">dithering_depth</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">underscan_property</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">underscan_hborder_property</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">underscan_vborder_property</span><span class="p">;</span>
	<span class="cm">/* not really hue and saturation: */</span>
	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">vibrant_hue_property</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_property</span> <span class="o">*</span><span class="n">color_vibrance_property</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_gpio_engine</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">isr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">drive</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">sense</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">irq_enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_voltage_level</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">voltage</span><span class="p">;</span> <span class="cm">/* microvolts */</span>
	<span class="n">u8</span>  <span class="n">vid</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_voltage</span> <span class="p">{</span>
	<span class="n">bool</span> <span class="n">supported</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vid_mask</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_pm_voltage_level</span> <span class="o">*</span><span class="n">level</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nr_level</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Exclusive upper limits */</span>
<span class="cp">#define NV_MEM_CL_DDR2_MAX 8</span>
<span class="cp">#define NV_MEM_WR_DDR2_MAX 9</span>
<span class="cp">#define NV_MEM_CL_DDR3_MAX 17</span>
<span class="cp">#define NV_MEM_WR_DDR3_MAX 17</span>
<span class="cp">#define NV_MEM_CL_GDDR3_MAX 16</span>
<span class="cp">#define NV_MEM_WR_GDDR3_MAX 18</span>
<span class="cp">#define NV_MEM_CL_GDDR5_MAX 21</span>
<span class="cp">#define NV_MEM_WR_GDDR5_MAX 20</span>

<span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">reg</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">mr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">u8</span> <span class="n">tCWL</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">odt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">drive_strength</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_tbl_header</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">header_len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">entry_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">entry_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">tWR</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tWTR</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tCL</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tRC</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">empty_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tRFC</span><span class="p">;</span>	<span class="cm">/* Byte 5 */</span>
	<span class="n">u8</span> <span class="n">empty_6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tRAS</span><span class="p">;</span>	<span class="cm">/* Byte 7 */</span>
	<span class="n">u8</span> <span class="n">empty_8</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tRP</span><span class="p">;</span>		<span class="cm">/* Byte 9 */</span>
	<span class="n">u8</span> <span class="n">tRCDRD</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tRCDWR</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tRRD</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tUNK_13</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">RAM_FT1</span><span class="p">;</span>		<span class="cm">/* 14, a bitmask of random RAM features */</span>
	<span class="n">u8</span> <span class="n">empty_15</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tUNK_16</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">empty_17</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tUNK_18</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tCWL</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tUNK_20</span><span class="p">,</span> <span class="n">tUNK_21</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_profile</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">nouveau_pm_profile_func</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">destroy</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">select</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">nouveau_pm_profile_func</span> <span class="o">*</span><span class="n">func</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">head</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define NOUVEAU_PM_MAX_LEVEL 8</span>
<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="n">profile</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_attribute</span> <span class="n">dev_attr</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="n">timing</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">memory</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">memscript</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">core</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">shader</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rop</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">copy</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">daemon</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vdec</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dom6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unka0</span><span class="p">;</span>	<span class="cm">/* nva3:nvc0 */</span>
	<span class="n">u32</span> <span class="n">hub01</span><span class="p">;</span>	<span class="cm">/* nvc0- */</span>
	<span class="n">u32</span> <span class="n">hub06</span><span class="p">;</span>	<span class="cm">/* nvc0- */</span>
	<span class="n">u32</span> <span class="n">hub07</span><span class="p">;</span>	<span class="cm">/* nvc0- */</span>

	<span class="n">u32</span> <span class="n">volt_min</span><span class="p">;</span> <span class="cm">/* microvolts */</span>
	<span class="n">u32</span> <span class="n">volt_max</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">fanspeed</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_temp_sensor_constants</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">offset_constant</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">offset_mult</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">offset_div</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">slope_mult</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">slope_div</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_threshold_temp</span> <span class="p">{</span>
	<span class="n">s16</span> <span class="n">critical</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">down_clock</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">fan_boost</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_fan</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">percent</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_duty</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_duty</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_divisor</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pm_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_voltage</span> <span class="n">voltage</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="n">perflvl</span><span class="p">[</span><span class="n">NOUVEAU_PM_MAX_LEVEL</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">nr_perflvl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_temp_sensor_constants</span> <span class="n">sensor_constants</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_threshold_temp</span> <span class="n">threshold_temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_fan</span> <span class="n">fan</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="n">profile_ac</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="n">profile_dc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_profile</span> <span class="o">*</span><span class="n">profile</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">profiles</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="n">boot</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">cur</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">hwmon</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">acpi_nb</span><span class="p">;</span>

	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">clocks_get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">clocks_pre</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">clocks_set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">);</span>

	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">voltage_get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">voltage_set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">voltage</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pwm_get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pwm_set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">temp_get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_vram_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_mm</span> <span class="n">mm</span><span class="p">;</span>

	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">takedown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">,</span> <span class="n">u32</span> <span class="n">align</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size_nc</span><span class="p">,</span>
		    <span class="n">u32</span> <span class="n">type</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">**</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">put</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">**</span><span class="p">);</span>

	<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">flags_valid</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tile_flags</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="n">instmem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_mc_engine</span>      <span class="n">mc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_timer_engine</span>   <span class="n">timer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span>      <span class="n">fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_display_engine</span> <span class="n">display</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpio_engine</span>    <span class="n">gpio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_engine</span>      <span class="n">pm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vram_engine</span>    <span class="n">vram</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_pll_vals</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			<span class="kt">uint8_t</span> <span class="n">N1</span><span class="p">,</span> <span class="n">M1</span><span class="p">,</span> <span class="n">N2</span><span class="p">,</span> <span class="n">M2</span><span class="p">;</span>
<span class="cp">#else</span>
			<span class="kt">uint8_t</span> <span class="n">M1</span><span class="p">,</span> <span class="n">N1</span><span class="p">,</span> <span class="n">M2</span><span class="p">,</span> <span class="n">N2</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="p">};</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">uint16_t</span> <span class="n">NM1</span><span class="p">,</span> <span class="n">NM2</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">));</span>
	<span class="p">};</span>
	<span class="kt">int</span> <span class="n">log2P</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">refclk</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">nv04_fp_display_regs</span> <span class="p">{</span>
	<span class="n">FP_DISPLAY_END</span><span class="p">,</span>
	<span class="n">FP_TOTAL</span><span class="p">,</span>
	<span class="n">FP_CRTC</span><span class="p">,</span>
	<span class="n">FP_SYNC_START</span><span class="p">,</span>
	<span class="n">FP_SYNC_END</span><span class="p">,</span>
	<span class="n">FP_VALID_START</span><span class="p">,</span>
	<span class="n">FP_VALID_END</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nv04_crtc_reg</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">MiscOutReg</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">CRTC</span><span class="p">[</span><span class="mh">0xa0</span><span class="p">];</span>
	<span class="kt">uint8_t</span> <span class="n">CR58</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
	<span class="kt">uint8_t</span> <span class="n">Sequencer</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="kt">uint8_t</span> <span class="n">Graphics</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>
	<span class="kt">uint8_t</span> <span class="n">Attribute</span><span class="p">[</span><span class="mi">21</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">DAC</span><span class="p">[</span><span class="mi">768</span><span class="p">];</span>

	<span class="cm">/* PCRTC regs */</span>
	<span class="kt">uint32_t</span> <span class="n">fb_start</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_cfg</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cursor_cfg</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">gpio_ext</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_830</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_834</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_850</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_eng_ctrl</span><span class="p">;</span>

	<span class="cm">/* PRAMDAC regs */</span>
	<span class="kt">uint32_t</span> <span class="n">nv10_cursync</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pll_vals</span> <span class="n">pllvals</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_gen_ctrl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_630</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_634</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_setup</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_vtotal</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_vskew</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_vsync_delay</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_htotal</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_hskew</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_hsync_delay</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tv_hsync_delay2</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fp_horiz_regs</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">fp_vert_regs</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">dither</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fp_control</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">dither_regs</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">fp_debug_0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fp_debug_1</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fp_debug_2</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fp_margin_color</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_8c0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_a20</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_a24</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ramdac_a34</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ctv_regs</span><span class="p">[</span><span class="mi">38</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nv04_output_reg</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">output</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">head</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nv04_mode_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv04_crtc_reg</span> <span class="n">crtc_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pllsel</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">sel_clk</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">nouveau_card_type</span> <span class="p">{</span>
	<span class="n">NV_04</span>      <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">NV_10</span>      <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">NV_20</span>      <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">NV_30</span>      <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
	<span class="n">NV_40</span>      <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">NV_50</span>      <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
	<span class="n">NV_C0</span>      <span class="o">=</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="n">NV_D0</span>      <span class="o">=</span> <span class="mh">0xd0</span><span class="p">,</span>
	<span class="n">NV_E0</span>      <span class="o">=</span> <span class="mh">0xe0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">noaccel</span><span class="p">;</span>

	<span class="cm">/* the card type, takes NV_* as values */</span>
	<span class="k">enum</span> <span class="n">nouveau_card_type</span> <span class="n">card_type</span><span class="p">;</span>
	<span class="cm">/* exact chipset, derived from NV_PMC_BOOT_0 */</span>
	<span class="kt">int</span> <span class="n">chipset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crystal</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">ramin_lock</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ramin</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ramin_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ramin_base</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ramin_available</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_mm</span> <span class="n">ramin_heap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="o">*</span><span class="n">eng</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_NR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">gpuobj_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">classes</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">vga_ram</span><span class="p">;</span>

	<span class="cm">/* interrupt handling */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">irq_handler</span><span class="p">[</span><span class="mi">32</span><span class="p">])(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">bool</span> <span class="n">msi_enabled</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">vbl_waiting</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">drm_global_reference</span> <span class="n">mem_global_ref</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ttm_bo_global_ref</span> <span class="n">bo_global_ref</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ttm_bo_device</span> <span class="n">bdev</span><span class="p">;</span>
		<span class="n">atomic_t</span> <span class="n">validate_sequence</span><span class="p">;</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">move</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">ttm</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">drm_mm</span> <span class="n">heap</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">fence</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">ptr</span><span class="p">[</span><span class="n">NOUVEAU_MAX_CHANNEL_NR</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">channels</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_engine</span> <span class="n">engine</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">;</span>

	<span class="cm">/* For PFIFO and PGRAPH. */</span>
	<span class="n">spinlock_t</span> <span class="n">context_switch_lock</span><span class="p">;</span>

	<span class="cm">/* VM/PRAMIN flush, legacy PRAMIN aperture */</span>
	<span class="n">spinlock_t</span> <span class="n">vm_lock</span><span class="p">;</span>

	<span class="cm">/* RAMIN configuration, RAMFC, RAMHT and RAMRO offsets */</span>
	<span class="k">struct</span> <span class="n">nouveau_ramht</span>  <span class="o">*</span><span class="n">ramht</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramfc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramro</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">ramin_rsvd_vram</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">enum</span> <span class="p">{</span>
			<span class="n">NOUVEAU_GART_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">NOUVEAU_GART_AGP</span><span class="p">,</span>	<span class="cm">/* AGP */</span>
			<span class="n">NOUVEAU_GART_PDMA</span><span class="p">,</span>	<span class="cm">/* paged dma object */</span>
			<span class="n">NOUVEAU_GART_HW</span>		<span class="cm">/* on-chip gart/vm */</span>
		<span class="p">}</span> <span class="n">type</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aper_base</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aper_size</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aper_free</span><span class="p">;</span>

		<span class="k">struct</span> <span class="n">ttm_backend_func</span> <span class="o">*</span><span class="n">func</span><span class="p">;</span>

		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">;</span>
			<span class="n">dma_addr_t</span>   <span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">dummy</span><span class="p">;</span>

		<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">gart_info</span><span class="p">;</span>

	<span class="cm">/* nv10-nv40 tiling regions */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="n">reg</span><span class="p">[</span><span class="n">NOUVEAU_MAX_TILE_NR</span><span class="p">];</span>
		<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tile</span><span class="p">;</span>

	<span class="cm">/* VRAM/fb configuration */</span>
	<span class="k">enum</span> <span class="p">{</span>
		<span class="n">NV_MEM_TYPE_UNKNOWN</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_STOLEN</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_SGRAM</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_SDRAM</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_DDR1</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_DDR2</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_DDR3</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_GDDR2</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_GDDR3</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_GDDR4</span><span class="p">,</span>
		<span class="n">NV_MEM_TYPE_GDDR5</span>
	<span class="p">}</span> <span class="n">vram_type</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">vram_size</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">vram_sys_base</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">vram_rank_B</span><span class="p">;</span>

	<span class="kt">uint64_t</span> <span class="n">fb_available_size</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">fb_mappable_pages</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">fb_aper_free</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fb_mtrr</span><span class="p">;</span>

	<span class="cm">/* BAR control (NV50-) */</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">bar1_vm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">bar3_vm</span><span class="p">;</span>

	<span class="cm">/* G8x/G9x virtual address space */</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">chan_vm</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nvbios</span> <span class="n">vbios</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">mxms</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">i2c_ports</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nv04_mode_state</span> <span class="n">mode_reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv04_mode_state</span> <span class="n">saved_reg</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">saved_vga_font</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">16384</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_owner</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">dac_users</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">backlight_device</span> <span class="o">*</span><span class="n">backlight</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">channel_root</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">debugfs</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nouveau_fbdev</span> <span class="o">*</span><span class="n">nfbdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">apertures_struct</span> <span class="o">*</span><span class="n">apertures</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span>
<span class="nf">nouveau_private</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span>
<span class="nf">nouveau_bdev</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_bo_device</span> <span class="o">*</span><span class="n">bd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">bd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_nouveau_private</span><span class="p">,</span> <span class="n">ttm</span><span class="p">.</span><span class="n">bdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">nouveau_bo_ref</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">ref</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">**</span><span class="n">pnvbo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">prev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pnvbo</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">prev</span> <span class="o">=</span> <span class="o">*</span><span class="n">pnvbo</span><span class="p">;</span>

	<span class="o">*</span><span class="n">pnvbo</span> <span class="o">=</span> <span class="n">ref</span> <span class="o">?</span> <span class="n">nouveau_bo</span><span class="p">(</span><span class="n">ttm_bo_reference</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ref</span><span class="o">-&gt;</span><span class="n">bo</span><span class="p">))</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="n">bo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">prev</span><span class="o">-&gt;</span><span class="n">bo</span><span class="p">;</span>

		<span class="n">ttm_bo_unref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bo</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* nouveau_drv.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_modeset</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_agpmode</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_duallink</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_uscript_lvds</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_uscript_tmds</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_vram_pushbuf</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_vram_notify</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">char</span> <span class="o">*</span><span class="n">nouveau_vram_type</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_fbpercrtc</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_tv_disable</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">char</span> <span class="o">*</span><span class="n">nouveau_tv_norm</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_reg_debug</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">char</span> <span class="o">*</span><span class="n">nouveau_vbios</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_ignorelid</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_nofbaccel</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_noaccel</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_force_post</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_override_conntype</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">char</span> <span class="o">*</span><span class="n">nouveau_perflvl</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_perflvl_wr</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_msi</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_ctxfw</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_mxmdcb</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_pci_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">pm_state</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_pci_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>

<span class="cm">/* nouveau_state.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_preclose</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_postclose</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_firstopen</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_lastclose</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_unload</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_ioctl_getparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_ioctl_setparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nouveau_wait_eq</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">timeout</span><span class="p">,</span>
			    <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nouveau_wait_ne</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">timeout</span><span class="p">,</span>
			    <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nouveau_wait_cb</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span> <span class="n">timeout</span><span class="p">,</span>
			    <span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">cond</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_card_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nouveau_mem.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_mem_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_mem_vram_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_mem_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_mem_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_mem_init_agp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_mem_reset_agp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_mem_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nouveau_mem_flags_valid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tile_flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_mem_timing_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_mem_timing_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_mem_vbios_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">nv10_mem_set_tiling</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span>
	<span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv10_mem_put_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">nouveau_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ttm_mem_type_manager_func</span> <span class="n">nouveau_vram_manager</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ttm_mem_type_manager_func</span> <span class="n">nouveau_gart_manager</span><span class="p">;</span>

<span class="cm">/* nouveau_notifier.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_notifier_init_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_notifier_takedown_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_notifier_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">cout</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">start</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">end</span><span class="p">,</span>
				   <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">offset</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_notifier_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_ioctl_notifier_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_ioctl_notifier_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nouveau_channel.c */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">drm_ioctl_desc</span> <span class="n">nouveau_ioctls</span><span class="p">[];</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_max_ioctl</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_channel_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_channel_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">**</span><span class="n">chan</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">,</span>
				  <span class="kt">uint32_t</span> <span class="n">fb_ctxdma</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">tt_ctxdma</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span>
<span class="n">nouveau_channel_get_unlocked</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span>
<span class="n">nouveau_channel_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_channel_put_unlocked</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_channel_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_channel_ref</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">**</span><span class="n">pchan</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_channel_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">);</span>

<span class="cm">/* nouveau_object.c */</span>
<span class="cp">#define NVOBJ_ENGINE_ADD(d, e, p) do {                                         \</span>
<span class="cp">	struct drm_nouveau_private *dev_priv = (d)-&gt;dev_private;               \</span>
<span class="cp">	dev_priv-&gt;eng[NVOBJ_ENGINE_##e] = (p);                                 \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define NVOBJ_ENGINE_DEL(d, e) do {                                            \</span>
<span class="cp">	struct drm_nouveau_private *dev_priv = (d)-&gt;dev_private;               \</span>
<span class="cp">	dev_priv-&gt;eng[NVOBJ_ENGINE_##e] = NULL;                                \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define NVOBJ_CLASS(d, c, e) do {                                              \</span>
<span class="cp">	int ret = nouveau_gpuobj_class_new((d), (c), NVOBJ_ENGINE_##e);        \</span>
<span class="cp">	if (ret)                                                               \</span>
<span class="cp">		return ret;                                                    \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define NVOBJ_MTHD(d, c, m, e) do {                                            \</span>
<span class="cp">	int ret = nouveau_gpuobj_mthd_new((d), (c), (m), (e));                 \</span>
<span class="cp">	if (ret)                                                               \</span>
<span class="cp">		return ret;                                                    \</span>
<span class="cp">} while (0)</span>

<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_early_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_gpuobj_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_gpuobj_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_class_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">eng</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_mthd_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span>
				    <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">exec</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">));</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_mthd_call</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gpuobj_channel_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
				       <span class="kt">uint32_t</span> <span class="n">vram_h</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">tt_h</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_gpuobj_channel_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">align</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pinst</span><span class="p">,</span> <span class="n">u64</span> <span class="n">vinst</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gpuobj_dma_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span>
				  <span class="kt">uint64_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">access</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">target</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gpuobj_gr_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv50_gpuobj_dma_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">base</span><span class="p">,</span>
			       <span class="n">u64</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="n">access</span><span class="p">,</span> <span class="n">u32</span> <span class="n">type</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">comp</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="n">pobj</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_gpuobj_dma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">base</span><span class="p">,</span> <span class="n">u64</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">target</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">access</span><span class="p">,</span> <span class="n">u32</span> <span class="n">type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">comp</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_ioctl_grobj_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_ioctl_gpuobj_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nouveau_irq.c */</span>
<span class="k">extern</span> <span class="kt">int</span>         <span class="n">nouveau_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>        <span class="n">nouveau_irq_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">irqreturn_t</span> <span class="n">nouveau_irq_handler</span><span class="p">(</span><span class="n">DRM_IRQ_ARGS</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>        <span class="n">nouveau_irq_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">status_bit</span><span class="p">,</span>
					<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="p">)(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">));</span>
<span class="k">extern</span> <span class="kt">void</span>        <span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">status_bit</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>        <span class="n">nouveau_irq_preinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>         <span class="n">nouveau_irq_postinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>        <span class="n">nouveau_irq_uninstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nouveau_sgdma.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_sgdma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_sgdma_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">uint32_t</span> <span class="n">nouveau_sgdma_get_physical</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span>
					   <span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">nouveau_sgdma_create_ttm</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_bo_device</span> <span class="o">*</span><span class="n">bdev</span><span class="p">,</span>
					       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
					       <span class="kt">uint32_t</span> <span class="n">page_flags</span><span class="p">,</span>
					       <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dummy_read_page</span><span class="p">);</span>

<span class="cm">/* nouveau_debugfs.c */</span>
<span class="cp">#if defined(CONFIG_DRM_NOUVEAU_DEBUG)</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_debugfs_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_minor</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_debugfs_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_minor</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_debugfs_channel_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_debugfs_channel_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">nouveau_debugfs_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_minor</span> <span class="o">*</span><span class="n">minor</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nouveau_debugfs_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_minor</span> <span class="o">*</span><span class="n">minor</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">nouveau_debugfs_channel_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nouveau_debugfs_channel_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* nouveau_dma.c */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_dma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_dma_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slots</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">);</span>

<span class="cm">/* nouveau_acpi.c */</span>
<span class="cp">#define ROM_BIOS_PAGE 4096</span>
<span class="cp">#if defined(CONFIG_ACPI)</span>
<span class="kt">void</span> <span class="n">nouveau_register_dsm_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_unregister_dsm_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_switcheroo_optimus_dsm</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_acpi_get_bios_chunk</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="n">bios</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">nouveau_acpi_rom_supported</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_acpi_edid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nouveau_register_dsm_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nouveau_unregister_dsm_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nouveau_switcheroo_optimus_dsm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">nouveau_acpi_rom_supported</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="nb">false</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">nouveau_acpi_get_bios_chunk</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="n">bios</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">nouveau_acpi_edid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span> <span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* nouveau_backlight.c */</span>
<span class="cp">#ifdef CONFIG_DRM_NOUVEAU_BACKLIGHT</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_backlight_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_backlight_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">nouveau_backlight_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nouveau_backlight_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* nouveau_bios.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bios_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bios_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_run_vbios_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bios_run_init_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">table</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bios_init_exec</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">table</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">dcb_connector_table_entry</span> <span class="o">*</span>
<span class="n">nouveau_bios_connector_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">get_pll_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pll_types</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">get_pll_limits</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">limit_match</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">pll_lims</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bios_run_display_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nouveau_bios_fp_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">nouveau_bios_embedded_edid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bios_parse_lvds_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pxclk</span><span class="p">,</span>
					 <span class="n">bool</span> <span class="o">*</span><span class="n">dl</span><span class="p">,</span> <span class="n">bool</span> <span class="o">*</span><span class="n">if_is_24bit</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">run_tmds_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">,</span>
			  <span class="kt">int</span> <span class="n">head</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pxclk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">call_lvds_script</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">head</span><span class="p">,</span>
			    <span class="k">enum</span> <span class="n">LVDS_script</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pxclk</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">bios_encoder_match</span><span class="p">(</span><span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">hash</span><span class="p">);</span>

<span class="cm">/* nouveau_mxm.c */</span>
<span class="kt">int</span>  <span class="n">nouveau_mxm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_mxm_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nouveau_ttm.c */</span>
<span class="kt">int</span> <span class="n">nouveau_ttm_global_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_ttm_global_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_ttm_mmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nouveau_hdmi.c */</span>
<span class="kt">void</span> <span class="n">nouveau_hdmi_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv04_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv10_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv10_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv1a_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv10_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv10_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv10_fb_init_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv10_fb_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv10_fb_free_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>

<span class="cm">/* nv20_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv20_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv20_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv20_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv20_fb_init_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv20_fb_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv20_fb_free_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>

<span class="cm">/* nv30_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv30_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv30_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv30_fb_init_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv30_fb_free_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>

<span class="cm">/* nv40_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv40_fb_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv40_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv40_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv40_fb_set_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">);</span>

<span class="cm">/* nv50_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_fb_vm_trap</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">display</span><span class="p">);</span>

<span class="cm">/* nvc0_fb.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nvc0_fb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nvc0_fb_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv04_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_graph_object_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_graph_mthd_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv04_graph_nsource</span><span class="p">[];</span>

<span class="cm">/* nv10_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv10_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">nv10_graph_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv10_graph_intr</span><span class="p">[];</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv10_graph_nstatus</span><span class="p">[];</span>

<span class="cm">/* nv20_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv20_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv40_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv40_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv40_grctx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">size</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv40_grctx_fill</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv50_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_enum</span> <span class="n">nv50_data_error_names</span><span class="p">[];</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_graph_isr_chid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">inst</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_grctx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_grctx_fill</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nvc0_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nvc0_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nvc0_graph_isr_chid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">inst</span><span class="p">);</span>

<span class="cm">/* nve0_graph.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nve0_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv84_crypt.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv84_crypt_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv98_crypt.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv98_crypt_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nva3_copy.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nva3_copy_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nvc0_copy.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nvc0_copy_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">);</span>

<span class="cm">/* nv31_mpeg.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv31_mpeg_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nv50_mpeg.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_mpeg_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nv84_bsp.c */</span>
<span class="cm">/* nv98_bsp.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv84_bsp_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nv84_vp.c */</span>
<span class="cm">/* nv98_vp.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv84_vp_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nv98_ppp.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv98_ppp_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/* nv04_instmem.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_instmem_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_instmem_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_instmem_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_instmem_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_instmem_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
			     <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">align</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_instmem_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_instmem_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_instmem_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_instmem_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv50_instmem.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_instmem_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_instmem_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_instmem_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_instmem_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_instmem_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
			     <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">align</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_instmem_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_instmem_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_instmem_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_instmem_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv84_instmem_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nvc0_instmem.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nvc0_instmem_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nvc0_instmem_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nvc0_instmem_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nvc0_instmem_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv04_mc.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_mc_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv40_mc.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv40_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv40_mc_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv50_mc.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv50_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv50_mc_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv04_timer.c */</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nv04_timer_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">uint64_t</span> <span class="n">nv04_timer_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_timer_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">long</span> <span class="n">nouveau_compat_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">);</span>

<span class="cm">/* nv04_dac.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_dac_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">uint32_t</span> <span class="n">nv17_dac_sample_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_dac_output_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_dac_update_dacclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">nv04_dac_in_use</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">);</span>

<span class="cm">/* nv04_dfp.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_dfp_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_dfp_get_bound_head</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcbent</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_dfp_bind_head</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="n">dcbent</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">head</span><span class="p">,</span> <span class="n">bool</span> <span class="n">dl</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_dfp_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">head</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_dfp_update_fp_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">);</span>

<span class="cm">/* nv04_tv.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_tv_identify</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i2c_index</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_tv_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv17_tv.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv17_tv_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dcb_entry</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nv04_display.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_display_early_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_display_late_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_display_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_display_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_display_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv04_display_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nvd0_display.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nvd0_display_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nvd0_display_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nvd0_display_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nvd0_display_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvd0_display_crtc_sema</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nvd0_display_flip_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nvd0_display_flip_next</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">swap_interval</span><span class="p">);</span>

<span class="cm">/* nv04_crtc.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nv04_crtc_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">);</span>

<span class="cm">/* nouveau_bo.c */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">ttm_bo_driver</span> <span class="n">nouveau_bo_driver</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_move_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bo_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">align</span><span class="p">,</span>
			  <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">tile_mode</span><span class="p">,</span>
			  <span class="kt">uint32_t</span> <span class="n">tile_flags</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">sg_table</span> <span class="o">*</span><span class="n">sg</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bo_pin</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bo_unpin</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bo_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_placement_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">type</span><span class="p">,</span>
				     <span class="kt">uint32_t</span> <span class="n">busy</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">nouveau_bo_rd16</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvbo</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">index</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_wr16</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvbo</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">index</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">nouveau_bo_rd32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvbo</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">index</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_wr32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvbo</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">index</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_fence</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_fence</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_bo_validate</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span> <span class="n">interruptible</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">no_wait_reserve</span><span class="p">,</span> <span class="n">bool</span> <span class="n">no_wait_gpu</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="o">*</span>
<span class="n">nouveau_bo_vma_find</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">nouveau_bo_vma_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_bo_vma_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_vma</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* nouveau_gem.c */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">align</span><span class="p">,</span>
			   <span class="kt">uint32_t</span> <span class="n">domain</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">tile_mode</span><span class="p">,</span>
			   <span class="kt">uint32_t</span> <span class="n">tile_flags</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">**</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_object_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_gem_object_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_object_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nouveau_gem_object_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_ioctl_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_ioctl_pushbuf</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_ioctl_cpu_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_ioctl_cpu_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">nouveau_gem_ioctl_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">dma_buf</span> <span class="o">*</span><span class="n">nouveau_gem_prime_export</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">nouveau_gem_prime_import</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">dma_buf</span> <span class="o">*</span><span class="n">dma_buf</span><span class="p">);</span>

<span class="cm">/* nouveau_display.c */</span>
<span class="kt">int</span> <span class="n">nouveau_display_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_display_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_display_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_display_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_vblank_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nouveau_vblank_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_crtc_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">drm_pending_vblank_event</span> <span class="o">*</span><span class="n">event</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_finish_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">nouveau_page_flip_state</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_display_dumb_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_mode_create_dumb</span> <span class="o">*</span><span class="n">args</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_display_dumb_map_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span>
				    <span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="o">*</span><span class="n">offset</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nouveau_display_dumb_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span>
				 <span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">);</span>

<span class="cm">/* nv10_gpio.c */</span>
<span class="kt">int</span> <span class="n">nv10_gpio_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nv10_gpio_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nv10_gpio_drive</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nv10_gpio_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nv10_gpio_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">);</span>

<span class="cm">/* nv50_gpio.c */</span>
<span class="kt">int</span> <span class="n">nv50_gpio_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nv50_gpio_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nv50_gpio_drive</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nv50_gpio_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">nv50_gpio_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nvd0_gpio_drive</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nvd0_gpio_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>

<span class="cm">/* nv50_calc.c */</span>
<span class="kt">int</span> <span class="n">nv50_calc_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pll_lims</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span>
		  <span class="kt">int</span> <span class="o">*</span><span class="n">N1</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">M1</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">N2</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">M2</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">P</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nva3_calc_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pll_lims</span> <span class="o">*</span><span class="p">,</span>
		  <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">fN</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">M</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">P</span><span class="p">);</span>

<span class="cp">#ifndef ioread32_native</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
<span class="cp">#define ioread16_native ioread16be</span>
<span class="cp">#define iowrite16_native iowrite16be</span>
<span class="cp">#define ioread32_native  ioread32be</span>
<span class="cp">#define iowrite32_native iowrite32be</span>
<span class="cp">#else </span><span class="cm">/* def __BIG_ENDIAN */</span><span class="cp"></span>
<span class="cp">#define ioread16_native ioread16</span>
<span class="cp">#define iowrite16_native iowrite16</span>
<span class="cp">#define ioread32_native  ioread32</span>
<span class="cp">#define iowrite32_native iowrite32</span>
<span class="cp">#endif </span><span class="cm">/* def __BIG_ENDIAN else */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* !ioread32_native */</span><span class="cp"></span>

<span class="cm">/* channel control reg access */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">nvchan_rd32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32_native</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nvchan_wr32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
							<span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32_native</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">user</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* register access */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">nv_rd32</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ioread32_native</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nv_wr32</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">iowrite32_native</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">nv_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">nv_rd08</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nv_wr08</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">iowrite8</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define nv_wait(dev, reg, mask, val) \</span>
<span class="cp">	nouveau_wait_eq(dev, 2000000000ULL, (reg), (mask), (val))</span>
<span class="cp">#define nv_wait_ne(dev, reg, mask, val) \</span>
<span class="cp">	nouveau_wait_ne(dev, 2000000000ULL, (reg), (mask), (val))</span>
<span class="cp">#define nv_wait_cb(dev, func, data) \</span>
<span class="cp">	nouveau_wait_cb(dev, 2000000000ULL, (func), (data))</span>

<span class="cm">/* PRAMIN access */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">nv_ri32</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ioread32_native</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">nv_wi32</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">iowrite32_native</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* object access */</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">nv_wo32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Logging</span>
<span class="cm"> * Argument d is (struct drm_device *).</span>
<span class="cm"> */</span>
<span class="cp">#define NV_PRINTK(level, d, fmt, arg...) \</span>
<span class="cp">	printk(level &quot;[&quot; DRM_NAME &quot;] &quot; DRIVER_NAME &quot; %s: &quot; fmt, \</span>
<span class="cp">					pci_name(d-&gt;pdev), ##arg)</span>
<span class="cp">#ifndef NV_DEBUG_NOTRACE</span>
<span class="cp">#define NV_DEBUG(d, fmt, arg...) do {                                          \</span>
<span class="cp">	if (drm_debug &amp; DRM_UT_DRIVER) {                                       \</span>
<span class="cp">		NV_PRINTK(KERN_DEBUG, d, &quot;%s:%d - &quot; fmt, __func__,             \</span>
<span class="cp">			  __LINE__, ##arg);                                    \</span>
<span class="cp">	}                                                                      \</span>
<span class="cp">} while (0)</span>
<span class="cp">#define NV_DEBUG_KMS(d, fmt, arg...) do {                                      \</span>
<span class="cp">	if (drm_debug &amp; DRM_UT_KMS) {                                          \</span>
<span class="cp">		NV_PRINTK(KERN_DEBUG, d, &quot;%s:%d - &quot; fmt, __func__,             \</span>
<span class="cp">			  __LINE__, ##arg);                                    \</span>
<span class="cp">	}                                                                      \</span>
<span class="cp">} while (0)</span>
<span class="cp">#else</span>
<span class="cp">#define NV_DEBUG(d, fmt, arg...) do {                                          \</span>
<span class="cp">	if (drm_debug &amp; DRM_UT_DRIVER)                                         \</span>
<span class="cp">		NV_PRINTK(KERN_DEBUG, d, fmt, ##arg);                          \</span>
<span class="cp">} while (0)</span>
<span class="cp">#define NV_DEBUG_KMS(d, fmt, arg...) do {                                      \</span>
<span class="cp">	if (drm_debug &amp; DRM_UT_KMS)                                            \</span>
<span class="cp">		NV_PRINTK(KERN_DEBUG, d, fmt, ##arg);                          \</span>
<span class="cp">} while (0)</span>
<span class="cp">#endif</span>
<span class="cp">#define NV_ERROR(d, fmt, arg...) NV_PRINTK(KERN_ERR, d, fmt, ##arg)</span>
<span class="cp">#define NV_INFO(d, fmt, arg...) NV_PRINTK(KERN_INFO, d, fmt, ##arg)</span>
<span class="cp">#define NV_TRACEWARN(d, fmt, arg...) NV_PRINTK(KERN_NOTICE, d, fmt, ##arg)</span>
<span class="cp">#define NV_TRACE(d, fmt, arg...) NV_PRINTK(KERN_INFO, d, fmt, ##arg)</span>
<span class="cp">#define NV_WARN(d, fmt, arg...) NV_PRINTK(KERN_WARNING, d, fmt, ##arg)</span>
<span class="cp">#define NV_WARNONCE(d, fmt, arg...) do {                                       \</span>
<span class="cp">	static int _warned = 0;                                                \</span>
<span class="cp">	if (!_warned) {                                                        \</span>
<span class="cp">		NV_WARN(d, fmt, ##arg);                                        \</span>
<span class="cp">		_warned = 1;                                                   \</span>
<span class="cp">	}                                                                      \</span>
<span class="cp">} while(0)</span>

<span class="cm">/* nouveau_reg_debug bitmask */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NOUVEAU_REG_DEBUG_MC</span>             <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_VIDEO</span>          <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_FB</span>             <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_EXTDEV</span>         <span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_CRTC</span>           <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_RAMDAC</span>         <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_VGACRTC</span>        <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_RMVIO</span>          <span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_VGAATTR</span>        <span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_EVO</span>            <span class="o">=</span> <span class="mh">0x200</span><span class="p">,</span>
	<span class="n">NOUVEAU_REG_DEBUG_AUXCH</span>          <span class="o">=</span> <span class="mh">0x400</span>
<span class="p">};</span>

<span class="cp">#define NV_REG_DEBUG(type, dev, fmt, arg...) do { \</span>
<span class="cp">	if (nouveau_reg_debug &amp; NOUVEAU_REG_DEBUG_##type) \</span>
<span class="cp">		NV_PRINTK(KERN_DEBUG, dev, &quot;%s: &quot; fmt, __func__, ##arg); \</span>
<span class="cp">} while (0)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span>
<span class="nf">nv_two_heads</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">impl</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_device</span> <span class="o">&amp;</span> <span class="mh">0x0ff0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_10</span> <span class="o">&amp;&amp;</span> <span class="n">impl</span> <span class="o">!=</span> <span class="mh">0x0100</span> <span class="o">&amp;&amp;</span>
	    <span class="n">impl</span> <span class="o">!=</span> <span class="mh">0x0150</span> <span class="o">&amp;&amp;</span> <span class="n">impl</span> <span class="o">!=</span> <span class="mh">0x01a0</span> <span class="o">&amp;&amp;</span> <span class="n">impl</span> <span class="o">!=</span> <span class="mh">0x0200</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span>
<span class="nf">nv_gf4_disp_arch</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">nv_two_heads</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_device</span> <span class="o">&amp;</span> <span class="mh">0x0ff0</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x0110</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span>
<span class="nf">nv_two_reg_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">impl</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_device</span> <span class="o">&amp;</span> <span class="mh">0x0ff0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">impl</span> <span class="o">==</span> <span class="mh">0x0310</span> <span class="o">||</span> <span class="n">impl</span> <span class="o">==</span> <span class="mh">0x0340</span> <span class="o">||</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_40</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span>
<span class="nf">nv_match_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">device</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="n">sub_vendor</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">sub_device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">device</span> <span class="o">&amp;&amp;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">sub_vendor</span> <span class="o">&amp;&amp;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="n">sub_device</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span>
<span class="nf">nv_engine</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/* returns 1 if device is one of the nv4x using the 0x4497 object class,</span>
<span class="cm"> * helpful to determine a number of other hardware features</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">nv44_graph_class</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x60</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="mh">0x0baf</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)));</span>
<span class="p">}</span>

<span class="cm">/* memory type/access flags, do not match hardware values */</span>
<span class="cp">#define NV_MEM_ACCESS_RO  1</span>
<span class="cp">#define NV_MEM_ACCESS_WO  2</span>
<span class="cp">#define NV_MEM_ACCESS_RW (NV_MEM_ACCESS_RO | NV_MEM_ACCESS_WO)</span>
<span class="cp">#define NV_MEM_ACCESS_SYS 4</span>
<span class="cp">#define NV_MEM_ACCESS_VM  8</span>
<span class="cp">#define NV_MEM_ACCESS_NOSNOOP 16</span>

<span class="cp">#define NV_MEM_TARGET_VRAM        0</span>
<span class="cp">#define NV_MEM_TARGET_PCI         1</span>
<span class="cp">#define NV_MEM_TARGET_PCI_NOSNOOP 2</span>
<span class="cp">#define NV_MEM_TARGET_VM          3</span>
<span class="cp">#define NV_MEM_TARGET_GART        4</span>

<span class="cp">#define NV_MEM_TYPE_VM 0x7f</span>
<span class="cp">#define NV_MEM_COMP_VM 0x03</span>

<span class="cm">/* FIFO methods */</span>
<span class="cp">#define NV01_SUBCHAN_OBJECT                                          0x00000000</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH                          0x00000010</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_ADDRESS_LOW                           0x00000014</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_SEQUENCE                              0x00000018</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_TRIGGER                               0x0000001c</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_EQUAL                 0x00000001</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_TRIGGER_WRITE_LONG                    0x00000002</span>
<span class="cp">#define NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_GEQUAL                0x00000004</span>
<span class="cp">#define NVC0_SUBCHAN_SEMAPHORE_TRIGGER_YIELD                         0x00001000</span>
<span class="cp">#define NV84_SUBCHAN_NOTIFY_INTR                                     0x00000020</span>
<span class="cp">#define NV84_SUBCHAN_WRCACHE_FLUSH                                   0x00000024</span>
<span class="cp">#define NV10_SUBCHAN_REF_CNT                                         0x00000050</span>
<span class="cp">#define NVSW_SUBCHAN_PAGE_FLIP                                       0x00000054</span>
<span class="cp">#define NV11_SUBCHAN_DMA_SEMAPHORE                                   0x00000060</span>
<span class="cp">#define NV11_SUBCHAN_SEMAPHORE_OFFSET                                0x00000064</span>
<span class="cp">#define NV11_SUBCHAN_SEMAPHORE_ACQUIRE                               0x00000068</span>
<span class="cp">#define NV11_SUBCHAN_SEMAPHORE_RELEASE                               0x0000006c</span>
<span class="cp">#define NV40_SUBCHAN_YIELD                                           0x00000080</span>

<span class="cm">/* NV_SW object class */</span>
<span class="cp">#define NV_SW                                                        0x0000506e</span>
<span class="cp">#define NV_SW_DMA_VBLSEM                                             0x0000018c</span>
<span class="cp">#define NV_SW_VBLSEM_OFFSET                                          0x00000400</span>
<span class="cp">#define NV_SW_VBLSEM_RELEASE_VALUE                                   0x00000404</span>
<span class="cp">#define NV_SW_VBLSEM_RELEASE                                         0x00000408</span>
<span class="cp">#define NV_SW_PAGE_FLIP                                              0x00000500</span>

<span class="cp">#endif </span><span class="cm">/* __NOUVEAU_DRV_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
