This directory has our gate-optimal mappings for the specified circuits.
Comments show the cycle on which each gate is scheduled.
Comments also show the original (logical) gates.
