$date
	Sun Oct 23 05:18:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#755739
b1 !
1"
#755742
b1 &
b1 %
1$
#755743
0"
#755746
1#
#755750
b0 &
0#
b0 %
0$
#1720716
b1111 !
1"
#1720718
b1111 &
b1111 %
1$
#1720719
0"
#1720722
b101110 &
b101110 %
#1720726
b10111 &
b10111 %
#1720730
b1000110 &
b1000110 %
#1720734
b100011 &
b100011 %
#1720738
b1101010 &
b1101010 %
#1720742
b110101 &
b110101 %
#1720746
b10100000 &
b10100000 %
#1720750
b1010000 &
b1010000 %
#1720754
b101000 &
b101000 %
#1720758
b10100 &
b10100 %
#1720762
b1010 &
b1010 %
#1720766
b101 &
b101 %
#1720770
b10000 &
b10000 %
#1720774
b1000 &
b1000 %
#1720778
b100 &
b100 %
#1720782
b10 &
b10 %
#1720786
b1 &
b1 %
1#
#1720790
b0 &
0#
b0 %
0$
#2773524
b1011 !
1"
#2773526
b1011 &
b1011 %
1$
#2773527
0"
#2773530
b100010 &
b100010 %
#2773534
b10001 &
b10001 %
#2773538
b110100 &
b110100 %
#2773542
b11010 &
b11010 %
#2773546
b1101 &
b1101 %
#2773550
b101000 &
b101000 %
#2773554
b10100 &
b10100 %
#2773558
b1010 &
b1010 %
#2773562
b101 &
b101 %
#2773566
b10000 &
b10000 %
#2773570
b1000 &
b1000 %
#2773574
b100 &
b100 %
#2773578
b10 &
b10 %
#2773582
b1 &
1#
b1 %
#2773586
b0 &
b0 %
0#
0$
#4500012
