{"Doe Hyun Yoon": [0.990086242556572, ["Memory mapped ECC: low-cost error protection for last level caches", ["Doe Hyun Yoon", "Mattan Erez"], "https://doi.org/10.1145/1555754.1555771", 12, "isca", 2009]], "Hyesoon Kim": [0.997093603014946, ["An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1555754.1555775", 12, "isca", 2009]], "John Kim": [1, ["Indirect adaptive routing on large scale interconnection networks", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", 12, "isca", 2009], ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009], ["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11, "isca", 2009]], "Sangwon Seo": [0.9838579744100571, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009]], "Jinho Suh": [0.5, ["Dynamic MIPS rate stabilization in out-of-order processors", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", 11, "isca", 2009]], "Sunpyo Hong": [0.9980526715517044, ["An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1555754.1555775", 12, "isca", 2009]]}