# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_test.srcs/sources_1/new/reg1bit.vhd" \
"../../../../project_test.srcs/sim_1/new/testBench.vhd" \

# Do not sort compile order
nosort
