 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Thu Mar 17 21:45:25 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11775/Z (MUX2_X1)                       0.13       0.41 f
  U11774/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[20]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[20]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11777/Z (MUX2_X1)                       0.13       0.41 f
  U11776/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[23]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[23]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11765/Z (MUX2_X1)                       0.13       0.41 f
  U11764/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[1]/D (DFF_X2)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[1]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11782/Z (MUX2_X1)                       0.13       0.41 f
  U11781/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[28]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[28]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11769/Z (MUX2_X1)                       0.13       0.41 f
  U11768/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[13]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[13]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11771/Z (MUX2_X1)                       0.13       0.41 f
  U11770/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[15]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[15]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11780/Z (MUX2_X1)                       0.13       0.41 f
  U11779/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[26]/D (DFF_X1)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[26]/CK (DFF_X1)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11767/Z (MUX2_X1)                       0.13       0.41 f
  U11766/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[7]/D (DFF_X1)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[7]/CK (DFF_X1)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11763/Z (MUX2_X1)                       0.13       0.41 f
  U11762/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[0]/D (DFF_X1)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[0]/CK (DFF_X1)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11773/Z (MUX2_X1)                       0.13       0.41 f
  U11772/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[16]/D (DFF_X1)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[16]/CK (DFF_X1)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11746/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[10]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[10]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11743/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[13]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[13]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11740/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[16]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[16]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11739/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[17]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[17]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11738/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[18]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[18]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11778/Z (MUX2_X1)                       0.14       0.42 f
  mem_wb/aluRes_q_reg[24]/D (DFF_X2)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[24]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5572/ZN (INV_X4)                        0.14       0.28 r
  U11786/Z (MUX2_X1)                       0.14       0.42 f
  mem_wb/rd_q_reg[0]/D (DFF_X2)            0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/rd_q_reg[0]/CK (DFF_X2)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11736/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[1]/D (DFF_X2)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[1]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11737/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[19]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[19]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11735/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[20]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[20]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11734/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[21]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[21]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11733/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[22]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[22]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11732/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[23]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[23]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11731/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[24]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[24]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11730/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[26]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[26]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11729/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[27]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[27]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U11728/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[28]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[28]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11747/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[0]/D (DFF_X1)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[0]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11745/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[11]/D (DFF_X1)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[11]/CK (DFF_X1)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11744/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[12]/D (DFF_X1)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[12]/CK (DFF_X1)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11742/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[14]/D (DFF_X1)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[14]/CK (DFF_X1)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5572/ZN (INV_X4)                                       0.14       0.28 r
  U11741/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[15]/D (DFF_X1)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[15]/CK (DFF_X1)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5595/ZN (INV_X4)                                       0.14       0.28 r
  U7436/Z (MUX2_X2)                                       0.13       0.41 f
  mem_wb/memRdData_q_reg[25]/D (DFF_X2)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[25]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8553/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/aluRes_q_reg[4]/D (DFF_X2)        0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[4]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8557/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/aluRes_q_reg[12]/D (DFF_X2)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[12]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8555/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/aluRes_q_reg[8]/D (DFF_X2)        0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[8]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/fp_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8593/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/fp_q_reg/D (DFF_X2)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/link_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8591/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/link_q_reg/D (DFF_X2)             0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8590/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/memRd_q_reg/D (DFF_X2)            0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8559/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/aluRes_q_reg[9]/D (DFF_X2)        0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[9]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8595/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/dSize_q_reg[0]/D (DFF_X2)         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/dSize_q_reg[0]/CK (DFF_X2)        0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8594/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/dSize_q_reg[1]/D (DFF_X2)         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8556/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/aluRes_q_reg[29]/D (DFF_X1)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[29]/CK (DFF_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5595/ZN (INV_X4)                        0.14       0.28 r
  U8554/Z (MUX2_X2)                        0.13       0.41 f
  mem_wb/aluRes_q_reg[18]/D (DFF_X1)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[18]/CK (DFF_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11812/Z (MUX2_X1)                       0.13       0.38 f
  U11811/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[19]/D (DFF_X2)       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[19]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11807/Z (MUX2_X1)                       0.13       0.38 f
  U11806/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[22]/D (DFF_X2)       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[22]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11817/Z (MUX2_X1)                       0.13       0.38 f
  U11816/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[5]/D (DFF_X2)        0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[5]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11819/Z (MUX2_X1)                       0.13       0.38 f
  U11818/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[6]/D (DFF_X2)        0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[6]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11827/Z (MUX2_X1)                       0.13       0.38 f
  U11826/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[21]/D (DFF_X2)       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[21]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11821/Z (MUX2_X1)                       0.13       0.38 f
  U11820/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[14]/D (DFF_X2)       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[14]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11823/Z (MUX2_X1)                       0.13       0.38 f
  U11822/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[3]/D (DFF_X2)        0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[3]/CK (DFF_X2)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11814/Z (MUX2_X1)                       0.13       0.38 f
  U11813/ZN (INV_X1)                       0.03       0.41 r
  mem_wb/aluRes_q_reg[2]/D (DFF_X1)        0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[2]/CK (DFF_X1)       0.00       1.25 r
  library setup time                      -0.04       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5553/ZN (INV_X4)                                       0.07       0.25 r
  U11718/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[8]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[8]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U11717/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[9]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[9]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8454/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[9]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[9]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8428/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[21]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[21]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8463/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[7]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[7]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8435/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[13]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[13]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8417/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[15]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[15]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8476/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[4]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[4]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8458/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[8]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[8]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5553/ZN (INV_X4)                                       0.07       0.25 r
  U8449/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[10]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[10]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8439/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[12]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[12]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8415/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[14]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[14]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8419/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[16]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[16]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8467/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[6]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[6]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8426/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[20]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[20]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8422/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[18]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[18]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8480/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[3]/D (DFF_X1)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[3]/CK (DFF_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5553/ZN (INV_X4)                                       0.07       0.25 r
  U8509/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X1)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5553/ZN (INV_X4)                                       0.07       0.25 r
  U8484/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X1)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8445/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[11]/D (DFF_X1)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[11]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8421/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[17]/D (DFF_X1)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[17]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5554/ZN (INV_X4)                                       0.07       0.25 r
  U8424/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[19]/D (DFF_X1)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[19]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5553/ZN (INV_X4)                        0.07       0.25 r
  U8472/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[5]/D (DFF_X1)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[5]/CK (DFF_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5543/ZN (INV_X4)                                       0.02       0.16 r
  U5594/ZN (INV_X4)                                       0.02       0.18 f
  U5553/ZN (INV_X4)                                       0.07       0.25 r
  U8486/Z (MUX2_X2)                                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X1)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11808/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/aluRes_q_reg[17]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[17]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11809/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/aluRes_q_reg[25]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[25]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11810/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/aluRes_q_reg[27]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[27]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11805/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[1]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[1]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U11815/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[2]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[2]/CK (DFF_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11787/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/rd_q_reg[1]/D (DFF_X1)            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/rd_q_reg[1]/CK (DFF_X1)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11788/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/rd_q_reg[2]/D (DFF_X1)            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/rd_q_reg[2]/CK (DFF_X1)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11790/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/rd_q_reg[3]/D (DFF_X1)            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/rd_q_reg[3]/CK (DFF_X1)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11789/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/rd_q_reg[4]/D (DFF_X1)            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/rd_q_reg[4]/CK (DFF_X1)           0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5375/ZN (INV_X4)                        0.07       0.25 r
  U11798/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[0]/D (DFF_X1)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/reg31Val_q_reg[0]/CK (DFF_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U8597/Z (MUX2_X2)                        0.14       0.38 f
  mem_wb/aluRes_q_reg[30]/D (DFF_X2)       0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[30]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U8599/Z (MUX2_X2)                        0.14       0.38 f
  mem_wb/aluRes_q_reg[10]/D (DFF_X2)       0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[10]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U8598/Z (MUX2_X2)                        0.14       0.38 f
  mem_wb/aluRes_q_reg[11]/D (DFF_X2)       0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[11]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U5387/ZN (INV_X4)                        0.02       0.02 f
  U5442/ZN (INV_X4)                        0.06       0.09 r
  U7992/ZN (NAND2_X2)                      0.05       0.14 f
  U5543/ZN (INV_X4)                        0.02       0.16 r
  U5594/ZN (INV_X4)                        0.02       0.18 f
  U5376/ZN (INV_X4)                        0.07       0.25 r
  U8596/Z (MUX2_X2)                        0.14       0.38 f
  mem_wb/aluRes_q_reg[31]/D (DFF_X2)       0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  mem_wb/aluRes_q_reg[31]/CK (DFF_X2)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11726/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[2]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[2]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11723/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[3]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[3]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11722/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[4]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[4]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11721/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[5]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[5]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11720/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[6]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[6]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11719/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[7]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[7]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11727/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[29]/D (DFF_X2)                   0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[29]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11725/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[30]/D (DFF_X2)                   0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[30]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U11724/Z (MUX2_X1)                                      0.14       0.38 f
  mem_wb/memRdData_q_reg[31]/D (DFF_X2)                   0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/memRdData_q_reg[31]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U5387/ZN (INV_X4)                                       0.02       0.02 f
  U5442/ZN (INV_X4)                                       0.06       0.09 r
  U7992/ZN (NAND2_X2)                                     0.05       0.14 f
  U5790/ZN (INV_X4)                                       0.10       0.24 r
  U8407/Z (MUX2_X2)                                       0.14       0.38 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U5314/ZN (NAND4_X2)                      0.07       0.54 r
  U5164/ZN (AOI21_X2)                      0.04       0.58 f
  U7936/ZN (OAI22_X4)                      0.07       0.65 r
  U7927/ZN (NAND2_X4)                      0.02       0.68 f
  U8182/ZN (OAI21_X4)                      0.04       0.72 r
  U7935/ZN (INV_X8)                        0.01       0.73 f
  U7934/ZN (OAI22_X4)                      0.06       0.79 r
  U7931/ZN (NAND2_X4)                      0.02       0.81 f
  U8183/ZN (OAI21_X4)                      0.04       0.85 r
  U7930/ZN (INV_X8)                        0.01       0.87 f
  U7929/ZN (OAI22_X4)                      0.06       0.93 r
  U7923/ZN (NAND2_X4)                      0.02       0.95 f
  U8184/ZN (OAI21_X4)                      0.04       0.99 r
  U7938/ZN (INV_X8)                        0.01       1.01 f
  U7937/ZN (OAI22_X4)                      0.06       1.07 r
  U8185/ZN (INV_X4)                        0.02       1.08 f
  U7928/ZN (OAI22_X4)                      0.04       1.13 r
  U8186/ZN (XNOR2_X2)                      0.03       1.16 f
  U4261/ZN (OAI221_X1)                     0.09       1.24 r
  iAddr[31] (out)                          0.00       1.24 r
  data arrival time                                   1.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U5314/ZN (NAND4_X2)                      0.07       0.54 r
  U5164/ZN (AOI21_X2)                      0.04       0.58 f
  U7936/ZN (OAI22_X4)                      0.07       0.65 r
  U7927/ZN (NAND2_X4)                      0.02       0.68 f
  U8182/ZN (OAI21_X4)                      0.04       0.72 r
  U7935/ZN (INV_X8)                        0.01       0.73 f
  U7934/ZN (OAI22_X4)                      0.06       0.79 r
  U7931/ZN (NAND2_X4)                      0.02       0.81 f
  U8183/ZN (OAI21_X4)                      0.04       0.85 r
  U7930/ZN (INV_X8)                        0.01       0.87 f
  U7929/ZN (OAI22_X4)                      0.06       0.93 r
  U7923/ZN (NAND2_X4)                      0.02       0.95 f
  U8184/ZN (OAI21_X4)                      0.04       0.99 r
  U7938/ZN (INV_X8)                        0.01       1.01 f
  U7937/ZN (OAI22_X4)                      0.06       1.07 r
  U7925/Z (XOR2_X1)                        0.09       1.16 r
  U4257/ZN (OAI221_X1)                     0.06       1.22 f
  iAddr[30] (out)                          0.00       1.22 f
  data arrival time                                   1.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U5314/ZN (NAND4_X2)                      0.07       0.54 r
  U5164/ZN (AOI21_X2)                      0.04       0.58 f
  U7936/ZN (OAI22_X4)                      0.07       0.65 r
  U7927/ZN (NAND2_X4)                      0.02       0.68 f
  U8182/ZN (OAI21_X4)                      0.04       0.72 r
  U7935/ZN (INV_X8)                        0.01       0.73 f
  U7934/ZN (OAI22_X4)                      0.06       0.79 r
  U7931/ZN (NAND2_X4)                      0.02       0.81 f
  U8183/ZN (OAI21_X4)                      0.04       0.85 r
  U7930/ZN (INV_X8)                        0.01       0.87 f
  U7929/ZN (OAI22_X4)                      0.06       0.93 r
  U7923/ZN (NAND2_X4)                      0.02       0.95 f
  U8184/ZN (OAI21_X4)                      0.04       0.99 r
  U7938/ZN (INV_X8)                        0.01       1.01 f
  U8342/ZN (XNOR2_X2)                      0.06       1.06 f
  U8345/ZN (OAI211_X2)                     0.07       1.13 r
  iAddr[29] (out)                          0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U5314/ZN (NAND4_X2)                      0.07       0.54 r
  U5164/ZN (AOI21_X2)                      0.04       0.58 f
  U7936/ZN (OAI22_X4)                      0.07       0.65 r
  U7927/ZN (NAND2_X4)                      0.02       0.68 f
  U8182/ZN (OAI21_X4)                      0.04       0.72 r
  U7935/ZN (INV_X8)                        0.01       0.73 f
  U7934/ZN (OAI22_X4)                      0.06       0.79 r
  U7931/ZN (NAND2_X4)                      0.02       0.81 f
  U8183/ZN (OAI21_X4)                      0.04       0.85 r
  U7930/ZN (INV_X8)                        0.01       0.87 f
  U7929/ZN (OAI22_X4)                      0.06       0.93 r
  U7923/ZN (NAND2_X4)                      0.02       0.95 f
  U7922/ZN (OAI211_X1)                     0.06       1.02 r
  U5428/ZN (NAND3_X2)                      0.04       1.06 f
  iAddr[28] (out)                          0.00       1.06 f
  data arrival time                                   1.06

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U5314/ZN (NAND4_X2)                      0.07       0.54 r
  U5164/ZN (AOI21_X2)                      0.04       0.58 f
  U7936/ZN (OAI22_X4)                      0.07       0.65 r
  U7927/ZN (NAND2_X4)                      0.02       0.68 f
  U8182/ZN (OAI21_X4)                      0.04       0.72 r
  U7935/ZN (INV_X8)                        0.01       0.73 f
  U7934/ZN (OAI22_X4)                      0.06       0.79 r
  U7931/ZN (NAND2_X4)                      0.02       0.81 f
  U8183/ZN (OAI21_X4)                      0.04       0.85 r
  U7930/ZN (INV_X8)                        0.01       0.87 f
  U8336/ZN (XNOR2_X2)                      0.06       0.92 f
  U8339/ZN (OAI211_X2)                     0.07       0.99 r
  iAddr[27] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U8160/ZN (INV_X4)                        0.02       0.56 r
  U5165/ZN (NOR3_X2)                       0.02       0.58 f
  U5164/ZN (AOI21_X2)                      0.07       0.65 r
  U7936/ZN (OAI22_X4)                      0.04       0.69 f
  U7927/ZN (NAND2_X4)                      0.03       0.72 r
  U8182/ZN (OAI21_X4)                      0.03       0.75 f
  U7935/ZN (INV_X8)                        0.02       0.77 r
  U7934/ZN (OAI22_X4)                      0.03       0.80 f
  U7931/ZN (NAND2_X4)                      0.03       0.84 r
  U7910/ZN (OAI211_X1)                     0.04       0.88 f
  U5427/ZN (NAND3_X2)                      0.06       0.94 r
  iAddr[26] (out)                          0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U8160/ZN (INV_X4)                        0.02       0.56 r
  U5165/ZN (NOR3_X2)                       0.02       0.58 f
  U5164/ZN (AOI21_X2)                      0.07       0.65 r
  U7936/ZN (OAI22_X4)                      0.04       0.69 f
  U7927/ZN (NAND2_X4)                      0.03       0.72 r
  U8182/ZN (OAI21_X4)                      0.03       0.75 f
  U7935/ZN (INV_X8)                        0.02       0.77 r
  U8330/ZN (XNOR2_X2)                      0.06       0.83 r
  U8333/ZN (OAI211_X2)                     0.04       0.87 f
  iAddr[25] (out)                          0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U5738/ZN (AND2_X2)                       0.05       0.60 f
  U8290/ZN (NAND2_X2)                      0.04       0.64 r
  U8292/ZN (NAND2_X2)                      0.03       0.67 f
  U8293/ZN (NAND2_X2)                      0.03       0.70 r
  U8301/ZN (NAND2_X2)                      0.02       0.72 f
  U8302/ZN (XNOR2_X2)                      0.06       0.79 f
  U8305/ZN (OAI211_X2)                     0.07       0.85 r
  iAddr[19] (out)                          0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ex_mem/imm32_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[4]/QN (DFFR_X1)       0.16       0.16 r
  U8125/ZN (XNOR2_X2)                      0.07       0.23 r
  U8133/ZN (INV_X4)                        0.02       0.25 f
  U8126/ZN (NAND2_X2)                      0.04       0.29 r
  U8127/ZN (INV_X4)                        0.01       0.31 f
  U8128/ZN (OAI21_X4)                      0.03       0.34 r
  U8129/ZN (NAND2_X2)                      0.02       0.36 f
  U8130/ZN (INV_X4)                        0.02       0.39 r
  U8131/ZN (NAND2_X2)                      0.03       0.42 f
  U7932/ZN (NAND3_X2)                      0.04       0.46 r
  U8234/ZN (INV_X4)                        0.02       0.47 f
  U7919/ZN (NAND2_X4)                      0.03       0.50 r
  U5707/ZN (AND2_X4)                       0.05       0.55 r
  U5126/ZN (NAND3_X1)                      0.05       0.60 f
  U5365/ZN (NOR3_X2)                       0.04       0.65 r
  U7904/ZN (OAI21_X1)                      0.04       0.68 f
  U8297/ZN (XNOR2_X2)                      0.07       0.75 f
  U8300/ZN (OAI211_X2)                     0.08       0.83 r
  iAddr[17] (out)                          0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U8160/ZN (INV_X4)                        0.02       0.56 r
  U5165/ZN (NOR3_X2)                       0.02       0.58 f
  U5164/ZN (AOI21_X2)                      0.07       0.65 r
  U7936/ZN (OAI22_X4)                      0.04       0.69 f
  U7927/ZN (NAND2_X4)                      0.03       0.72 r
  U7924/ZN (OAI211_X1)                     0.04       0.76 f
  U5426/ZN (NAND3_X2)                      0.06       0.82 r
  iAddr[24] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/imm32_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[4]/QN (DFFR_X1)       0.16       0.16 r
  U8125/ZN (XNOR2_X2)                      0.07       0.23 r
  U8133/ZN (INV_X4)                        0.02       0.25 f
  U8126/ZN (NAND2_X2)                      0.04       0.29 r
  U8127/ZN (INV_X4)                        0.01       0.31 f
  U8128/ZN (OAI21_X4)                      0.03       0.34 r
  U8129/ZN (NAND2_X2)                      0.02       0.36 f
  U8130/ZN (INV_X4)                        0.02       0.39 r
  U8131/ZN (NAND2_X2)                      0.03       0.42 f
  U7932/ZN (NAND3_X2)                      0.04       0.46 r
  U8234/ZN (INV_X4)                        0.02       0.47 f
  U7919/ZN (NAND2_X4)                      0.03       0.50 r
  U5707/ZN (AND2_X4)                       0.05       0.55 r
  U5126/ZN (NAND3_X1)                      0.05       0.60 f
  U8275/ZN (OAI21_X4)                      0.05       0.65 r
  U8276/ZN (NAND2_X2)                      0.02       0.67 f
  U8277/ZN (XNOR2_X2)                      0.06       0.73 f
  U8280/ZN (OAI211_X2)                     0.08       0.82 r
  iAddr[16] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/imm32_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[4]/QN (DFFR_X1)       0.16       0.16 r
  U8125/ZN (XNOR2_X2)                      0.07       0.23 r
  U8133/ZN (INV_X4)                        0.02       0.25 f
  U8126/ZN (NAND2_X2)                      0.04       0.29 r
  U8127/ZN (INV_X4)                        0.01       0.31 f
  U8128/ZN (OAI21_X4)                      0.03       0.34 r
  U8129/ZN (NAND2_X2)                      0.02       0.36 f
  U8130/ZN (INV_X4)                        0.02       0.39 r
  U8131/ZN (NAND2_X2)                      0.03       0.42 f
  U7932/ZN (NAND3_X2)                      0.04       0.46 r
  U8234/ZN (INV_X4)                        0.02       0.47 f
  U7919/ZN (NAND2_X4)                      0.03       0.50 r
  U5707/ZN (AND2_X4)                       0.05       0.55 r
  U8261/ZN (NAND2_X2)                      0.03       0.58 f
  U8263/ZN (OAI21_X4)                      0.04       0.62 r
  U8271/ZN (NAND2_X2)                      0.02       0.63 f
  U4259/ZN (OAI221_X1)                     0.18       0.82 r
  iAddr[13] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U5738/ZN (AND2_X2)                       0.05       0.60 f
  U8290/ZN (NAND2_X2)                      0.04       0.64 r
  U7907/ZN (OAI21_X1)                      0.04       0.68 f
  U8314/ZN (XNOR2_X2)                      0.07       0.75 f
  U8317/ZN (OAI211_X2)                     0.07       0.82 r
  iAddr[21] (out)                          0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U5738/ZN (AND2_X2)                       0.05       0.60 f
  U8290/ZN (NAND2_X2)                      0.04       0.64 r
  U8307/ZN (OAI21_X4)                      0.03       0.67 f
  U8308/ZN (INV_X4)                        0.02       0.69 r
  U5425/ZN (OAI21_X1)                      0.03       0.72 f
  U8311/ZN (OAI211_X2)                     0.08       0.79 r
  iAddr[20] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U8160/ZN (INV_X4)                        0.02       0.56 r
  U5165/ZN (NOR3_X2)                       0.02       0.58 f
  U5164/ZN (AOI21_X2)                      0.07       0.65 r
  U8326/ZN (XNOR2_X2)                      0.02       0.67 f
  U4258/ZN (OAI221_X1)                     0.12       0.79 r
  iAddr[23] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U5738/ZN (AND2_X2)                       0.05       0.60 f
  U8290/ZN (NAND2_X2)                      0.04       0.64 r
  U8292/ZN (NAND2_X2)                      0.03       0.67 f
  U8293/ZN (NAND2_X2)                      0.03       0.70 r
  U8294/ZN (OAI211_X2)                     0.03       0.74 f
  U5424/ZN (NAND3_X2)                      0.05       0.79 r
  iAddr[18] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ex_mem/imm32_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[11]/CK (DFFR_X1)      0.00       0.00 r
  ex_mem/imm32_q_reg[11]/QN (DFFR_X1)      0.16       0.16 r
  U8140/ZN (XNOR2_X2)                      0.08       0.24 r
  U8141/ZN (NAND2_X2)                      0.02       0.26 f
  U8144/ZN (NAND2_X2)                      0.03       0.29 r
  U5751/ZN (INV_X4)                        0.02       0.31 f
  U8147/ZN (OAI21_X4)                      0.04       0.35 r
  U8148/ZN (INV_X4)                        0.02       0.36 f
  U8151/ZN (OAI21_X4)                      0.05       0.41 r
  U8152/ZN (INV_X4)                        0.01       0.42 f
  U8155/ZN (OAI21_X4)                      0.04       0.46 r
  U8156/ZN (INV_X4)                        0.02       0.48 f
  U8159/ZN (OAI21_X4)                      0.04       0.52 r
  U7905/ZN (NAND2_X4)                      0.02       0.54 f
  U5738/ZN (AND2_X2)                       0.05       0.60 f
  U8320/ZN (NAND4_X2)                      0.05       0.64 r
  U8321/ZN (NAND2_X2)                      0.03       0.67 f
  U8322/ZN (AOI21_X2)                      0.04       0.71 r
  U8323/ZN (OAI21_X2)                      0.03       0.74 f
  U8325/ZN (NAND3_X2)                      0.05       0.79 r
  iAddr[22] (out)                          0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ex_mem/imm32_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[4]/QN (DFFR_X1)       0.16       0.16 r
  U8125/ZN (XNOR2_X2)                      0.07       0.23 r
  U8133/ZN (INV_X4)                        0.02       0.25 f
  U8126/ZN (NAND2_X2)                      0.04       0.29 r
  U8127/ZN (INV_X4)                        0.01       0.31 f
  U8128/ZN (OAI21_X4)                      0.03       0.34 r
  U8129/ZN (NAND2_X2)                      0.02       0.36 f
  U8130/ZN (INV_X4)                        0.02       0.39 r
  U8131/ZN (NAND2_X2)                      0.03       0.42 f
  U7932/ZN (NAND3_X2)                      0.04       0.46 r
  U8234/ZN (INV_X4)                        0.02       0.47 f
  U7919/ZN (NAND2_X4)                      0.03       0.50 r
  U5707/ZN (AND2_X4)                       0.05       0.55 r
  U8261/ZN (NAND2_X2)                      0.03       0.58 f
  U8263/ZN (OAI21_X4)                      0.04       0.62 r
  U8264/ZN (NAND2_X2)                      0.02       0.64 f
  U8265/ZN (XNOR2_X2)                      0.06       0.70 f
  U8269/ZN (OAI211_X2)                     0.08       0.78 r
  iAddr[14] (out)                          0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U4262/ZN (NAND2_X1)                      0.06       0.51 f
  U8187/ZN (INV_X4)                        0.04       0.54 r
  U5779/ZN (INV_X4)                        0.02       0.57 f
  U5781/ZN (INV_X8)                        0.05       0.62 r
  U8561/ZN (NAND2_X2)                      0.02       0.63 f
  U5174/ZN (OAI21_X1)                      0.08       0.71 r
  U10786/ZN (INV_X4)                       0.01       0.72 f
  U5423/ZN (OAI21_X1)                      0.06       0.78 r
  iAddr[1] (out)                           0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/imm32_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[4]/QN (DFFR_X1)       0.16       0.16 r
  U8125/ZN (XNOR2_X2)                      0.07       0.23 r
  U8133/ZN (INV_X4)                        0.02       0.25 f
  U8126/ZN (NAND2_X2)                      0.04       0.29 r
  U8127/ZN (INV_X4)                        0.01       0.31 f
  U8128/ZN (OAI21_X4)                      0.03       0.34 r
  U8129/ZN (NAND2_X2)                      0.02       0.36 f
  U8130/ZN (INV_X4)                        0.02       0.39 r
  U8131/ZN (NAND2_X2)                      0.03       0.42 f
  U7932/ZN (NAND3_X2)                      0.04       0.46 r
  U8234/ZN (INV_X4)                        0.02       0.47 f
  U7919/ZN (NAND2_X4)                      0.03       0.50 r
  U5707/ZN (AND2_X4)                       0.05       0.55 r
  U5126/ZN (NAND3_X1)                      0.05       0.60 f
  U8275/ZN (OAI21_X4)                      0.05       0.65 r
  U8284/ZN (NAND2_X2)                      0.02       0.67 f
  U8288/ZN (OAI211_X2)                     0.10       0.78 r
  iAddr[15] (out)                          0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U7926/ZN (NAND3_X1)                      0.08       0.55 r
  U8248/ZN (NAND2_X2)                      0.03       0.58 f
  U8249/ZN (INV_X4)                        0.02       0.60 r
  U8250/ZN (NOR2_X4)                       0.01       0.62 f
  U7903/ZN (XNOR2_X1)                      0.06       0.68 f
  U8254/ZN (OAI211_X2)                     0.09       0.76 r
  iAddr[12] (out)                          0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8564/ZN (NAND2_X2)                      0.01       0.61 f
  U5176/ZN (OAI21_X1)                      0.07       0.68 r
  U10859/ZN (INV_X4)                       0.01       0.69 f
  U5422/ZN (OAI21_X1)                      0.06       0.75 r
  iAddr[0] (out)                           0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U4262/ZN (NAND2_X1)                      0.06       0.51 f
  U8187/ZN (INV_X4)                        0.04       0.54 r
  U5779/ZN (INV_X4)                        0.02       0.57 f
  U5781/ZN (INV_X8)                        0.05       0.62 r
  U8237/ZN (NAND2_X2)                      0.02       0.64 f
  U4260/ZN (OAI221_X1)                     0.08       0.72 r
  iAddr[10] (out)                          0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ex_mem/imm32_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[4]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[4]/QN (DFFR_X1)       0.16       0.16 r
  U8125/ZN (XNOR2_X2)                      0.07       0.23 r
  U8133/ZN (INV_X4)                        0.02       0.25 f
  U8126/ZN (NAND2_X2)                      0.04       0.29 r
  U8127/ZN (INV_X4)                        0.01       0.31 f
  U8128/ZN (OAI21_X4)                      0.03       0.34 r
  U8129/ZN (NAND2_X2)                      0.02       0.36 f
  U8130/ZN (INV_X4)                        0.02       0.39 r
  U8131/ZN (NAND2_X2)                      0.03       0.42 f
  U8207/ZN (NAND2_X2)                      0.04       0.46 r
  U8209/ZN (NAND2_X2)                      0.03       0.49 f
  U8219/ZN (NAND2_X2)                      0.03       0.52 r
  U8221/ZN (NAND2_X2)                      0.02       0.54 f
  U8222/ZN (NAND2_X2)                      0.04       0.57 r
  U8223/ZN (INV_X4)                        0.01       0.59 f
  U8224/ZN (NOR2_X4)                       0.03       0.62 r
  U8225/ZN (XNOR2_X2)                      0.06       0.68 r
  U8228/ZN (OAI211_X2)                     0.03       0.71 f
  iAddr[8] (out)                           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U5361/ZN (AOI21_X2)                      0.06       0.63 r
  U8245/ZN (OAI21_X4)                      0.03       0.66 f
  U8247/ZN (NAND3_X4)                      0.03       0.69 r
  iAddr[9] (out)                           0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U4262/ZN (NAND2_X1)                      0.06       0.51 f
  U8187/ZN (INV_X4)                        0.04       0.54 r
  U5779/ZN (INV_X4)                        0.02       0.57 f
  U5781/ZN (INV_X8)                        0.05       0.62 r
  U8211/ZN (NAND2_X2)                      0.02       0.64 f
  U8213/ZN (OAI211_X2)                     0.05       0.69 r
  iAddr[6] (out)                           0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U4262/ZN (NAND2_X1)                      0.06       0.51 f
  U8187/ZN (INV_X4)                        0.04       0.54 r
  U5779/ZN (INV_X4)                        0.02       0.57 f
  U5781/ZN (INV_X8)                        0.05       0.62 r
  U8204/ZN (NAND2_X2)                      0.02       0.64 f
  U8206/ZN (OAI211_X2)                     0.05       0.69 r
  iAddr[4] (out)                           0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ex_mem/incPC_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[3]/CK (DFFR_X2)       0.00       0.00 r
  ex_mem/incPC_q_reg[3]/QN (DFFR_X2)       0.15       0.15 r
  U8124/ZN (XNOR2_X2)                      0.04       0.19 f
  U5093/ZN (NAND2_X2)                      0.03       0.22 r
  U8126/ZN (NAND2_X2)                      0.03       0.25 f
  U8127/ZN (INV_X4)                        0.02       0.27 r
  U8128/ZN (OAI21_X4)                      0.02       0.29 f
  U8129/ZN (NAND2_X2)                      0.03       0.32 r
  U8130/ZN (INV_X4)                        0.02       0.34 f
  U8131/ZN (NAND2_X2)                      0.06       0.40 r
  U7932/ZN (NAND3_X2)                      0.03       0.42 f
  U8234/ZN (INV_X4)                        0.03       0.45 r
  U7919/ZN (NAND2_X4)                      0.02       0.47 f
  U7926/ZN (NAND3_X1)                      0.08       0.55 r
  U8248/ZN (NAND2_X2)                      0.03       0.58 f
  U8257/ZN (OAI211_X2)                     0.06       0.64 r
  U8260/ZN (NAND3_X4)                      0.05       0.69 f
  iAddr[11] (out)                          0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U4262/ZN (NAND2_X1)                      0.06       0.51 f
  U8187/ZN (INV_X4)                        0.04       0.54 r
  U5779/ZN (INV_X4)                        0.02       0.57 f
  U5781/ZN (INV_X8)                        0.05       0.62 r
  U8232/ZN (NAND2_X2)                      0.03       0.65 f
  U8233/ZN (NAND3_X4)                      0.03       0.68 r
  iAddr[7] (out)                           0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U4262/ZN (NAND2_X1)                      0.06       0.51 f
  U8187/ZN (INV_X4)                        0.04       0.54 r
  U5779/ZN (INV_X4)                        0.02       0.57 f
  U5781/ZN (INV_X8)                        0.05       0.62 r
  U8217/ZN (NAND2_X2)                      0.03       0.65 f
  U8218/ZN (NAND3_X4)                      0.03       0.68 r
  iAddr[5] (out)                           0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  iAddr[3] (out)                           0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U8201/ZN (OAI211_X2)                     0.08       0.65 r
  iAddr[2] (out)                           0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.21       0.21 f
  U5720/ZN (AND2_X2)                       0.07       0.28 f
  U8004/ZN (NAND2_X2)                      0.06       0.34 r
  U8347/ZN (INV_X4)                        0.01       0.35 f
  U8348/ZN (NAND2_X2)                      0.08       0.42 r
  U8349/ZN (NAND2_X2)                      0.05       0.47 f
  rs2[0] (out)                             0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.21       0.21 f
  U5720/ZN (AND2_X2)                       0.07       0.28 f
  U8004/ZN (NAND2_X2)                      0.06       0.34 r
  U8347/ZN (INV_X4)                        0.01       0.35 f
  U8348/ZN (NAND2_X2)                      0.08       0.42 r
  U8350/ZN (NAND2_X2)                      0.05       0.47 f
  rs2[1] (out)                             0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.21       0.21 f
  U5720/ZN (AND2_X2)                       0.07       0.28 f
  U8004/ZN (NAND2_X2)                      0.06       0.34 r
  U8347/ZN (INV_X4)                        0.01       0.35 f
  U8348/ZN (NAND2_X2)                      0.08       0.42 r
  U8351/ZN (NAND2_X2)                      0.05       0.47 f
  rs2[2] (out)                             0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.21       0.21 f
  U5720/ZN (AND2_X2)                       0.07       0.28 f
  U8004/ZN (NAND2_X2)                      0.06       0.34 r
  U8347/ZN (INV_X4)                        0.01       0.35 f
  U8348/ZN (NAND2_X2)                      0.08       0.42 r
  U8352/ZN (NAND2_X2)                      0.05       0.47 f
  rs2[3] (out)                             0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: if_id/instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[27]/CK (DFFR_X2)       0.00       0.00 r
  if_id/instr_q_reg[27]/Q (DFFR_X2)        0.21       0.21 f
  U5720/ZN (AND2_X2)                       0.07       0.28 f
  U8004/ZN (NAND2_X2)                      0.06       0.34 r
  U8347/ZN (INV_X4)                        0.01       0.35 f
  U8348/ZN (NAND2_X2)                      0.08       0.42 r
  U8353/ZN (NAND2_X2)                      0.05       0.47 f
  rs2[4] (out)                             0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U8608/ZN (NAND3_X4)                      0.02       0.18 f
  U4369/ZN (INV_X8)                        0.02       0.21 r
  U4725/ZN (INV_X16)                       0.02       0.22 f
  U6812/ZN (INV_X32)                       0.02       0.24 r
  U7941/ZN (NAND2_X4)                      0.03       0.27 f
  U6951/ZN (NOR2_X1)                       0.08       0.35 r
  U8668/ZN (INV_X4)                        0.01       0.36 f
  U8669/ZN (NAND4_X2)                      0.08       0.44 r
  regWrData[7] (out)                       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7742/ZN (INV_X16)                       0.02       0.29 f
  U5161/ZN (NOR2_X1)                       0.05       0.34 r
  U5418/ZN (AOI21_X1)                      0.04       0.38 f
  U5417/ZN (NAND3_X2)                      0.06       0.44 r
  regWrData[5] (out)                       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.13       0.13 r
  U7281/ZN (NAND2_X2)                      0.02       0.15 f
  U5083/ZN (INV_X4)                        0.03       0.17 r
  U7576/ZN (NAND3_X4)                      0.03       0.20 f
  U7155/ZN (INV_X16)                       0.03       0.23 r
  U4298/ZN (NAND2_X4)                      0.02       0.24 f
  U4299/ZN (INV_X4)                        0.01       0.26 r
  U6988/ZN (NAND2_X2)                      0.02       0.28 f
  U7663/ZN (NAND3_X1)                      0.06       0.33 r
  U7510/ZN (NOR3_X2)                       0.03       0.36 f
  U5700/ZN (INV_X1)                        0.07       0.44 r
  regWrData[0] (out)                       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7742/ZN (INV_X16)                       0.02       0.29 f
  U4342/ZN (OAI22_X4)                      0.06       0.36 r
  U8664/ZN (INV_X4)                        0.01       0.37 f
  U8665/ZN (NAND2_X2)                      0.06       0.42 r
  regWrData[13] (out)                      0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U7686/ZN (NAND2_X4)                      0.03       0.19 r
  U8650/ZN (INV_X4)                        0.01       0.20 f
  U6946/ZN (NAND2_X4)                      0.02       0.23 r
  U6945/ZN (INV_X8)                        0.02       0.24 f
  U4315/ZN (NAND2_X2)                      0.04       0.29 r
  U4316/ZN (NOR2_X1)                       0.03       0.32 f
  U5217/ZN (AOI21_X2)                      0.06       0.38 r
  U5215/ZN (NAND3_X2)                      0.04       0.42 f
  regWrData[3] (out)                       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7742/ZN (INV_X16)                       0.02       0.29 f
  U5420/ZN (NOR2_X1)                       0.05       0.35 r
  U5419/ZN (AOI21_X2)                      0.04       0.38 f
  U8671/ZN (NAND3_X4)                      0.03       0.41 r
  regWrData[6] (out)                       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U10391/ZN (NAND2_X2)                     0.03       0.19 f
  U4365/ZN (NOR2_X1)                       0.06       0.25 r
  U5305/ZN (NAND2_X2)                      0.03       0.28 f
  U4601/ZN (NAND3_X2)                      0.05       0.33 r
  U10790/ZN (INV_X4)                       0.01       0.34 f
  U7562/ZN (NAND3_X1)                      0.07       0.41 r
  regWrData[1] (out)                       0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7973/ZN (INV_X32)                       0.01       0.29 f
  U5685/ZN (OR2_X2)                        0.06       0.35 f
  U5421/ZN (NAND3_X2)                      0.06       0.41 r
  regWrData[27] (out)                      0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U7438/ZN (NAND2_X1)                      0.06       0.37 r
  U8724/ZN (NAND3_X4)                      0.04       0.41 f
  regWrData[25] (out)                      0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U7077/ZN (NAND2_X1)                      0.06       0.37 r
  U8676/ZN (NAND3_X4)                      0.04       0.41 f
  regWrData[29] (out)                      0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U7076/ZN (NAND2_X1)                      0.06       0.37 r
  U8688/ZN (NAND3_X4)                      0.04       0.41 f
  regWrData[30] (out)                      0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U7079/ZN (NAND2_X1)                      0.06       0.37 r
  U8721/ZN (NAND3_X4)                      0.04       0.41 f
  regWrData[24] (out)                      0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U7075/ZN (NAND2_X1)                      0.06       0.37 r
  U8658/ZN (NAND3_X4)                      0.04       0.41 f
  regWrData[31] (out)                      0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U7078/ZN (NAND2_X1)                      0.06       0.37 r
  U8711/ZN (NAND3_X4)                      0.04       0.41 f
  regWrData[23] (out)                      0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U7686/ZN (NAND2_X4)                      0.03       0.19 r
  U8650/ZN (INV_X4)                        0.01       0.20 f
  U6946/ZN (NAND2_X4)                      0.02       0.23 r
  U6945/ZN (INV_X8)                        0.02       0.24 f
  U7021/ZN (NAND2_X4)                      0.02       0.26 r
  U8920/ZN (INV_X4)                        0.01       0.27 f
  U4237/ZN (NAND2_X2)                      0.02       0.30 r
  U5046/ZN (INV_X4)                        0.01       0.31 f
  U5214/ZN (NOR2_X1)                       0.04       0.35 r
  U6925/ZN (NAND3_X1)                      0.06       0.41 f
  regWrData[2] (out)                       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U8608/ZN (NAND3_X4)                      0.02       0.18 f
  U4369/ZN (INV_X8)                        0.02       0.21 r
  U4725/ZN (INV_X16)                       0.02       0.22 f
  U8809/ZN (NOR2_X2)                       0.03       0.25 r
  U8654/ZN (NAND2_X2)                      0.02       0.28 f
  U4358/ZN (NAND4_X4)                      0.04       0.32 r
  U4359/ZN (INV_X8)                        0.01       0.33 f
  U4231/ZN (NAND2_X1)                      0.07       0.40 r
  regWrData[4] (out)                       0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8693/ZN (NAND2_X2)                      0.05       0.36 r
  U8696/ZN (NAND3_X4)                      0.04       0.40 f
  regWrData[18] (out)                      0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8683/ZN (NAND2_X2)                      0.05       0.36 r
  U8686/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[26] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U5558/ZN (INV_X4)                        0.03       0.31 f
  U8703/ZN (NAND2_X2)                      0.04       0.35 r
  U8705/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[11] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7973/ZN (INV_X32)                       0.01       0.29 f
  U5682/ZN (OR2_X2)                        0.07       0.36 f
  U8731/ZN (NAND3_X4)                      0.03       0.39 r
  regWrData[17] (out)                      0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7973/ZN (INV_X32)                       0.01       0.29 f
  U5684/ZN (OR2_X2)                        0.07       0.36 f
  U8691/ZN (NAND3_X4)                      0.03       0.39 r
  regWrData[19] (out)                      0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U5558/ZN (INV_X4)                        0.03       0.31 f
  U8699/ZN (NAND2_X2)                      0.04       0.35 r
  U8701/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[12] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U5558/ZN (INV_X4)                        0.03       0.31 f
  U8661/ZN (NAND2_X2)                      0.04       0.35 r
  U8663/ZN (NAND3_X4)                      0.04       0.39 f
  regWrData[14] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11935/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[1] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11934/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[2] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11933/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[3] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11931/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[4] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11930/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[5] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11929/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[6] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11927/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[7] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11926/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[8] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11924/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[9] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11941/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[10] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11940/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[11] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11939/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[12] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11938/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[13] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11937/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[14] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11936/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[15] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5583/ZN (AND2_X4)                                      0.07       0.25 f
  U5639/ZN (INV_X4)                                       0.08       0.33 r
  U11942/ZN (OAI222_X1)                                   0.06       0.39 f
  memWrData[0] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/QN (DFFR_X2)          0.13       0.13 r
  U7197/ZN (INV_X4)                        0.02       0.15 f
  U7025/ZN (NAND2_X4)                      0.03       0.18 r
  U4306/ZN (INV_X8)                        0.02       0.20 f
  U4305/ZN (INV_X32)                       0.02       0.22 r
  U6930/ZN (NAND2_X4)                      0.02       0.24 f
  U7820/ZN (INV_X16)                       0.03       0.27 r
  U7742/ZN (INV_X16)                       0.02       0.29 f
  U7741/ZN (OAI22_X4)                      0.05       0.34 r
  U8717/ZN (INV_X4)                        0.01       0.35 f
  U7295/ZN (NAND2_X4)                      0.04       0.39 r
  regWrData[9] (out)                       0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8609/ZN (NAND2_X2)                      0.04       0.35 r
  U8613/ZN (NAND3_X4)                      0.03       0.39 f
  regWrData[15] (out)                      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U5939/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[31] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8622/ZN (NAND2_X2)                      0.04       0.35 r
  U8626/ZN (NAND3_X4)                      0.03       0.38 f
  regWrData[20] (out)                      0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8677/ZN (NAND2_X2)                      0.04       0.35 r
  U8681/ZN (NAND3_X4)                      0.03       0.38 f
  regWrData[28] (out)                      0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8725/ZN (NAND2_X2)                      0.04       0.35 r
  U8728/ZN (NAND3_X4)                      0.03       0.38 f
  regWrData[16] (out)                      0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8638/ZN (NAND2_X2)                      0.04       0.35 r
  U8642/ZN (NAND3_X4)                      0.03       0.38 f
  regWrData[21] (out)                      0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U7941/ZN (NAND2_X4)                      0.05       0.28 r
  U7943/ZN (INV_X16)                       0.03       0.31 f
  U8712/ZN (NAND2_X2)                      0.04       0.35 r
  U8716/ZN (NAND3_X4)                      0.03       0.38 f
  regWrData[22] (out)                      0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11712/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[27] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5586/ZN (AND2_X4)                                      0.07       0.25 f
  U5632/ZN (INV_X4)                                       0.08       0.33 r
  U11714/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[29] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6734/ZN (INV_X4)                        0.02       0.13 f
  U4465/ZN (INV_X16)                       0.02       0.15 r
  U4366/ZN (INV_X8)                        0.01       0.16 f
  U8608/ZN (NAND3_X4)                      0.02       0.19 r
  U4369/ZN (INV_X8)                        0.01       0.20 f
  U4725/ZN (INV_X16)                       0.03       0.23 r
  U6812/ZN (INV_X32)                       0.01       0.24 f
  U5306/ZN (NAND3_X1)                      0.05       0.29 r
  U6648/ZN (NAND2_X4)                      0.03       0.32 f
  U6646/ZN (NOR2_X4)                       0.04       0.36 r
  U6647/ZN (INV_X4)                        0.02       0.37 f
  regWrData[10] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11702/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[16] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11703/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[17] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11704/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[18] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11705/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[19] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11706/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[20] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11707/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[21] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11708/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[22] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11709/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[23] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U6379/ZN (OAI222_X2)                                    0.05       0.37 f
  memWrData[24] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11710/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[25] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5755/ZN (INV_X4)                                       0.08       0.33 r
  U11711/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[26] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5754/ZN (INV_X4)                                       0.08       0.32 r
  U11713/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[28] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5627/ZN (AND2_X4)                                      0.07       0.25 f
  U5754/ZN (INV_X4)                                       0.08       0.32 r
  U11715/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[30] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)                         0.12       0.12 r
  U6035/ZN (INV_X4)                                       0.02       0.14 f
  U6032/ZN (INV_X16)                                      0.02       0.16 r
  U6030/ZN (INV_X16)                                      0.01       0.18 f
  U6029/ZN (INV_X32)                                      0.03       0.20 r
  U4774/ZN (NAND3_X2)                                     0.02       0.23 f
  U4773/ZN (OR2_X2)                                       0.06       0.28 f
  U6328/ZN (NAND3_X2)                                     0.06       0.34 r
  U6324/ZN (OAI21_X4)                                     0.03       0.37 f
  U6144/ZN (NAND2_X4)                                     0.04       0.40 r
  U6554/ZN (INV_X16)                                      0.02       0.42 f
  U7310/ZN (NAND2_X4)                                     0.03       0.45 r
  U7854/ZN (OAI22_X2)                                     0.03       0.48 f
  U6786/ZN (INV_X8)                                       0.02       0.51 r
  U7507/ZN (NAND2_X4)                                     0.02       0.52 f
  U7853/ZN (AOI221_X4)                                    0.09       0.61 r
  U9084/ZN (XNOR2_X2)                                     0.08       0.69 r
  U6238/ZN (INV_X4)                                       0.02       0.71 f
  U6235/ZN (NAND2_X4)                                     0.03       0.74 r
  U6346/ZN (NAND2_X4)                                     0.02       0.76 f
  U11993/ZN (INV_X8)                                      0.01       0.77 r
  U9085/ZN (OAI21_X4)                                     0.02       0.80 f
  U6851/ZN (INV_X8)                                       0.02       0.82 r
  U7836/ZN (NAND2_X4)                                     0.02       0.83 f
  U9086/ZN (NAND3_X4)                                     0.02       0.86 r
  U12005/ZN (INV_X16)                                     0.01       0.87 f
  U4473/ZN (OAI221_X2)                                    0.05       0.93 r
  U7838/ZN (NAND2_X2)                                     0.03       0.95 f
  U7202/ZN (XNOR2_X2)                                     0.08       1.03 f
  U7207/ZN (INV_X4)                                       0.02       1.05 r
  U7861/ZN (NAND2_X4)                                     0.02       1.07 f
  U6563/ZN (NAND2_X2)                                     0.05       1.12 r
  U9173/ZN (XNOR2_X2)                                     0.07       1.19 r
  U4313/ZN (NAND2_X4)                                     0.02       1.21 f
  U9193/ZN (NAND3_X2)                                     0.04       1.26 r
  U9194/ZN (OAI21_X4)                                     0.03       1.29 f
  U9195/ZN (NOR3_X4)                                      0.03       1.33 r
  U9289/ZN (OAI21_X4)                                     0.02       1.35 f
  U7725/ZN (NAND3_X2)                                     0.03       1.38 r
  U6510/ZN (INV_X4)                                       0.02       1.40 f
  U10257/ZN (OAI21_X4)                                    0.05       1.45 r
  U7503/ZN (NAND2_X4)                                     0.02       1.48 f
  U7504/ZN (INV_X8)                                       0.02       1.50 r
  U10377/ZN (OAI21_X4)                                    0.02       1.51 f
  U7015/ZN (INV_X8)                                       0.02       1.53 r
  U10357/ZN (NOR2_X4)                                     0.01       1.54 f
  U10358/ZN (OAI21_X4)                                    0.03       1.57 r
  U10359/ZN (XNOR2_X2)                                    0.06       1.64 r
  U10360/ZN (INV_X4)                                      0.02       1.65 f
  U7372/ZN (NAND2_X4)                                     0.03       1.68 r
  U7211/ZN (AND3_X4)                                      0.06       1.74 r
  U10374/ZN (NAND3_X4)                                    0.03       1.77 f
  U4930/ZN (INV_X4)                                       0.02       1.80 r
  U7218/ZN (NOR2_X4)                                      0.01       1.81 f
  U4693/ZN (NAND2_X2)                                     0.03       1.84 r
  U4692/ZN (NAND2_X4)                                     0.02       1.86 f
  U4699/ZN (INV_X8)                                       0.02       1.89 r
  U4752/ZN (NAND2_X4)                                     0.02       1.90 f
  U7841/ZN (NAND2_X4)                                     0.02       1.92 r
  U4727/ZN (INV_X4)                                       0.01       1.93 f
  U10598/ZN (OAI221_X2)                                   0.08       2.02 r
  U10642/ZN (XNOR2_X2)                                    0.08       2.10 r
  U7319/ZN (NOR2_X4)                                      0.03       2.12 f
  U11303/ZN (OAI21_X4)                                    0.04       2.16 r
  U4888/ZN (INV_X8)                                       0.02       2.18 f
  U6593/ZN (NAND2_X4)                                     0.02       2.20 r
  U11346/ZN (INV_X4)                                      0.01       2.21 f
  U7770/ZN (OAI211_X4)                                    0.03       2.24 r
  U11348/ZN (NAND3_X2)                                    0.03       2.27 f
  U7801/ZN (NAND2_X4)                                     0.03       2.30 r
  U6617/ZN (INV_X4)                                       0.01       2.31 f
  U11475/ZN (NOR2_X4)                                     0.02       2.34 r
  U7442/ZN (NAND2_X4)                                     0.02       2.35 f
  U6776/ZN (INV_X4)                                       0.02       2.37 r
  U7084/ZN (NAND2_X4)                                     0.01       2.38 f
  U7085/ZN (NAND2_X4)                                     0.03       2.41 r
  U6409/ZN (OAI21_X4)                                     0.02       2.43 f
  ex_mem/product_in_q_reg[31]/D (DFFR_X1)                 0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[31]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.25


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U5277/ZN (NAND2_X4)                      0.02       1.07 r
  U6598/ZN (XNOR2_X2)                      0.07       1.14 r
  U7320/ZN (NAND2_X4)                      0.02       1.16 f
  U6893/ZN (NAND2_X4)                      0.03       1.19 r
  U6555/ZN (NAND2_X4)                      0.02       1.21 f
  U5893/ZN (INV_X8)                        0.02       1.23 r
  U4498/ZN (NAND2_X4)                      0.01       1.25 f
  U6098/ZN (NAND3_X2)                      0.04       1.28 r
  U5812/ZN (NAND2_X4)                      0.02       1.31 f
  U6089/ZN (AOI21_X4)                      0.04       1.35 r
  U6082/ZN (XNOR2_X2)                      0.07       1.42 r
  U6982/ZN (NAND2_X2)                      0.03       1.45 f
  U6064/Z (CLKBUF_X3)                      0.05       1.50 f
  U6063/ZN (NAND2_X4)                      0.03       1.53 r
  U6060/ZN (NAND2_X4)                      0.02       1.55 f
  U6061/ZN (INV_X8)                        0.02       1.57 r
  U6099/ZN (NOR2_X4)                       0.01       1.58 f
  U6100/ZN (OAI21_X4)                      0.04       1.62 r
  U6251/ZN (XNOR2_X2)                      0.07       1.68 r
  U6268/ZN (INV_X4)                        0.02       1.70 f
  U6249/ZN (NAND2_X4)                      0.02       1.72 r
  U6056/ZN (NAND2_X4)                      0.02       1.74 f
  U6057/ZN (NOR2_X4)                       0.04       1.78 r
  U9486/ZN (OAI21_X4)                      0.02       1.80 f
  U7743/ZN (NAND2_X4)                      0.03       1.83 r
  U4811/ZN (INV_X8)                        0.01       1.84 f
  U7689/ZN (OAI21_X4)                      0.03       1.87 r
  U9494/ZN (XNOR2_X2)                      0.06       1.93 r
  U4915/ZN (INV_X4)                        0.02       1.95 f
  U6771/ZN (OAI221_X4)                     0.05       2.00 r
  U4427/ZN (INV_X4)                        0.01       2.01 f
  U6952/ZN (NAND2_X4)                      0.03       2.04 r
  U6017/ZN (INV_X4)                        0.01       2.05 f
  U6015/ZN (NAND2_X4)                      0.02       2.07 r
  U6010/ZN (NAND3_X2)                      0.03       2.10 f
  U6008/ZN (NAND2_X4)                      0.03       2.13 r
  U6009/ZN (OAI211_X4)                     0.03       2.16 f
  U6183/ZN (NAND2_X4)                      0.04       2.20 r
  U6176/ZN (NAND2_X4)                      0.02       2.22 f
  U6159/ZN (NOR4_X4)                       0.04       2.26 r
  U6157/ZN (NOR2_X4)                       0.02       2.28 f
  U6158/ZN (OAI21_X4)                      0.03       2.31 r
  U6258/ZN (XNOR2_X2)                      0.07       2.37 r
  U6319/ZN (INV_X4)                        0.02       2.39 f
  U6369/ZN (OAI221_X4)                     0.04       2.43 r
  ex_mem/aluRes_q_reg[29]/D (DFFR_X1)      0.00       2.43 r
  data arrival time                                   2.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[29]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.25


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U6111/ZN (AOI21_X2)                      0.05       0.96 r
  U6110/ZN (OAI22_X4)                      0.04       1.00 f
  U6108/ZN (INV_X4)                        0.02       1.02 r
  U6105/ZN (NAND2_X4)                      0.02       1.03 f
  U6106/ZN (NAND2_X4)                      0.03       1.06 r
  U4332/ZN (INV_X2)                        0.02       1.08 f
  U6211/ZN (NAND2_X4)                      0.02       1.10 r
  U6212/ZN (INV_X8)                        0.02       1.12 f
  U4437/ZN (INV_X16)                       0.02       1.13 r
  U4990/ZN (NAND3_X4)                      0.03       1.16 f
  U4987/ZN (INV_X8)                        0.02       1.18 r
  U9186/ZN (NOR2_X4)                       0.01       1.19 f
  U7892/ZN (OAI211_X4)                     0.05       1.24 r
  U9193/ZN (NAND3_X2)                      0.03       1.26 f
  U9194/ZN (OAI21_X4)                      0.05       1.31 r
  U9195/ZN (NOR3_X4)                       0.02       1.33 f
  U9289/ZN (OAI21_X4)                      0.04       1.37 r
  U7725/ZN (NAND3_X2)                      0.02       1.39 f
  U6510/ZN (INV_X4)                        0.03       1.42 r
  U6795/ZN (INV_X1)                        0.02       1.44 f
  U6837/ZN (NAND3_X2)                      0.03       1.47 r
  U7055/ZN (NAND2_X4)                      0.02       1.49 f
  U9536/ZN (XNOR2_X2)                      0.06       1.56 f
  U7797/ZN (NAND2_X4)                      0.03       1.59 r
  U10230/ZN (NAND3_X2)                     0.03       1.62 f
  U10233/ZN (OAI21_X4)                     0.06       1.68 r
  U6584/ZN (NAND2_X4)                      0.03       1.70 f
  U7110/ZN (NAND3_X4)                      0.03       1.73 r
  U7404/ZN (INV_X8)                        0.01       1.74 f
  U7537/ZN (OAI21_X4)                      0.03       1.77 r
  U4172/ZN (INV_X4)                        0.01       1.79 f
  U4537/ZN (NAND2_X4)                      0.02       1.81 r
  U4538/ZN (NAND2_X4)                      0.02       1.83 f
  U6619/ZN (NOR2_X4)                       0.03       1.86 r
  U6626/ZN (INV_X8)                        0.02       1.88 f
  U4985/ZN (AND2_X2)                       0.05       1.93 f
  U7248/ZN (INV_X4)                        0.02       1.95 r
  U7246/ZN (NAND2_X4)                      0.02       1.97 f
  U7247/ZN (NAND2_X4)                      0.03       2.00 r
  U6445/ZN (NAND2_X4)                      0.03       2.04 f
  U7881/ZN (NAND2_X4)                      0.03       2.07 r
  U7534/ZN (INV_X8)                        0.02       2.09 f
  U7533/ZN (OAI22_X4)                      0.06       2.15 r
  U7389/ZN (INV_X4)                        0.01       2.16 f
  U7013/ZN (NAND2_X4)                      0.02       2.19 r
  U6991/ZN (NAND2_X4)                      0.02       2.21 f
  U8643/ZN (OAI21_X2)                      0.04       2.25 r
  U11352/ZN (NAND3_X2)                     0.02       2.28 f
  U11354/ZN (NAND3_X2)                     0.04       2.31 r
  U11355/ZN (NAND4_X2)                     0.02       2.34 f
  U11356/ZN (XNOR2_X2)                     0.06       2.40 f
  U11375/ZN (AOI21_X2)                     0.04       2.44 r
  ex_mem/aluRes_q_reg[30]/D (DFFR_X1)      0.00       2.44 r
  data arrival time                                   2.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[30]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.25


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U6111/ZN (AOI21_X2)                                     0.05       0.96 r
  U6110/ZN (OAI22_X4)                                     0.04       1.00 f
  U6108/ZN (INV_X4)                                       0.02       1.02 r
  U6105/ZN (NAND2_X4)                                     0.02       1.03 f
  U6106/ZN (NAND2_X4)                                     0.03       1.06 r
  U4332/ZN (INV_X2)                                       0.02       1.08 f
  U6211/ZN (NAND2_X4)                                     0.02       1.10 r
  U6212/ZN (INV_X8)                                       0.02       1.12 f
  U4437/ZN (INV_X16)                                      0.02       1.13 r
  U4990/ZN (NAND3_X4)                                     0.03       1.16 f
  U4987/ZN (INV_X8)                                       0.02       1.18 r
  U9186/ZN (NOR2_X4)                                      0.01       1.19 f
  U7892/ZN (OAI211_X4)                                    0.05       1.24 r
  U9193/ZN (NAND3_X2)                                     0.03       1.26 f
  U9194/ZN (OAI21_X4)                                     0.05       1.31 r
  U9195/ZN (NOR3_X4)                                      0.02       1.33 f
  U9289/ZN (OAI21_X4)                                     0.04       1.37 r
  U7725/ZN (NAND3_X2)                                     0.02       1.39 f
  U6510/ZN (INV_X4)                                       0.03       1.42 r
  U6795/ZN (INV_X1)                                       0.02       1.44 f
  U6837/ZN (NAND3_X2)                                     0.03       1.47 r
  U7055/ZN (NAND2_X4)                                     0.02       1.49 f
  U9536/ZN (XNOR2_X2)                                     0.06       1.56 f
  U7797/ZN (NAND2_X4)                                     0.03       1.59 r
  U10230/ZN (NAND3_X2)                                    0.03       1.62 f
  U10233/ZN (OAI21_X4)                                    0.06       1.68 r
  U6584/ZN (NAND2_X4)                                     0.03       1.70 f
  U7110/ZN (NAND3_X4)                                     0.03       1.73 r
  U7404/ZN (INV_X8)                                       0.01       1.74 f
  U7537/ZN (OAI21_X4)                                     0.03       1.77 r
  U4172/ZN (INV_X4)                                       0.01       1.79 f
  U4537/ZN (NAND2_X4)                                     0.02       1.81 r
  U4538/ZN (NAND2_X4)                                     0.02       1.83 f
  U6619/ZN (NOR2_X4)                                      0.03       1.86 r
  U6626/ZN (INV_X8)                                       0.02       1.88 f
  U4985/ZN (AND2_X2)                                      0.05       1.93 f
  U7248/ZN (INV_X4)                                       0.02       1.95 r
  U7246/ZN (NAND2_X4)                                     0.02       1.97 f
  U7247/ZN (NAND2_X4)                                     0.03       2.00 r
  U6445/ZN (NAND2_X4)                                     0.03       2.04 f
  U7881/ZN (NAND2_X4)                                     0.03       2.07 r
  U7534/ZN (INV_X8)                                       0.02       2.09 f
  U7533/ZN (OAI22_X4)                                     0.06       2.15 r
  U5970/ZN (NAND2_X2)                                     0.03       2.18 f
  U6991/ZN (NAND2_X4)                                     0.03       2.21 r
  U8643/ZN (OAI21_X2)                                     0.02       2.23 f
  U11352/ZN (NAND3_X2)                                    0.04       2.27 r
  U11354/ZN (NAND3_X2)                                    0.03       2.30 f
  U11355/ZN (NAND4_X2)                                    0.04       2.33 r
  U11356/ZN (XNOR2_X2)                                    0.07       2.41 r
  U7877/ZN (OAI21_X2)                                     0.02       2.43 f
  ex_mem/product_in_q_reg[30]/D (DFFR_X1)                 0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[30]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.25


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)          0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)          0.12       0.12 r
  U6035/ZN (INV_X4)                        0.02       0.14 f
  U6032/ZN (INV_X16)                       0.02       0.16 r
  U6030/ZN (INV_X16)                       0.01       0.18 f
  U6029/ZN (INV_X32)                       0.03       0.20 r
  U4774/ZN (NAND3_X2)                      0.02       0.23 f
  U4773/ZN (OR2_X2)                        0.06       0.28 f
  U6328/ZN (NAND3_X2)                      0.06       0.34 r
  U6324/ZN (OAI21_X4)                      0.03       0.37 f
  U6144/ZN (NAND2_X4)                      0.04       0.40 r
  U6554/ZN (INV_X16)                       0.02       0.42 f
  U7310/ZN (NAND2_X4)                      0.03       0.45 r
  U7854/ZN (OAI22_X2)                      0.03       0.48 f
  U6786/ZN (INV_X8)                        0.02       0.51 r
  U7507/ZN (NAND2_X4)                      0.02       0.52 f
  U7853/ZN (AOI221_X4)                     0.09       0.61 r
  U9084/ZN (XNOR2_X2)                      0.08       0.69 r
  U6238/ZN (INV_X4)                        0.02       0.71 f
  U6235/ZN (NAND2_X4)                      0.03       0.74 r
  U6346/ZN (NAND2_X4)                      0.02       0.76 f
  U11993/ZN (INV_X8)                       0.01       0.77 r
  U9085/ZN (OAI21_X4)                      0.02       0.80 f
  U6851/ZN (INV_X8)                        0.02       0.82 r
  U7836/ZN (NAND2_X4)                      0.02       0.83 f
  U9086/ZN (NAND3_X4)                      0.02       0.86 r
  U12005/ZN (INV_X16)                      0.01       0.87 f
  U4472/ZN (OAI221_X4)                     0.05       0.93 r
  U11975/ZN (INV_X8)                       0.01       0.94 f
  U7635/ZN (OAI211_X4)                     0.05       0.98 r
  U4877/ZN (INV_X4)                        0.02       1.01 f
  U9219/ZN (NOR2_X4)                       0.03       1.03 r
  U9221/ZN (XNOR2_X2)                      0.06       1.10 r
  U4875/ZN (NOR2_X4)                       0.02       1.12 f
  U6684/ZN (INV_X4)                        0.02       1.14 r
  U6876/ZN (NAND2_X4)                      0.02       1.16 f
  U6805/ZN (INV_X8)                        0.02       1.17 r
  U9380/ZN (NOR2_X4)                       0.01       1.18 f
  U9382/ZN (NOR2_X4)                       0.02       1.21 r
  U9383/ZN (OAI21_X4)                      0.03       1.24 f
  U7224/ZN (NAND2_X4)                      0.03       1.27 r
  U7223/ZN (INV_X8)                        0.01       1.28 f
  U10263/ZN (NOR2_X4)                      0.02       1.31 r
  U10265/ZN (NOR2_X4)                      0.02       1.32 f
  U10267/ZN (OAI21_X4)                     0.05       1.37 r
  U10317/ZN (NAND2_X2)                     0.03       1.40 f
  U11971/ZN (INV_X2)                       0.02       1.42 r
  U6639/ZN (OAI21_X2)                      0.02       1.44 f
  U5957/ZN (AOI21_X2)                      0.04       1.48 r
  U6992/ZN (XNOR2_X2)                      0.08       1.56 r
  U6993/ZN (INV_X4)                        0.02       1.58 f
  U7595/ZN (NAND2_X4)                      0.03       1.61 r
  U5015/ZN (INV_X1)                        0.02       1.63 f
  U11675/ZN (OAI21_X2)                     0.04       1.67 r
  U10637/ZN (XNOR2_X2)                     0.07       1.74 r
  U4112/ZN (NAND3_X2)                      0.03       1.77 f
  U4663/ZN (NOR2_X4)                       0.04       1.81 r
  U7431/ZN (OAI21_X4)                      0.02       1.83 f
  U7254/ZN (NAND2_X2)                      0.04       1.87 r
  U7256/ZN (NAND2_X4)                      0.02       1.89 f
  U7692/ZN (NAND2_X4)                      0.03       1.92 r
  U4790/ZN (INV_X4)                        0.02       1.93 f
  U10682/ZN (NOR3_X4)                      0.05       1.98 r
  U10683/ZN (OAI21_X4)                     0.03       2.01 f
  U7029/ZN (NAND2_X1)                      0.05       2.06 r
  U11483/ZN (NAND2_X2)                     0.03       2.09 f
  U4709/ZN (INV_X2)                        0.03       2.11 r
  U11485/ZN (NOR2_X4)                      0.01       2.13 f
  U11509/ZN (XNOR2_X2)                     0.06       2.19 f
  U7033/ZN (INV_X2)                        0.03       2.22 r
  U7031/ZN (NAND2_X4)                      0.02       2.23 f
  U7032/ZN (NAND2_X4)                      0.03       2.26 r
  U11520/ZN (INV_X4)                       0.01       2.27 f
  U11527/ZN (NOR2_X4)                      0.03       2.30 r
  U11531/ZN (AOI21_X4)                     0.02       2.32 f
  U7370/ZN (NAND2_X4)                      0.03       2.35 r
  U7052/ZN (INV_X2)                        0.02       2.36 f
  U7084/ZN (NAND2_X4)                      0.03       2.39 r
  U7085/ZN (NAND2_X4)                      0.02       2.41 f
  U6408/ZN (AOI21_X4)                      0.03       2.44 r
  ex_mem/aluRes_q_reg[31]/D (DFFR_X2)      0.00       2.44 r
  data arrival time                                   2.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[31]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.25


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)          0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)          0.12       0.12 r
  U6035/ZN (INV_X4)                        0.02       0.14 f
  U6032/ZN (INV_X16)                       0.02       0.16 r
  U6030/ZN (INV_X16)                       0.01       0.18 f
  U6029/ZN (INV_X32)                       0.03       0.20 r
  U4774/ZN (NAND3_X2)                      0.02       0.23 f
  U4773/ZN (OR2_X2)                        0.06       0.28 f
  U6328/ZN (NAND3_X2)                      0.06       0.34 r
  U6324/ZN (OAI21_X4)                      0.03       0.37 f
  U6144/ZN (NAND2_X4)                      0.04       0.40 r
  U6554/ZN (INV_X16)                       0.02       0.42 f
  U7310/ZN (NAND2_X4)                      0.03       0.45 r
  U7854/ZN (OAI22_X2)                      0.03       0.48 f
  U6786/ZN (INV_X8)                        0.02       0.51 r
  U7507/ZN (NAND2_X4)                      0.02       0.52 f
  U7853/ZN (AOI221_X4)                     0.09       0.61 r
  U9084/ZN (XNOR2_X2)                      0.08       0.69 r
  U6238/ZN (INV_X4)                        0.02       0.71 f
  U6235/ZN (NAND2_X4)                      0.03       0.74 r
  U6346/ZN (NAND2_X4)                      0.02       0.76 f
  U11993/ZN (INV_X8)                       0.01       0.77 r
  U9085/ZN (OAI21_X4)                      0.02       0.80 f
  U6851/ZN (INV_X8)                        0.02       0.82 r
  U7836/ZN (NAND2_X4)                      0.02       0.83 f
  U9086/ZN (NAND3_X4)                      0.02       0.86 r
  U12005/ZN (INV_X16)                      0.01       0.87 f
  U4472/ZN (OAI221_X4)                     0.05       0.93 r
  U11975/ZN (INV_X8)                       0.01       0.94 f
  U7635/ZN (OAI211_X4)                     0.05       0.98 r
  U4877/ZN (INV_X4)                        0.02       1.01 f
  U9219/ZN (NOR2_X4)                       0.03       1.03 r
  U9221/ZN (XNOR2_X2)                      0.06       1.10 r
  U4875/ZN (NOR2_X4)                       0.02       1.12 f
  U7233/ZN (AOI211_X4)                     0.07       1.18 r
  U7900/ZN (NAND3_X2)                      0.04       1.22 f
  U7602/ZN (INV_X2)                        0.03       1.25 r
  U7654/ZN (OAI21_X4)                      0.02       1.27 f
  U6979/ZN (INV_X4)                        0.02       1.29 r
  U6977/ZN (NAND2_X4)                      0.02       1.31 f
  U6978/ZN (NAND2_X4)                      0.03       1.33 r
  U9311/ZN (INV_X4)                        0.01       1.35 f
  U7591/ZN (NAND2_X4)                      0.03       1.37 r
  U4563/ZN (INV_X8)                        0.01       1.39 f
  U4558/ZN (INV_X4)                        0.02       1.40 r
  U4559/ZN (INV_X4)                        0.01       1.41 f
  U6468/ZN (AOI21_X4)                      0.05       1.47 r
  U6833/ZN (INV_X4)                        0.01       1.48 f
  U6831/ZN (NAND2_X4)                      0.02       1.50 r
  U7049/ZN (NAND2_X2)                      0.03       1.53 f
  U7511/ZN (NAND2_X2)                      0.05       1.58 r
  U6944/ZN (NAND2_X4)                      0.02       1.61 f
  U4130/ZN (INV_X1)                        0.04       1.64 r
  U4451/ZN (XNOR2_X2)                      0.07       1.71 r
  U7790/ZN (NAND2_X4)                      0.03       1.74 f
  U4934/ZN (NAND2_X4)                      0.03       1.78 r
  U4936/ZN (INV_X8)                        0.01       1.79 f
  U5912/ZN (AOI22_X4)                      0.05       1.84 r
  U6496/ZN (INV_X4)                        0.01       1.86 f
  U7094/ZN (NAND2_X4)                      0.03       1.88 r
  U10910/ZN (NAND2_X4)                     0.02       1.91 f
  U5872/ZN (NAND2_X4)                      0.02       1.93 r
  U7397/ZN (INV_X2)                        0.02       1.95 f
  U9543/ZN (NOR2_X4)                       0.04       1.99 r
  U7080/ZN (NAND2_X2)                      0.02       2.01 f
  U7082/ZN (NAND2_X4)                      0.02       2.04 r
  U6918/ZN (INV_X4)                        0.01       2.05 f
  U6467/Z (MUX2_X2)                        0.10       2.14 f
  U6009/ZN (OAI211_X4)                     0.04       2.18 r
  U6183/ZN (NAND2_X4)                      0.03       2.21 f
  U6176/ZN (NAND2_X4)                      0.03       2.24 r
  U6177/ZN (INV_X2)                        0.02       2.26 f
  U7858/ZN (NAND2_X4)                      0.03       2.28 r
  U10543/ZN (NAND3_X2)                     0.02       2.31 f
  U10545/ZN (XNOR2_X2)                     0.06       2.37 f
  U7283/ZN (NAND2_X4)                      0.03       2.40 r
  U12012/ZN (NAND2_X4)                     0.02       2.42 f
  U9613/ZN (NAND2_X4)                      0.02       2.44 r
  ex_mem/aluRes_q_reg[25]/D (DFFR_X2)      0.00       2.44 r
  data arrival time                                   2.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[25]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U6300/ZN (NAND4_X1)                      0.04       1.19 f
  U9258/ZN (NAND2_X2)                      0.03       1.22 r
  U9259/ZN (XNOR2_X2)                      0.08       1.30 r
  U5860/ZN (INV_X2)                        0.02       1.32 f
  U7139/ZN (NAND2_X4)                      0.04       1.36 r
  U5963/ZN (NAND2_X4)                      0.03       1.39 f
  U6914/ZN (NOR2_X4)                       0.04       1.43 r
  U6782/ZN (OAI21_X4)                      0.02       1.45 f
  U6577/ZN (XNOR2_X2)                      0.06       1.51 f
  U4534/ZN (INV_X4)                        0.03       1.54 r
  U6912/ZN (NAND2_X4)                      0.02       1.56 f
  U7810/ZN (OAI221_X4)                     0.09       1.65 r
  U7393/ZN (INV_X8)                        0.02       1.67 f
  U6889/ZN (NOR3_X2)                       0.04       1.71 r
  U4334/ZN (OAI21_X2)                      0.03       1.73 f
  U9402/ZN (XNOR2_X2)                      0.06       1.80 f
  U9403/ZN (INV_X4)                        0.02       1.82 r
  U7872/ZN (NAND2_X4)                      0.02       1.83 f
  U4955/Z (BUF_X4)                         0.05       1.88 f
  U6868/ZN (AOI21_X4)                      0.04       1.93 r
  U6446/ZN (NAND2_X2)                      0.03       1.96 f
  U7512/ZN (NAND3_X2)                      0.03       1.99 r
  U4333/ZN (NAND2_X4)                      0.02       2.01 f
  U10484/ZN (XNOR2_X2)                     0.06       2.07 f
  U7279/ZN (OAI221_X4)                     0.05       2.12 r
  U7862/ZN (NAND2_X4)                      0.03       2.15 f
  U5251/ZN (INV_X1)                        0.05       2.20 r
  U10907/ZN (INV_X2)                       0.01       2.21 f
  U6913/ZN (INV_X1)                        0.04       2.25 r
  U5865/ZN (OAI21_X4)                      0.03       2.28 f
  U5864/ZN (INV_X4)                        0.02       2.30 r
  U11578/ZN (NOR2_X4)                      0.01       2.31 f
  U11579/ZN (OAI21_X4)                     0.03       2.34 r
  U11580/ZN (XNOR2_X2)                     0.07       2.41 r
  U6712/ZN (AOI21_X4)                      0.02       2.43 f
  ex_mem/aluRes_q_reg[24]/D (DFFR_X1)      0.00       2.43 f
  data arrival time                                   2.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[24]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)          0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)          0.12       0.12 r
  U6035/ZN (INV_X4)                        0.02       0.14 f
  U6032/ZN (INV_X16)                       0.02       0.16 r
  U6030/ZN (INV_X16)                       0.01       0.18 f
  U6029/ZN (INV_X32)                       0.03       0.20 r
  U4774/ZN (NAND3_X2)                      0.02       0.23 f
  U4773/ZN (OR2_X2)                        0.06       0.28 f
  U6328/ZN (NAND3_X2)                      0.06       0.34 r
  U6324/ZN (OAI21_X4)                      0.03       0.37 f
  U6144/ZN (NAND2_X4)                      0.04       0.40 r
  U6554/ZN (INV_X16)                       0.02       0.42 f
  U7310/ZN (NAND2_X4)                      0.03       0.45 r
  U7854/ZN (OAI22_X2)                      0.03       0.48 f
  U6786/ZN (INV_X8)                        0.02       0.51 r
  U7507/ZN (NAND2_X4)                      0.02       0.52 f
  U7853/ZN (AOI221_X4)                     0.09       0.61 r
  U9084/ZN (XNOR2_X2)                      0.08       0.69 r
  U6238/ZN (INV_X4)                        0.02       0.71 f
  U6235/ZN (NAND2_X4)                      0.03       0.74 r
  U6346/ZN (NAND2_X4)                      0.02       0.76 f
  U11993/ZN (INV_X8)                       0.01       0.77 r
  U9085/ZN (OAI21_X4)                      0.02       0.80 f
  U6851/ZN (INV_X8)                        0.02       0.82 r
  U7836/ZN (NAND2_X4)                      0.02       0.83 f
  U9086/ZN (NAND3_X4)                      0.02       0.86 r
  U12005/ZN (INV_X16)                      0.01       0.87 f
  U4472/ZN (OAI221_X4)                     0.05       0.93 r
  U11975/ZN (INV_X8)                       0.01       0.94 f
  U7635/ZN (OAI211_X4)                     0.05       0.98 r
  U4877/ZN (INV_X4)                        0.02       1.01 f
  U9219/ZN (NOR2_X4)                       0.03       1.03 r
  U9221/ZN (XNOR2_X2)                      0.06       1.10 r
  U4875/ZN (NOR2_X4)                       0.02       1.12 f
  U7233/ZN (AOI211_X4)                     0.07       1.18 r
  U7900/ZN (NAND3_X2)                      0.04       1.22 f
  U7602/ZN (INV_X2)                        0.03       1.25 r
  U7654/ZN (OAI21_X4)                      0.02       1.27 f
  U6979/ZN (INV_X4)                        0.02       1.29 r
  U6977/ZN (NAND2_X4)                      0.02       1.31 f
  U6978/ZN (NAND2_X4)                      0.03       1.33 r
  U9311/ZN (INV_X4)                        0.01       1.35 f
  U7591/ZN (NAND2_X4)                      0.03       1.37 r
  U4563/ZN (INV_X8)                        0.01       1.39 f
  U4558/ZN (INV_X4)                        0.02       1.40 r
  U4559/ZN (INV_X4)                        0.01       1.41 f
  U6468/ZN (AOI21_X4)                      0.05       1.47 r
  U6833/ZN (INV_X4)                        0.01       1.48 f
  U6831/ZN (NAND2_X4)                      0.02       1.50 r
  U7049/ZN (NAND2_X2)                      0.03       1.53 f
  U7511/ZN (NAND2_X2)                      0.05       1.58 r
  U6944/ZN (NAND2_X4)                      0.02       1.61 f
  U4130/ZN (INV_X1)                        0.04       1.64 r
  U4451/ZN (XNOR2_X2)                      0.07       1.71 r
  U7790/ZN (NAND2_X4)                      0.03       1.74 f
  U4934/ZN (NAND2_X4)                      0.03       1.78 r
  U4936/ZN (INV_X8)                        0.01       1.79 f
  U5912/ZN (AOI22_X4)                      0.05       1.84 r
  U6496/ZN (INV_X4)                        0.01       1.86 f
  U7094/ZN (NAND2_X4)                      0.03       1.88 r
  U10910/ZN (NAND2_X4)                     0.02       1.91 f
  U5872/ZN (NAND2_X4)                      0.02       1.93 r
  U7397/ZN (INV_X2)                        0.02       1.95 f
  U9543/ZN (NOR2_X4)                       0.04       1.99 r
  U7080/ZN (NAND2_X2)                      0.02       2.01 f
  U7082/ZN (NAND2_X4)                      0.02       2.04 r
  U6918/ZN (INV_X4)                        0.01       2.05 f
  U6467/Z (MUX2_X2)                        0.10       2.14 f
  U6009/ZN (OAI211_X4)                     0.04       2.18 r
  U6183/ZN (NAND2_X4)                      0.03       2.21 f
  U6176/ZN (NAND2_X4)                      0.03       2.24 r
  U6177/ZN (INV_X2)                        0.02       2.26 f
  U7858/ZN (NAND2_X4)                      0.03       2.28 r
  U7297/ZN (NOR3_X2)                       0.02       2.31 f
  U11426/ZN (AOI211_X4)                    0.08       2.39 r
  U7774/ZN (OAI221_X2)                     0.03       2.43 f
  ex_mem/aluRes_q_reg[26]/D (DFFR_X1)      0.00       2.43 f
  data arrival time                                   2.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[26]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)          0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)          0.12       0.12 r
  U6035/ZN (INV_X4)                        0.02       0.14 f
  U6032/ZN (INV_X16)                       0.02       0.16 r
  U6030/ZN (INV_X16)                       0.01       0.18 f
  U6029/ZN (INV_X32)                       0.03       0.20 r
  U4774/ZN (NAND3_X2)                      0.02       0.23 f
  U4773/ZN (OR2_X2)                        0.06       0.28 f
  U6328/ZN (NAND3_X2)                      0.06       0.34 r
  U6324/ZN (OAI21_X4)                      0.03       0.37 f
  U6144/ZN (NAND2_X4)                      0.04       0.40 r
  U6554/ZN (INV_X16)                       0.02       0.42 f
  U7310/ZN (NAND2_X4)                      0.03       0.45 r
  U7854/ZN (OAI22_X2)                      0.03       0.48 f
  U6786/ZN (INV_X8)                        0.02       0.51 r
  U7507/ZN (NAND2_X4)                      0.02       0.52 f
  U7853/ZN (AOI221_X4)                     0.09       0.61 r
  U9084/ZN (XNOR2_X2)                      0.08       0.69 r
  U6238/ZN (INV_X4)                        0.02       0.71 f
  U6235/ZN (NAND2_X4)                      0.03       0.74 r
  U6346/ZN (NAND2_X4)                      0.02       0.76 f
  U11993/ZN (INV_X8)                       0.01       0.77 r
  U9085/ZN (OAI21_X4)                      0.02       0.80 f
  U6851/ZN (INV_X8)                        0.02       0.82 r
  U7836/ZN (NAND2_X4)                      0.02       0.83 f
  U9086/ZN (NAND3_X4)                      0.02       0.86 r
  U12005/ZN (INV_X16)                      0.01       0.87 f
  U4472/ZN (OAI221_X4)                     0.05       0.93 r
  U11975/ZN (INV_X8)                       0.01       0.94 f
  U7635/ZN (OAI211_X4)                     0.05       0.98 r
  U4877/ZN (INV_X4)                        0.02       1.01 f
  U9219/ZN (NOR2_X4)                       0.03       1.03 r
  U9221/ZN (XNOR2_X2)                      0.06       1.10 r
  U4875/ZN (NOR2_X4)                       0.02       1.12 f
  U7233/ZN (AOI211_X4)                     0.07       1.18 r
  U7900/ZN (NAND3_X2)                      0.04       1.22 f
  U7602/ZN (INV_X2)                        0.03       1.25 r
  U7654/ZN (OAI21_X4)                      0.02       1.27 f
  U6979/ZN (INV_X4)                        0.02       1.29 r
  U6977/ZN (NAND2_X4)                      0.02       1.31 f
  U6978/ZN (NAND2_X4)                      0.03       1.33 r
  U9311/ZN (INV_X4)                        0.01       1.35 f
  U7591/ZN (NAND2_X4)                      0.03       1.37 r
  U4563/ZN (INV_X8)                        0.01       1.39 f
  U4558/ZN (INV_X4)                        0.02       1.40 r
  U4559/ZN (INV_X4)                        0.01       1.41 f
  U6468/ZN (AOI21_X4)                      0.05       1.47 r
  U6833/ZN (INV_X4)                        0.01       1.48 f
  U6831/ZN (NAND2_X4)                      0.02       1.50 r
  U7049/ZN (NAND2_X2)                      0.03       1.53 f
  U7511/ZN (NAND2_X2)                      0.05       1.58 r
  U6944/ZN (NAND2_X4)                      0.02       1.61 f
  U4130/ZN (INV_X1)                        0.04       1.64 r
  U4451/ZN (XNOR2_X2)                      0.07       1.71 r
  U7790/ZN (NAND2_X4)                      0.03       1.74 f
  U4934/ZN (NAND2_X4)                      0.03       1.78 r
  U4936/ZN (INV_X8)                        0.01       1.79 f
  U5912/ZN (AOI22_X4)                      0.05       1.84 r
  U7093/ZN (NAND2_X2)                      0.03       1.88 f
  U10910/ZN (NAND2_X4)                     0.03       1.91 r
  U5872/ZN (NAND2_X4)                      0.02       1.93 f
  U5871/ZN (NAND2_X2)                      0.03       1.96 r
  U6572/ZN (NAND2_X2)                      0.02       1.98 f
  U4333/ZN (NAND2_X4)                      0.03       2.01 r
  U10484/ZN (XNOR2_X2)                     0.07       2.08 r
  U7279/ZN (OAI221_X4)                     0.04       2.12 f
  U7862/ZN (NAND2_X4)                      0.04       2.16 r
  U5251/ZN (INV_X1)                        0.03       2.19 f
  U10907/ZN (INV_X2)                       0.02       2.21 r
  U6913/ZN (INV_X1)                        0.02       2.23 f
  U5865/ZN (OAI21_X4)                      0.04       2.27 r
  U5866/ZN (NAND2_X4)                      0.02       2.29 f
  U9247/ZN (INV_X8)                        0.02       2.31 r
  U11456/ZN (XNOR2_X2)                     0.06       2.37 r
  U6579/ZN (INV_X4)                        0.01       2.38 f
  U6578/ZN (OAI22_X4)                      0.05       2.43 r
  ex_mem/aluRes_q_reg[23]/D (DFFR_X1)      0.00       2.43 r
  data arrival time                                   2.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[23]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U5914/ZN (OAI211_X2)                     0.04       1.19 f
  U9257/ZN (OAI21_X4)                      0.04       1.23 r
  U4698/ZN (NAND2_X4)                      0.02       1.24 f
  U7546/ZN (NAND2_X4)                      0.02       1.27 r
  U7330/ZN (INV_X4)                        0.01       1.28 f
  U7328/ZN (NAND2_X4)                      0.02       1.30 r
  U7329/ZN (NAND2_X4)                      0.02       1.32 f
  U7331/ZN (INV_X8)                        0.02       1.34 r
  U7477/ZN (NAND2_X4)                      0.01       1.35 f
  U7270/ZN (OAI211_X4)                     0.05       1.40 r
  U7809/ZN (NAND2_X4)                      0.02       1.42 f
  U7760/ZN (NAND2_X4)                      0.03       1.45 r
  U7759/ZN (NAND3_X4)                      0.03       1.48 f
  U7332/ZN (AOI22_X4)                      0.05       1.53 r
  U9351/ZN (XNOR2_X2)                      0.07       1.60 r
  U7061/ZN (NAND2_X4)                      0.03       1.63 f
  U7057/ZN (NAND2_X4)                      0.03       1.65 r
  U7598/ZN (OAI211_X2)                     0.03       1.69 f
  U4334/ZN (OAI21_X2)                      0.05       1.74 r
  U9402/ZN (XNOR2_X2)                      0.07       1.81 r
  U4182/ZN (AND2_X4)                       0.06       1.87 r
  U4440/ZN (INV_X1)                        0.02       1.89 f
  U9112/ZN (AND2_X2)                       0.06       1.95 f
  U4564/ZN (AOI21_X2)                      0.04       1.98 r
  U7402/ZN (XNOR2_X2)                      0.07       2.06 r
  U4434/Z (MUX2_X2)                        0.06       2.12 r
  U6191/ZN (NAND2_X2)                      0.02       2.14 f
  U7394/ZN (OAI211_X4)                     0.04       2.19 r
  U4213/ZN (NAND2_X2)                      0.03       2.22 f
  U4170/ZN (AOI21_X2)                      0.04       2.25 r
  U5048/ZN (XNOR2_X1)                      0.08       2.34 r
  U6715/ZN (NAND2_X4)                      0.02       2.36 f
  U6864/ZN (NAND4_X4)                      0.04       2.40 r
  U9467/ZN (NAND2_X4)                      0.02       2.42 f
  U9466/ZN (NAND2_X4)                      0.02       2.44 r
  ex_mem/aluRes_q_reg[22]/D (DFFR_X1)      0.00       2.44 r
  data arrival time                                   2.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[22]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U6111/ZN (AOI21_X2)                                     0.05       0.96 r
  U6110/ZN (OAI22_X4)                                     0.04       1.00 f
  U6108/ZN (INV_X4)                                       0.02       1.02 r
  U6105/ZN (NAND2_X4)                                     0.02       1.03 f
  U6106/ZN (NAND2_X4)                                     0.03       1.06 r
  U4332/ZN (INV_X2)                                       0.02       1.08 f
  U6211/ZN (NAND2_X4)                                     0.02       1.10 r
  U6212/ZN (INV_X8)                                       0.02       1.12 f
  U4437/ZN (INV_X16)                                      0.02       1.13 r
  U4990/ZN (NAND3_X4)                                     0.03       1.16 f
  U4987/ZN (INV_X8)                                       0.02       1.18 r
  U9186/ZN (NOR2_X4)                                      0.01       1.19 f
  U7892/ZN (OAI211_X4)                                    0.05       1.24 r
  U9193/ZN (NAND3_X2)                                     0.03       1.26 f
  U9194/ZN (OAI21_X4)                                     0.05       1.31 r
  U9195/ZN (NOR3_X4)                                      0.02       1.33 f
  U9289/ZN (OAI21_X4)                                     0.04       1.37 r
  U7725/ZN (NAND3_X2)                                     0.02       1.39 f
  U6510/ZN (INV_X4)                                       0.03       1.42 r
  U6795/ZN (INV_X1)                                       0.02       1.44 f
  U6837/ZN (NAND3_X2)                                     0.03       1.47 r
  U7055/ZN (NAND2_X4)                                     0.02       1.49 f
  U9536/ZN (XNOR2_X2)                                     0.06       1.56 f
  U7797/ZN (NAND2_X4)                                     0.03       1.59 r
  U10230/ZN (NAND3_X2)                                    0.03       1.62 f
  U10233/ZN (OAI21_X4)                                    0.06       1.68 r
  U6584/ZN (NAND2_X4)                                     0.03       1.70 f
  U6506/ZN (NAND2_X4)                                     0.02       1.73 r
  U10327/ZN (XNOR2_X2)                                    0.07       1.79 r
  U10367/ZN (NAND2_X2)                                    0.03       1.83 f
  U4513/ZN (NAND2_X4)                                     0.03       1.86 r
  U4869/ZN (INV_X8)                                       0.01       1.87 f
  U4150/ZN (INV_X4)                                       0.02       1.89 r
  U10405/ZN (AOI21_X4)                                    0.02       1.90 f
  U6454/ZN (AOI21_X4)                                     0.04       1.94 r
  U6939/ZN (INV_X4)                                       0.01       1.95 f
  U7246/ZN (NAND2_X4)                                     0.02       1.98 r
  U7247/ZN (NAND2_X4)                                     0.02       2.00 f
  U7184/ZN (INV_X8)                                       0.02       2.01 r
  U7680/ZN (NAND2_X4)                                     0.02       2.03 f
  U4916/ZN (INV_X2)                                       0.02       2.06 r
  U4917/ZN (INV_X4)                                       0.02       2.07 f
  U7380/ZN (OAI221_X4)                                    0.09       2.16 r
  U7712/ZN (AOI21_X4)                                     0.02       2.18 f
  U4834/ZN (INV_X4)                                       0.02       2.20 r
  U4712/ZN (NAND2_X4)                                     0.01       2.22 f
  U4833/ZN (NAND2_X4)                                     0.03       2.24 r
  U10687/ZN (NOR2_X4)                                     0.01       2.26 f
  U10691/ZN (OAI21_X4)                                    0.05       2.31 r
  U6320/ZN (NAND2_X4)                                     0.02       2.32 f
  U6258/ZN (XNOR2_X2)                                     0.06       2.38 f
  U6319/ZN (INV_X4)                                       0.03       2.41 r
  U6373/ZN (OAI21_X2)                                     0.02       2.42 f
  ex_mem/product_in_q_reg[29]/D (DFFR_X1)                 0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[29]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.24


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)          0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)          0.12       0.12 r
  U6035/ZN (INV_X4)                        0.02       0.14 f
  U6032/ZN (INV_X16)                       0.02       0.16 r
  U6030/ZN (INV_X16)                       0.01       0.18 f
  U6029/ZN (INV_X32)                       0.03       0.20 r
  U4774/ZN (NAND3_X2)                      0.02       0.23 f
  U4773/ZN (OR2_X2)                        0.06       0.28 f
  U6328/ZN (NAND3_X2)                      0.06       0.34 r
  U6324/ZN (OAI21_X4)                      0.03       0.37 f
  U6144/ZN (NAND2_X4)                      0.04       0.40 r
  U6554/ZN (INV_X16)                       0.02       0.42 f
  U7310/ZN (NAND2_X4)                      0.03       0.45 r
  U7854/ZN (OAI22_X2)                      0.03       0.48 f
  U6786/ZN (INV_X8)                        0.02       0.51 r
  U7507/ZN (NAND2_X4)                      0.02       0.52 f
  U7853/ZN (AOI221_X4)                     0.09       0.61 r
  U9084/ZN (XNOR2_X2)                      0.08       0.69 r
  U6238/ZN (INV_X4)                        0.02       0.71 f
  U6235/ZN (NAND2_X4)                      0.03       0.74 r
  U6346/ZN (NAND2_X4)                      0.02       0.76 f
  U11993/ZN (INV_X8)                       0.01       0.77 r
  U9085/ZN (OAI21_X4)                      0.02       0.80 f
  U6851/ZN (INV_X8)                        0.02       0.82 r
  U7836/ZN (NAND2_X4)                      0.02       0.83 f
  U9086/ZN (NAND3_X4)                      0.02       0.86 r
  U12005/ZN (INV_X16)                      0.01       0.87 f
  U4473/ZN (OAI221_X2)                     0.05       0.93 r
  U7838/ZN (NAND2_X2)                      0.03       0.95 f
  U7202/ZN (XNOR2_X2)                      0.08       1.03 f
  U7207/ZN (INV_X4)                        0.02       1.05 r
  U7861/ZN (NAND2_X4)                      0.02       1.07 f
  U6563/ZN (NAND2_X2)                      0.05       1.12 r
  U9173/ZN (XNOR2_X2)                      0.07       1.19 r
  U4313/ZN (NAND2_X4)                      0.02       1.21 f
  U9193/ZN (NAND3_X2)                      0.04       1.26 r
  U9194/ZN (OAI21_X4)                      0.03       1.29 f
  U9195/ZN (NOR3_X4)                       0.03       1.33 r
  U9289/ZN (OAI21_X4)                      0.02       1.35 f
  U7725/ZN (NAND3_X2)                      0.03       1.38 r
  U6510/ZN (INV_X4)                        0.02       1.40 f
  U10257/ZN (OAI21_X4)                     0.05       1.45 r
  U7503/ZN (NAND2_X4)                      0.02       1.48 f
  U7504/ZN (INV_X8)                        0.02       1.50 r
  U10377/ZN (OAI21_X4)                     0.02       1.51 f
  U7015/ZN (INV_X8)                        0.02       1.53 r
  U10357/ZN (NOR2_X4)                      0.01       1.54 f
  U10358/ZN (OAI21_X4)                     0.03       1.57 r
  U10359/ZN (XNOR2_X2)                     0.06       1.64 r
  U10360/ZN (INV_X4)                       0.02       1.65 f
  U7372/ZN (NAND2_X4)                      0.03       1.68 r
  U7211/ZN (AND3_X4)                       0.06       1.74 r
  U10374/ZN (NAND3_X4)                     0.03       1.77 f
  U10429/ZN (AOI21_X4)                     0.05       1.83 r
  U6512/ZN (XNOR2_X2)                      0.07       1.89 r
  U4515/ZN (NAND2_X4)                      0.03       1.92 f
  U5096/ZN (AND2_X4)                       0.07       1.99 f
  U4443/ZN (INV_X8)                        0.02       2.01 r
  U10464/ZN (XNOR2_X2)                     0.06       2.07 r
  U6443/ZN (NAND2_X4)                      0.02       2.09 f
  U6267/ZN (NAND2_X2)                      0.03       2.12 r
  U6265/ZN (INV_X4)                        0.02       2.14 f
  U6266/ZN (NAND2_X2)                      0.03       2.17 r
  U10470/ZN (OAI21_X4)                     0.02       2.19 f
  U6263/ZN (OAI21_X4)                      0.05       2.24 r
  U6264/ZN (NAND2_X4)                      0.02       2.27 f
  U11393/ZN (AOI21_X2)                     0.04       2.31 r
  U4448/ZN (NAND2_X4)                      0.02       2.34 f
  U6691/ZN (XNOR2_X2)                      0.06       2.39 f
  U6825/ZN (OAI21_X2)                      0.04       2.43 r
  ex_mem/aluRes_q_reg[28]/D (DFFR_X2)      0.00       2.43 r
  data arrival time                                   2.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[28]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U6300/ZN (NAND4_X1)                      0.04       1.19 f
  U9258/ZN (NAND2_X2)                      0.03       1.22 r
  U9259/ZN (XNOR2_X2)                      0.08       1.30 r
  U5860/ZN (INV_X2)                        0.02       1.32 f
  U7139/ZN (NAND2_X4)                      0.04       1.36 r
  U5963/ZN (NAND2_X4)                      0.03       1.39 f
  U6914/ZN (NOR2_X4)                       0.04       1.43 r
  U6782/ZN (OAI21_X4)                      0.02       1.45 f
  U6577/ZN (XNOR2_X2)                      0.06       1.51 f
  U4534/ZN (INV_X4)                        0.03       1.54 r
  U6912/ZN (NAND2_X4)                      0.02       1.56 f
  U7810/ZN (OAI221_X4)                     0.09       1.65 r
  U9407/ZN (XNOR2_X2)                      0.07       1.73 r
  U9408/ZN (NAND2_X2)                      0.03       1.75 f
  U9409/ZN (NAND2_X2)                      0.04       1.79 r
  U9410/ZN (INV_X4)                        0.01       1.80 f
  U7500/ZN (NAND2_X4)                      0.03       1.83 r
  U5007/ZN (INV_X4)                        0.01       1.84 f
  U5085/ZN (OAI21_X2)                      0.05       1.89 r
  U6987/ZN (XNOR2_X2)                      0.07       1.96 r
  U4164/ZN (INV_X4)                        0.02       1.98 f
  U4159/ZN (OAI221_X4)                     0.05       2.03 r
  U4160/ZN (INV_X4)                        0.01       2.04 f
  U6447/ZN (NAND2_X1)                      0.04       2.08 r
  U7886/ZN (NAND2_X4)                      0.02       2.10 f
  U7492/ZN (NAND2_X2)                      0.04       2.14 r
  U10490/ZN (INV_X4)                       0.01       2.15 f
  U7608/ZN (NOR2_X2)                       0.04       2.19 r
  U5908/ZN (OAI211_X4)                     0.03       2.22 f
  U4436/ZN (OAI21_X2)                      0.04       2.26 r
  U7879/ZN (AOI21_X2)                      0.03       2.29 f
  U10497/ZN (XNOR2_X2)                     0.07       2.36 f
  U7851/ZN (NAND3_X2)                      0.04       2.40 r
  U6742/ZN (NAND3_X4)                      0.03       2.43 f
  ex_mem/aluRes_q_reg[27]/D (DFFR_X2)      0.00       2.43 f
  data arrival time                                   2.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[27]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.24


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U6300/ZN (NAND4_X1)                                     0.04       1.19 f
  U9258/ZN (NAND2_X2)                                     0.03       1.22 r
  U9259/ZN (XNOR2_X2)                                     0.08       1.30 r
  U5860/ZN (INV_X2)                                       0.02       1.32 f
  U7139/ZN (NAND2_X4)                                     0.04       1.36 r
  U5963/ZN (NAND2_X4)                                     0.03       1.39 f
  U6914/ZN (NOR2_X4)                                      0.04       1.43 r
  U6782/ZN (OAI21_X4)                                     0.02       1.45 f
  U6577/ZN (XNOR2_X2)                                     0.06       1.51 f
  U4534/ZN (INV_X4)                                       0.03       1.54 r
  U6912/ZN (NAND2_X4)                                     0.02       1.56 f
  U7810/ZN (OAI221_X4)                                    0.09       1.65 r
  U7393/ZN (INV_X8)                                       0.02       1.67 f
  U6889/ZN (NOR3_X2)                                      0.04       1.71 r
  U4334/ZN (OAI21_X2)                                     0.03       1.73 f
  U9402/ZN (XNOR2_X2)                                     0.06       1.80 f
  U9403/ZN (INV_X4)                                       0.02       1.82 r
  U7872/ZN (NAND2_X4)                                     0.02       1.83 f
  U4955/Z (BUF_X4)                                        0.05       1.88 f
  U6868/ZN (AOI21_X4)                                     0.04       1.93 r
  U6446/ZN (NAND2_X2)                                     0.03       1.96 f
  U7512/ZN (NAND3_X2)                                     0.03       1.99 r
  U4333/ZN (NAND2_X4)                                     0.02       2.01 f
  U10484/ZN (XNOR2_X2)                                    0.06       2.07 f
  U7279/ZN (OAI221_X4)                                    0.05       2.12 r
  U7862/ZN (NAND2_X4)                                     0.03       2.15 f
  U5251/ZN (INV_X1)                                       0.05       2.20 r
  U10907/ZN (INV_X2)                                      0.01       2.21 f
  U6913/ZN (INV_X1)                                       0.04       2.25 r
  U5865/ZN (OAI21_X4)                                     0.03       2.28 f
  U5866/ZN (NAND2_X4)                                     0.03       2.31 r
  U9247/ZN (INV_X8)                                       0.01       2.32 f
  U9198/ZN (XNOR2_X2)                                     0.05       2.38 f
  U11688/ZN (NAND2_X2)                                    0.03       2.40 r
  U11689/ZN (NAND4_X2)                                    0.02       2.43 f
  ex_mem/product_in_q_reg[23]/D (DFFR_X1)                 0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[23]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.24


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)                         0.12       0.12 r
  U6035/ZN (INV_X4)                                       0.02       0.14 f
  U6032/ZN (INV_X16)                                      0.02       0.16 r
  U6030/ZN (INV_X16)                                      0.01       0.18 f
  U6029/ZN (INV_X32)                                      0.03       0.20 r
  U4774/ZN (NAND3_X2)                                     0.02       0.23 f
  U4773/ZN (OR2_X2)                                       0.06       0.28 f
  U6328/ZN (NAND3_X2)                                     0.06       0.34 r
  U6324/ZN (OAI21_X4)                                     0.03       0.37 f
  U6144/ZN (NAND2_X4)                                     0.04       0.40 r
  U6554/ZN (INV_X16)                                      0.02       0.42 f
  U7310/ZN (NAND2_X4)                                     0.03       0.45 r
  U7854/ZN (OAI22_X2)                                     0.03       0.48 f
  U6786/ZN (INV_X8)                                       0.02       0.51 r
  U7507/ZN (NAND2_X4)                                     0.02       0.52 f
  U7853/ZN (AOI221_X4)                                    0.09       0.61 r
  U9084/ZN (XNOR2_X2)                                     0.08       0.69 r
  U6238/ZN (INV_X4)                                       0.02       0.71 f
  U6235/ZN (NAND2_X4)                                     0.03       0.74 r
  U6346/ZN (NAND2_X4)                                     0.02       0.76 f
  U11993/ZN (INV_X8)                                      0.01       0.77 r
  U9085/ZN (OAI21_X4)                                     0.02       0.80 f
  U6851/ZN (INV_X8)                                       0.02       0.82 r
  U7836/ZN (NAND2_X4)                                     0.02       0.83 f
  U9086/ZN (NAND3_X4)                                     0.02       0.86 r
  U12005/ZN (INV_X16)                                     0.01       0.87 f
  U4472/ZN (OAI221_X4)                                    0.05       0.93 r
  U11975/ZN (INV_X8)                                      0.01       0.94 f
  U7635/ZN (OAI211_X4)                                    0.05       0.98 r
  U4877/ZN (INV_X4)                                       0.02       1.01 f
  U9219/ZN (NOR2_X4)                                      0.03       1.03 r
  U9221/ZN (XNOR2_X2)                                     0.06       1.10 r
  U4875/ZN (NOR2_X4)                                      0.02       1.12 f
  U7233/ZN (AOI211_X4)                                    0.07       1.18 r
  U7900/ZN (NAND3_X2)                                     0.04       1.22 f
  U7602/ZN (INV_X2)                                       0.03       1.25 r
  U7654/ZN (OAI21_X4)                                     0.02       1.27 f
  U6979/ZN (INV_X4)                                       0.02       1.29 r
  U6977/ZN (NAND2_X4)                                     0.02       1.31 f
  U6978/ZN (NAND2_X4)                                     0.03       1.33 r
  U9311/ZN (INV_X4)                                       0.01       1.35 f
  U7591/ZN (NAND2_X4)                                     0.03       1.37 r
  U4563/ZN (INV_X8)                                       0.01       1.39 f
  U4558/ZN (INV_X4)                                       0.02       1.40 r
  U4559/ZN (INV_X4)                                       0.01       1.41 f
  U6468/ZN (AOI21_X4)                                     0.05       1.47 r
  U6833/ZN (INV_X4)                                       0.01       1.48 f
  U6831/ZN (NAND2_X4)                                     0.02       1.50 r
  U7049/ZN (NAND2_X2)                                     0.03       1.53 f
  U7511/ZN (NAND2_X2)                                     0.05       1.58 r
  U6944/ZN (NAND2_X4)                                     0.02       1.61 f
  U4130/ZN (INV_X1)                                       0.04       1.64 r
  U4451/ZN (XNOR2_X2)                                     0.07       1.71 r
  U7790/ZN (NAND2_X4)                                     0.03       1.74 f
  U4934/ZN (NAND2_X4)                                     0.03       1.78 r
  U4936/ZN (INV_X8)                                       0.01       1.79 f
  U5912/ZN (AOI22_X4)                                     0.05       1.84 r
  U6496/ZN (INV_X4)                                       0.01       1.86 f
  U7094/ZN (NAND2_X4)                                     0.03       1.88 r
  U10910/ZN (NAND2_X4)                                    0.02       1.91 f
  U5872/ZN (NAND2_X4)                                     0.02       1.93 r
  U7397/ZN (INV_X2)                                       0.02       1.95 f
  U9543/ZN (NOR2_X4)                                      0.04       1.99 r
  U7080/ZN (NAND2_X2)                                     0.02       2.01 f
  U7082/ZN (NAND2_X4)                                     0.02       2.04 r
  U6918/ZN (INV_X4)                                       0.01       2.05 f
  U6467/Z (MUX2_X2)                                       0.10       2.14 f
  U6009/ZN (OAI211_X4)                                    0.04       2.18 r
  U6183/ZN (NAND2_X4)                                     0.03       2.21 f
  U6176/ZN (NAND2_X4)                                     0.03       2.24 r
  U6159/ZN (NOR4_X4)                                      0.02       2.26 f
  U6160/ZN (INV_X1)                                       0.03       2.30 r
  U7400/ZN (NAND2_X2)                                     0.02       2.32 f
  U4448/ZN (NAND2_X4)                                     0.03       2.34 r
  U9394/ZN (XNOR2_X2)                                     0.06       2.40 r
  U11678/ZN (NAND2_X2)                                    0.02       2.42 f
  ex_mem/product_in_q_reg[28]/D (DFFR_X1)                 0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[28]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.23


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)                         0.12       0.12 r
  U6035/ZN (INV_X4)                                       0.02       0.14 f
  U6032/ZN (INV_X16)                                      0.02       0.16 r
  U6030/ZN (INV_X16)                                      0.01       0.18 f
  U6029/ZN (INV_X32)                                      0.03       0.20 r
  U4774/ZN (NAND3_X2)                                     0.02       0.23 f
  U4773/ZN (OR2_X2)                                       0.06       0.28 f
  U6328/ZN (NAND3_X2)                                     0.06       0.34 r
  U6324/ZN (OAI21_X4)                                     0.03       0.37 f
  U6144/ZN (NAND2_X4)                                     0.04       0.40 r
  U6554/ZN (INV_X16)                                      0.02       0.42 f
  U7310/ZN (NAND2_X4)                                     0.03       0.45 r
  U7854/ZN (OAI22_X2)                                     0.03       0.48 f
  U6786/ZN (INV_X8)                                       0.02       0.51 r
  U7507/ZN (NAND2_X4)                                     0.02       0.52 f
  U7853/ZN (AOI221_X4)                                    0.09       0.61 r
  U9084/ZN (XNOR2_X2)                                     0.08       0.69 r
  U6238/ZN (INV_X4)                                       0.02       0.71 f
  U6235/ZN (NAND2_X4)                                     0.03       0.74 r
  U6346/ZN (NAND2_X4)                                     0.02       0.76 f
  U11993/ZN (INV_X8)                                      0.01       0.77 r
  U9085/ZN (OAI21_X4)                                     0.02       0.80 f
  U6851/ZN (INV_X8)                                       0.02       0.82 r
  U7836/ZN (NAND2_X4)                                     0.02       0.83 f
  U9086/ZN (NAND3_X4)                                     0.02       0.86 r
  U12005/ZN (INV_X16)                                     0.01       0.87 f
  U4472/ZN (OAI221_X4)                                    0.05       0.93 r
  U11975/ZN (INV_X8)                                      0.01       0.94 f
  U7635/ZN (OAI211_X4)                                    0.05       0.98 r
  U4877/ZN (INV_X4)                                       0.02       1.01 f
  U9219/ZN (NOR2_X4)                                      0.03       1.03 r
  U9221/ZN (XNOR2_X2)                                     0.06       1.10 r
  U4875/ZN (NOR2_X4)                                      0.02       1.12 f
  U7233/ZN (AOI211_X4)                                    0.07       1.18 r
  U7900/ZN (NAND3_X2)                                     0.04       1.22 f
  U7602/ZN (INV_X2)                                       0.03       1.25 r
  U7654/ZN (OAI21_X4)                                     0.02       1.27 f
  U6979/ZN (INV_X4)                                       0.02       1.29 r
  U6977/ZN (NAND2_X4)                                     0.02       1.31 f
  U6978/ZN (NAND2_X4)                                     0.03       1.33 r
  U9311/ZN (INV_X4)                                       0.01       1.35 f
  U7591/ZN (NAND2_X4)                                     0.03       1.37 r
  U4563/ZN (INV_X8)                                       0.01       1.39 f
  U4558/ZN (INV_X4)                                       0.02       1.40 r
  U4559/ZN (INV_X4)                                       0.01       1.41 f
  U6468/ZN (AOI21_X4)                                     0.05       1.47 r
  U6833/ZN (INV_X4)                                       0.01       1.48 f
  U6831/ZN (NAND2_X4)                                     0.02       1.50 r
  U7049/ZN (NAND2_X2)                                     0.03       1.53 f
  U7511/ZN (NAND2_X2)                                     0.05       1.58 r
  U6944/ZN (NAND2_X4)                                     0.02       1.61 f
  U4130/ZN (INV_X1)                                       0.04       1.64 r
  U4451/ZN (XNOR2_X2)                                     0.07       1.71 r
  U7790/ZN (NAND2_X4)                                     0.03       1.74 f
  U4934/ZN (NAND2_X4)                                     0.03       1.78 r
  U4936/ZN (INV_X8)                                       0.01       1.79 f
  U5912/ZN (AOI22_X4)                                     0.05       1.84 r
  U6496/ZN (INV_X4)                                       0.01       1.86 f
  U7094/ZN (NAND2_X4)                                     0.03       1.88 r
  U10910/ZN (NAND2_X4)                                    0.02       1.91 f
  U5872/ZN (NAND2_X4)                                     0.02       1.93 r
  U7397/ZN (INV_X2)                                       0.02       1.95 f
  U9543/ZN (NOR2_X4)                                      0.04       1.99 r
  U7080/ZN (NAND2_X2)                                     0.02       2.01 f
  U7082/ZN (NAND2_X4)                                     0.02       2.04 r
  U6918/ZN (INV_X4)                                       0.01       2.05 f
  U6467/Z (MUX2_X2)                                       0.10       2.14 f
  U6009/ZN (OAI211_X4)                                    0.04       2.18 r
  U6183/ZN (NAND2_X4)                                     0.03       2.21 f
  U6176/ZN (NAND2_X4)                                     0.03       2.24 r
  U6177/ZN (INV_X2)                                       0.02       2.26 f
  U7858/ZN (NAND2_X4)                                     0.03       2.28 r
  U7297/ZN (NOR3_X2)                                      0.02       2.31 f
  U11426/ZN (AOI211_X4)                                   0.08       2.39 r
  U7441/ZN (OAI21_X2)                                     0.03       2.42 f
  ex_mem/product_in_q_reg[26]/D (DFFR_X1)                 0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[26]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.23


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U6300/ZN (NAND4_X1)                                     0.04       1.19 f
  U9258/ZN (NAND2_X2)                                     0.03       1.22 r
  U9259/ZN (XNOR2_X2)                                     0.08       1.30 r
  U5860/ZN (INV_X2)                                       0.02       1.32 f
  U7139/ZN (NAND2_X4)                                     0.04       1.36 r
  U5963/ZN (NAND2_X4)                                     0.03       1.39 f
  U6914/ZN (NOR2_X4)                                      0.04       1.43 r
  U6782/ZN (OAI21_X4)                                     0.02       1.45 f
  U6577/ZN (XNOR2_X2)                                     0.06       1.51 f
  U4534/ZN (INV_X4)                                       0.03       1.54 r
  U6912/ZN (NAND2_X4)                                     0.02       1.56 f
  U7810/ZN (OAI221_X4)                                    0.09       1.65 r
  U7393/ZN (INV_X8)                                       0.02       1.67 f
  U6889/ZN (NOR3_X2)                                      0.04       1.71 r
  U4334/ZN (OAI21_X2)                                     0.03       1.73 f
  U9402/ZN (XNOR2_X2)                                     0.06       1.80 f
  U9403/ZN (INV_X4)                                       0.02       1.82 r
  U7872/ZN (NAND2_X4)                                     0.02       1.83 f
  U4955/Z (BUF_X4)                                        0.05       1.88 f
  U6868/ZN (AOI21_X4)                                     0.04       1.93 r
  U6446/ZN (NAND2_X2)                                     0.03       1.96 f
  U7512/ZN (NAND3_X2)                                     0.03       1.99 r
  U4333/ZN (NAND2_X4)                                     0.02       2.01 f
  U10484/ZN (XNOR2_X2)                                    0.06       2.07 f
  U7279/ZN (OAI221_X4)                                    0.05       2.12 r
  U7862/ZN (NAND2_X4)                                     0.03       2.15 f
  U5251/ZN (INV_X1)                                       0.05       2.20 r
  U10907/ZN (INV_X2)                                      0.01       2.21 f
  U6913/ZN (INV_X1)                                       0.04       2.25 r
  U5865/ZN (OAI21_X4)                                     0.03       2.28 f
  U5866/ZN (NAND2_X4)                                     0.03       2.31 r
  U6832/ZN (NAND2_X2)                                     0.03       2.34 f
  U11695/ZN (INV_X4)                                      0.02       2.36 r
  U5859/ZN (NAND3_X2)                                     0.02       2.37 f
  U5858/ZN (NAND4_X2)                                     0.05       2.42 r
  ex_mem/product_in_q_reg[24]/D (DFFR_X1)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[24]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.23


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)                         0.12       0.12 r
  U6035/ZN (INV_X4)                                       0.02       0.14 f
  U6032/ZN (INV_X16)                                      0.02       0.16 r
  U6030/ZN (INV_X16)                                      0.01       0.18 f
  U6029/ZN (INV_X32)                                      0.03       0.20 r
  U4774/ZN (NAND3_X2)                                     0.02       0.23 f
  U4773/ZN (OR2_X2)                                       0.06       0.28 f
  U6328/ZN (NAND3_X2)                                     0.06       0.34 r
  U6324/ZN (OAI21_X4)                                     0.03       0.37 f
  U6144/ZN (NAND2_X4)                                     0.04       0.40 r
  U6554/ZN (INV_X16)                                      0.02       0.42 f
  U7310/ZN (NAND2_X4)                                     0.03       0.45 r
  U7854/ZN (OAI22_X2)                                     0.03       0.48 f
  U6786/ZN (INV_X8)                                       0.02       0.51 r
  U7507/ZN (NAND2_X4)                                     0.02       0.52 f
  U7853/ZN (AOI221_X4)                                    0.09       0.61 r
  U9084/ZN (XNOR2_X2)                                     0.08       0.69 r
  U6238/ZN (INV_X4)                                       0.02       0.71 f
  U6235/ZN (NAND2_X4)                                     0.03       0.74 r
  U6346/ZN (NAND2_X4)                                     0.02       0.76 f
  U11993/ZN (INV_X8)                                      0.01       0.77 r
  U9085/ZN (OAI21_X4)                                     0.02       0.80 f
  U6851/ZN (INV_X8)                                       0.02       0.82 r
  U7836/ZN (NAND2_X4)                                     0.02       0.83 f
  U9086/ZN (NAND3_X4)                                     0.02       0.86 r
  U12005/ZN (INV_X16)                                     0.01       0.87 f
  U4473/ZN (OAI221_X2)                                    0.05       0.93 r
  U7838/ZN (NAND2_X2)                                     0.03       0.95 f
  U7202/ZN (XNOR2_X2)                                     0.08       1.03 f
  U7207/ZN (INV_X4)                                       0.02       1.05 r
  U7861/ZN (NAND2_X4)                                     0.02       1.07 f
  U6563/ZN (NAND2_X2)                                     0.05       1.12 r
  U9173/ZN (XNOR2_X2)                                     0.07       1.19 r
  U4313/ZN (NAND2_X4)                                     0.02       1.21 f
  U9193/ZN (NAND3_X2)                                     0.04       1.26 r
  U9194/ZN (OAI21_X4)                                     0.03       1.29 f
  U9195/ZN (NOR3_X4)                                      0.03       1.33 r
  U9289/ZN (OAI21_X4)                                     0.02       1.35 f
  U7725/ZN (NAND3_X2)                                     0.03       1.38 r
  U6510/ZN (INV_X4)                                       0.02       1.40 f
  U10257/ZN (OAI21_X4)                                    0.05       1.45 r
  U7503/ZN (NAND2_X4)                                     0.02       1.48 f
  U7504/ZN (INV_X8)                                       0.02       1.50 r
  U10377/ZN (OAI21_X4)                                    0.02       1.51 f
  U7015/ZN (INV_X8)                                       0.02       1.53 r
  U10357/ZN (NOR2_X4)                                     0.01       1.54 f
  U10358/ZN (OAI21_X4)                                    0.03       1.57 r
  U10359/ZN (XNOR2_X2)                                    0.06       1.64 r
  U10360/ZN (INV_X4)                                      0.02       1.65 f
  U7372/ZN (NAND2_X4)                                     0.03       1.68 r
  U7211/ZN (AND3_X4)                                      0.06       1.74 r
  U10374/ZN (NAND3_X4)                                    0.03       1.77 f
  U10429/ZN (AOI21_X4)                                    0.05       1.83 r
  U6512/ZN (XNOR2_X2)                                     0.07       1.89 r
  U4515/ZN (NAND2_X4)                                     0.03       1.92 f
  U5096/ZN (AND2_X4)                                      0.07       1.99 f
  U4443/ZN (INV_X8)                                       0.02       2.01 r
  U10464/ZN (XNOR2_X2)                                    0.06       2.07 r
  U6443/ZN (NAND2_X4)                                     0.02       2.09 f
  U6267/ZN (NAND2_X2)                                     0.03       2.12 r
  U6265/ZN (INV_X4)                                       0.02       2.14 f
  U6266/ZN (NAND2_X2)                                     0.03       2.17 r
  U10470/ZN (OAI21_X4)                                    0.02       2.19 f
  U6263/ZN (OAI21_X4)                                     0.05       2.24 r
  U6264/ZN (NAND2_X4)                                     0.02       2.27 f
  U4223/ZN (INV_X1)                                       0.04       2.30 r
  U10497/ZN (XNOR2_X2)                                    0.07       2.38 r
  U9037/ZN (INV_X4)                                       0.01       2.39 f
  U11647/ZN (OAI21_X4)                                    0.03       2.42 r
  ex_mem/product_in_q_reg[27]/D (DFFR_X1)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[27]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.22


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U5914/ZN (OAI211_X2)                     0.04       1.19 f
  U9257/ZN (OAI21_X4)                      0.04       1.23 r
  U4698/ZN (NAND2_X4)                      0.02       1.24 f
  U7546/ZN (NAND2_X4)                      0.02       1.27 r
  U7330/ZN (INV_X4)                        0.01       1.28 f
  U7328/ZN (NAND2_X4)                      0.02       1.30 r
  U7329/ZN (NAND2_X4)                      0.02       1.32 f
  U7331/ZN (INV_X8)                        0.02       1.34 r
  U7477/ZN (NAND2_X4)                      0.01       1.35 f
  U7270/ZN (OAI211_X4)                     0.05       1.40 r
  U7809/ZN (NAND2_X4)                      0.02       1.42 f
  U7760/ZN (NAND2_X4)                      0.03       1.45 r
  U7759/ZN (NAND3_X4)                      0.03       1.48 f
  U7332/ZN (AOI22_X4)                      0.05       1.53 r
  U9351/ZN (XNOR2_X2)                      0.07       1.60 r
  U7061/ZN (NAND2_X4)                      0.03       1.63 f
  U7057/ZN (NAND2_X4)                      0.03       1.65 r
  U7598/ZN (OAI211_X2)                     0.03       1.69 f
  U4334/ZN (OAI21_X2)                      0.05       1.74 r
  U9402/ZN (XNOR2_X2)                      0.07       1.81 r
  U9403/ZN (INV_X4)                        0.01       1.82 f
  U7872/ZN (NAND2_X4)                      0.03       1.85 r
  U4955/Z (BUF_X4)                         0.05       1.90 r
  U9112/ZN (AND2_X2)                       0.05       1.95 r
  U4564/ZN (AOI21_X2)                      0.02       1.97 f
  U7402/ZN (XNOR2_X2)                      0.06       2.03 f
  U4434/Z (MUX2_X2)                        0.10       2.14 f
  U6191/ZN (NAND2_X2)                      0.04       2.17 r
  U7394/ZN (OAI211_X4)                     0.03       2.20 f
  U4213/ZN (NAND2_X2)                      0.04       2.24 r
  U5852/ZN (XNOR2_X2)                      0.06       2.31 r
  U7506/ZN (AOI21_X2)                      0.03       2.33 f
  U7505/ZN (NAND4_X4)                      0.04       2.37 r
  U5850/ZN (NAND2_X4)                      0.02       2.39 f
  U5849/ZN (NAND2_X4)                      0.02       2.41 r
  ex_mem/aluRes_q_reg[21]/D (DFFR_X1)      0.00       2.41 r
  data arrival time                                   2.41

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[21]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.22


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U5914/ZN (OAI211_X2)                                    0.04       1.19 f
  U9257/ZN (OAI21_X4)                                     0.04       1.23 r
  U4698/ZN (NAND2_X4)                                     0.02       1.24 f
  U7546/ZN (NAND2_X4)                                     0.02       1.27 r
  U7330/ZN (INV_X4)                                       0.01       1.28 f
  U7328/ZN (NAND2_X4)                                     0.02       1.30 r
  U7329/ZN (NAND2_X4)                                     0.02       1.32 f
  U7331/ZN (INV_X8)                                       0.02       1.34 r
  U7477/ZN (NAND2_X4)                                     0.01       1.35 f
  U7270/ZN (OAI211_X4)                                    0.05       1.40 r
  U7809/ZN (NAND2_X4)                                     0.02       1.42 f
  U7760/ZN (NAND2_X4)                                     0.03       1.45 r
  U7759/ZN (NAND3_X4)                                     0.03       1.48 f
  U7332/ZN (AOI22_X4)                                     0.05       1.53 r
  U9351/ZN (XNOR2_X2)                                     0.07       1.60 r
  U7061/ZN (NAND2_X4)                                     0.03       1.63 f
  U7057/ZN (NAND2_X4)                                     0.03       1.65 r
  U7598/ZN (OAI211_X2)                                    0.03       1.69 f
  U4334/ZN (OAI21_X2)                                     0.05       1.74 r
  U9402/ZN (XNOR2_X2)                                     0.07       1.81 r
  U4182/ZN (AND2_X4)                                      0.06       1.87 r
  U4440/ZN (INV_X1)                                       0.02       1.89 f
  U9112/ZN (AND2_X2)                                      0.06       1.95 f
  U4564/ZN (AOI21_X2)                                     0.04       1.98 r
  U7402/ZN (XNOR2_X2)                                     0.07       2.06 r
  U4434/Z (MUX2_X2)                                       0.06       2.12 r
  U6191/ZN (NAND2_X2)                                     0.02       2.14 f
  U7394/ZN (OAI211_X4)                                    0.04       2.19 r
  U4213/ZN (NAND2_X2)                                     0.03       2.22 f
  U4170/ZN (AOI21_X2)                                     0.04       2.25 r
  U5048/ZN (XNOR2_X1)                                     0.08       2.34 r
  U6715/ZN (NAND2_X4)                                     0.02       2.36 f
  U6864/ZN (NAND4_X4)                                     0.04       2.40 r
  ex_mem/product_in_q_reg[22]/D (DFFR_X1)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[22]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)                         0.12       0.12 r
  U6035/ZN (INV_X4)                                       0.02       0.14 f
  U6032/ZN (INV_X16)                                      0.02       0.16 r
  U6030/ZN (INV_X16)                                      0.01       0.18 f
  U6029/ZN (INV_X32)                                      0.03       0.20 r
  U4774/ZN (NAND3_X2)                                     0.02       0.23 f
  U4773/ZN (OR2_X2)                                       0.06       0.28 f
  U6328/ZN (NAND3_X2)                                     0.06       0.34 r
  U6324/ZN (OAI21_X4)                                     0.03       0.37 f
  U6144/ZN (NAND2_X4)                                     0.04       0.40 r
  U6554/ZN (INV_X16)                                      0.02       0.42 f
  U7310/ZN (NAND2_X4)                                     0.03       0.45 r
  U7854/ZN (OAI22_X2)                                     0.03       0.48 f
  U6786/ZN (INV_X8)                                       0.02       0.51 r
  U7507/ZN (NAND2_X4)                                     0.02       0.52 f
  U7853/ZN (AOI221_X4)                                    0.09       0.61 r
  U9084/ZN (XNOR2_X2)                                     0.08       0.69 r
  U6238/ZN (INV_X4)                                       0.02       0.71 f
  U6235/ZN (NAND2_X4)                                     0.03       0.74 r
  U6346/ZN (NAND2_X4)                                     0.02       0.76 f
  U11993/ZN (INV_X8)                                      0.01       0.77 r
  U9085/ZN (OAI21_X4)                                     0.02       0.80 f
  U6851/ZN (INV_X8)                                       0.02       0.82 r
  U7836/ZN (NAND2_X4)                                     0.02       0.83 f
  U9086/ZN (NAND3_X4)                                     0.02       0.86 r
  U12005/ZN (INV_X16)                                     0.01       0.87 f
  U4472/ZN (OAI221_X4)                                    0.05       0.93 r
  U11975/ZN (INV_X8)                                      0.01       0.94 f
  U7635/ZN (OAI211_X4)                                    0.05       0.98 r
  U4877/ZN (INV_X4)                                       0.02       1.01 f
  U9219/ZN (NOR2_X4)                                      0.03       1.03 r
  U9221/ZN (XNOR2_X2)                                     0.06       1.10 r
  U4875/ZN (NOR2_X4)                                      0.02       1.12 f
  U7233/ZN (AOI211_X4)                                    0.07       1.18 r
  U7900/ZN (NAND3_X2)                                     0.04       1.22 f
  U7602/ZN (INV_X2)                                       0.03       1.25 r
  U7654/ZN (OAI21_X4)                                     0.02       1.27 f
  U6979/ZN (INV_X4)                                       0.02       1.29 r
  U6977/ZN (NAND2_X4)                                     0.02       1.31 f
  U6978/ZN (NAND2_X4)                                     0.03       1.33 r
  U9311/ZN (INV_X4)                                       0.01       1.35 f
  U7591/ZN (NAND2_X4)                                     0.03       1.37 r
  U4563/ZN (INV_X8)                                       0.01       1.39 f
  U4558/ZN (INV_X4)                                       0.02       1.40 r
  U4559/ZN (INV_X4)                                       0.01       1.41 f
  U6468/ZN (AOI21_X4)                                     0.05       1.47 r
  U6833/ZN (INV_X4)                                       0.01       1.48 f
  U6831/ZN (NAND2_X4)                                     0.02       1.50 r
  U7049/ZN (NAND2_X2)                                     0.03       1.53 f
  U7511/ZN (NAND2_X2)                                     0.05       1.58 r
  U6944/ZN (NAND2_X4)                                     0.02       1.61 f
  U4130/ZN (INV_X1)                                       0.04       1.64 r
  U4451/ZN (XNOR2_X2)                                     0.07       1.71 r
  U7790/ZN (NAND2_X4)                                     0.03       1.74 f
  U4934/ZN (NAND2_X4)                                     0.03       1.78 r
  U4936/ZN (INV_X8)                                       0.01       1.79 f
  U5912/ZN (AOI22_X4)                                     0.05       1.84 r
  U6496/ZN (INV_X4)                                       0.01       1.86 f
  U7094/ZN (NAND2_X4)                                     0.03       1.88 r
  U10910/ZN (NAND2_X4)                                    0.02       1.91 f
  U5872/ZN (NAND2_X4)                                     0.02       1.93 r
  U7397/ZN (INV_X2)                                       0.02       1.95 f
  U9543/ZN (NOR2_X4)                                      0.04       1.99 r
  U7080/ZN (NAND2_X2)                                     0.02       2.01 f
  U7082/ZN (NAND2_X4)                                     0.02       2.04 r
  U6918/ZN (INV_X4)                                       0.01       2.05 f
  U6467/Z (MUX2_X2)                                       0.10       2.14 f
  U6009/ZN (OAI211_X4)                                    0.04       2.18 r
  U6183/ZN (NAND2_X4)                                     0.03       2.21 f
  U6176/ZN (NAND2_X4)                                     0.03       2.24 r
  U6177/ZN (INV_X2)                                       0.02       2.26 f
  U7858/ZN (NAND2_X4)                                     0.03       2.28 r
  U10543/ZN (NAND3_X2)                                    0.02       2.31 f
  U10545/ZN (XNOR2_X2)                                    0.06       2.37 f
  U7283/ZN (NAND2_X4)                                     0.03       2.40 r
  ex_mem/product_in_q_reg[25]/D (DFFR_X1)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[25]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U5914/ZN (OAI211_X2)                     0.04       1.19 f
  U9257/ZN (OAI21_X4)                      0.04       1.23 r
  U4698/ZN (NAND2_X4)                      0.02       1.24 f
  U7546/ZN (NAND2_X4)                      0.02       1.27 r
  U7330/ZN (INV_X4)                        0.01       1.28 f
  U7328/ZN (NAND2_X4)                      0.02       1.30 r
  U7329/ZN (NAND2_X4)                      0.02       1.32 f
  U7331/ZN (INV_X8)                        0.02       1.34 r
  U7477/ZN (NAND2_X4)                      0.01       1.35 f
  U7270/ZN (OAI211_X4)                     0.05       1.40 r
  U7809/ZN (NAND2_X4)                      0.02       1.42 f
  U7760/ZN (NAND2_X4)                      0.03       1.45 r
  U7759/ZN (NAND3_X4)                      0.03       1.48 f
  U7332/ZN (AOI22_X4)                      0.05       1.53 r
  U9351/ZN (XNOR2_X2)                      0.07       1.60 r
  U7061/ZN (NAND2_X4)                      0.03       1.63 f
  U7057/ZN (NAND2_X4)                      0.03       1.65 r
  U7598/ZN (OAI211_X2)                     0.03       1.69 f
  U4334/ZN (OAI21_X2)                      0.05       1.74 r
  U9402/ZN (XNOR2_X2)                      0.07       1.81 r
  U9403/ZN (INV_X4)                        0.01       1.82 f
  U7872/ZN (NAND2_X4)                      0.03       1.85 r
  U4955/Z (BUF_X4)                         0.05       1.90 r
  U9112/ZN (AND2_X2)                       0.05       1.95 r
  U4564/ZN (AOI21_X2)                      0.02       1.97 f
  U7402/ZN (XNOR2_X2)                      0.06       2.03 f
  U4434/Z (MUX2_X2)                        0.10       2.14 f
  U4435/ZN (INV_X2)                        0.03       2.16 r
  U6416/ZN (OAI21_X2)                      0.03       2.19 f
  U8272/ZN (OAI21_X4)                      0.04       2.23 r
  U11219/ZN (XNOR2_X2)                     0.06       2.30 r
  U5839/ZN (NAND2_X4)                      0.02       2.32 f
  U5841/ZN (NAND4_X4)                      0.04       2.36 r
  U5840/ZN (NAND2_X4)                      0.02       2.38 f
  U4426/ZN (NAND2_X4)                      0.02       2.40 r
  ex_mem/aluRes_q_reg[20]/D (DFFR_X1)      0.00       2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[20]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.20


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U5914/ZN (OAI211_X2)                                    0.04       1.19 f
  U9257/ZN (OAI21_X4)                                     0.04       1.23 r
  U4698/ZN (NAND2_X4)                                     0.02       1.24 f
  U7546/ZN (NAND2_X4)                                     0.02       1.27 r
  U7330/ZN (INV_X4)                                       0.01       1.28 f
  U7328/ZN (NAND2_X4)                                     0.02       1.30 r
  U7329/ZN (NAND2_X4)                                     0.02       1.32 f
  U7331/ZN (INV_X8)                                       0.02       1.34 r
  U7477/ZN (NAND2_X4)                                     0.01       1.35 f
  U7270/ZN (OAI211_X4)                                    0.05       1.40 r
  U7809/ZN (NAND2_X4)                                     0.02       1.42 f
  U7760/ZN (NAND2_X4)                                     0.03       1.45 r
  U7759/ZN (NAND3_X4)                                     0.03       1.48 f
  U7332/ZN (AOI22_X4)                                     0.05       1.53 r
  U9351/ZN (XNOR2_X2)                                     0.07       1.60 r
  U7061/ZN (NAND2_X4)                                     0.03       1.63 f
  U7057/ZN (NAND2_X4)                                     0.03       1.65 r
  U7598/ZN (OAI211_X2)                                    0.03       1.69 f
  U4334/ZN (OAI21_X2)                                     0.05       1.74 r
  U9402/ZN (XNOR2_X2)                                     0.07       1.81 r
  U9403/ZN (INV_X4)                                       0.01       1.82 f
  U7872/ZN (NAND2_X4)                                     0.03       1.85 r
  U4955/Z (BUF_X4)                                        0.05       1.90 r
  U9112/ZN (AND2_X2)                                      0.05       1.95 r
  U4564/ZN (AOI21_X2)                                     0.02       1.97 f
  U7402/ZN (XNOR2_X2)                                     0.06       2.03 f
  U4434/Z (MUX2_X2)                                       0.10       2.14 f
  U6191/ZN (NAND2_X2)                                     0.04       2.17 r
  U7394/ZN (OAI211_X4)                                    0.03       2.20 f
  U4213/ZN (NAND2_X2)                                     0.04       2.24 r
  U5852/ZN (XNOR2_X2)                                     0.06       2.31 r
  U7506/ZN (AOI21_X2)                                     0.03       2.33 f
  U7505/ZN (NAND4_X4)                                     0.04       2.37 r
  ex_mem/product_in_q_reg[21]/D (DFFR_X1)                 0.00       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[21]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.18


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U5914/ZN (OAI211_X2)                     0.04       1.19 f
  U9257/ZN (OAI21_X4)                      0.04       1.23 r
  U4698/ZN (NAND2_X4)                      0.02       1.24 f
  U7546/ZN (NAND2_X4)                      0.02       1.27 r
  U7330/ZN (INV_X4)                        0.01       1.28 f
  U7328/ZN (NAND2_X4)                      0.02       1.30 r
  U7329/ZN (NAND2_X4)                      0.02       1.32 f
  U7331/ZN (INV_X8)                        0.02       1.34 r
  U7477/ZN (NAND2_X4)                      0.01       1.35 f
  U7270/ZN (OAI211_X4)                     0.05       1.40 r
  U7809/ZN (NAND2_X4)                      0.02       1.42 f
  U7760/ZN (NAND2_X4)                      0.03       1.45 r
  U7759/ZN (NAND3_X4)                      0.03       1.48 f
  U7332/ZN (AOI22_X4)                      0.05       1.53 r
  U9351/ZN (XNOR2_X2)                      0.07       1.60 r
  U7061/ZN (NAND2_X4)                      0.03       1.63 f
  U7057/ZN (NAND2_X4)                      0.03       1.65 r
  U7598/ZN (OAI211_X2)                     0.03       1.69 f
  U4334/ZN (OAI21_X2)                      0.05       1.74 r
  U9402/ZN (XNOR2_X2)                      0.07       1.81 r
  U9403/ZN (INV_X4)                        0.01       1.82 f
  U7872/ZN (NAND2_X4)                      0.03       1.85 r
  U4955/Z (BUF_X4)                         0.05       1.90 r
  U9112/ZN (AND2_X2)                       0.05       1.95 r
  U4564/ZN (AOI21_X2)                      0.02       1.97 f
  U7402/ZN (XNOR2_X2)                      0.06       2.03 f
  U4434/Z (MUX2_X2)                        0.10       2.14 f
  U4435/ZN (INV_X2)                        0.03       2.16 r
  U6416/ZN (OAI21_X2)                      0.03       2.19 f
  U10121/ZN (INV_X4)                       0.02       2.21 r
  U10122/ZN (XNOR2_X2)                     0.06       2.27 r
  U4396/ZN (NAND2_X4)                      0.02       2.29 f
  U5847/ZN (NAND4_X4)                      0.04       2.33 r
  U4406/ZN (NAND2_X4)                      0.02       2.35 f
  U4405/ZN (NAND2_X4)                      0.02       2.37 r
  ex_mem/aluRes_q_reg[19]/D (DFFR_X1)      0.00       2.37 r
  data arrival time                                   2.37

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[19]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.17


  Startpoint: id_ex/busA_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busA_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busA_sel_q_reg[0]/QN (DFFR_X2)                    0.14       0.14 r
  U7653/ZN (NAND2_X2)                                     0.03       0.17 f
  U8734/ZN (NOR2_X4)                                      0.05       0.22 r
  U7571/ZN (INV_X16)                                      0.02       0.24 f
  U7977/ZN (INV_X32)                                      0.03       0.27 r
  U7979/ZN (INV_X32)                                      0.02       0.28 f
  U4591/ZN (NOR3_X1)                                      0.05       0.33 r
  U6905/ZN (NOR2_X2)                                      0.04       0.38 f
  U8941/ZN (NAND3_X4)                                     0.04       0.42 r
  U4384/ZN (INV_X16)                                      0.01       0.43 f
  U4389/ZN (XNOR2_X2)                                     0.06       0.49 f
  U9566/ZN (XNOR2_X2)                                     0.07       0.56 f
  U9567/ZN (NAND2_X2)                                     0.03       0.59 r
  U9568/ZN (NAND2_X2)                                     0.02       0.61 f
  U9569/ZN (INV_X4)                                       0.03       0.64 r
  U9574/ZN (OAI21_X4)                                     0.02       0.66 f
  U9577/ZN (AOI22_X2)                                     0.07       0.72 r
  U4415/ZN (OAI22_X4)                                     0.04       0.76 f
  U4464/ZN (AOI22_X1)                                     0.09       0.85 r
  U5285/ZN (OAI22_X2)                                     0.05       0.90 f
  U8614/ZN (AOI22_X2)                                     0.07       0.97 r
  U8285/ZN (OAI22_X4)                                     0.04       1.01 f
  U8617/ZN (AOI22_X2)                                     0.07       1.08 r
  U6542/ZN (OAI22_X4)                                     0.04       1.12 f
  U6759/ZN (AOI22_X4)                                     0.06       1.18 r
  U6971/ZN (OAI22_X4)                                     0.04       1.22 f
  U7103/ZN (AOI22_X4)                                     0.05       1.27 r
  U6970/ZN (OAI22_X4)                                     0.04       1.31 f
  U5837/ZN (NAND2_X4)                                     0.03       1.34 r
  U9594/ZN (INV_X4)                                       0.01       1.35 f
  U9595/ZN (AOI21_X4)                                     0.06       1.41 r
  U9596/ZN (INV_X4)                                       0.01       1.42 f
  U9598/ZN (AOI22_X2)                                     0.06       1.48 r
  U9599/ZN (INV_X4)                                       0.01       1.49 f
  U5862/ZN (AOI22_X4)                                     0.05       1.54 r
  U6969/ZN (OAI22_X4)                                     0.04       1.58 f
  U6758/ZN (NAND2_X4)                                     0.03       1.61 r
  U5262/ZN (NAND3_X2)                                     0.02       1.63 f
  U7831/ZN (AOI21_X4)                                     0.05       1.68 r
  U10175/ZN (NOR2_X4)                                     0.02       1.70 f
  U10195/ZN (NOR2_X4)                                     0.03       1.73 r
  U10212/ZN (OAI21_X4)                                    0.02       1.75 f
  U5084/ZN (INV_X4)                                       0.02       1.77 r
  U7102/ZN (OAI22_X4)                                     0.03       1.80 f
  U5843/ZN (NAND2_X4)                                     0.04       1.84 r
  U5845/ZN (NAND2_X4)                                     0.02       1.86 f
  U5844/ZN (AOI21_X4)                                     0.03       1.89 r
  U11364/ZN (XNOR2_X2)                                    0.07       1.96 r
  U6544/ZN (NOR2_X4)                                      0.02       1.98 f
  U11597/ZN (INV_X4)                                      0.02       1.99 r
  U5838/ZN (NOR2_X2)                                      0.01       2.01 f
  U11599/Z (MUX2_X2)                                      0.12       2.13 f
  U4383/ZN (INV_X2)                                       0.03       2.15 r
  U7100/ZN (OAI21_X2)                                     0.02       2.17 f
  U11613/ZN (NAND3_X2)                                    0.04       2.21 r
  U5833/ZN (INV_X2)                                       0.01       2.22 f
  U11699/Z (MUX2_X2)                                      0.11       2.34 f
  U11701/ZN (NAND2_X2)                                    0.03       2.36 r
  ex_mem/product_in_q_reg[0]/D (DFFR_X1)                  0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[0]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.17


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U5914/ZN (OAI211_X2)                                    0.04       1.19 f
  U9257/ZN (OAI21_X4)                                     0.04       1.23 r
  U4698/ZN (NAND2_X4)                                     0.02       1.24 f
  U7546/ZN (NAND2_X4)                                     0.02       1.27 r
  U7330/ZN (INV_X4)                                       0.01       1.28 f
  U7328/ZN (NAND2_X4)                                     0.02       1.30 r
  U7329/ZN (NAND2_X4)                                     0.02       1.32 f
  U7331/ZN (INV_X8)                                       0.02       1.34 r
  U7477/ZN (NAND2_X4)                                     0.01       1.35 f
  U7270/ZN (OAI211_X4)                                    0.05       1.40 r
  U7809/ZN (NAND2_X4)                                     0.02       1.42 f
  U7760/ZN (NAND2_X4)                                     0.03       1.45 r
  U7759/ZN (NAND3_X4)                                     0.03       1.48 f
  U7332/ZN (AOI22_X4)                                     0.05       1.53 r
  U9351/ZN (XNOR2_X2)                                     0.07       1.60 r
  U7061/ZN (NAND2_X4)                                     0.03       1.63 f
  U7057/ZN (NAND2_X4)                                     0.03       1.65 r
  U7598/ZN (OAI211_X2)                                    0.03       1.69 f
  U4334/ZN (OAI21_X2)                                     0.05       1.74 r
  U9402/ZN (XNOR2_X2)                                     0.07       1.81 r
  U9403/ZN (INV_X4)                                       0.01       1.82 f
  U7872/ZN (NAND2_X4)                                     0.03       1.85 r
  U4955/Z (BUF_X4)                                        0.05       1.90 r
  U9112/ZN (AND2_X2)                                      0.05       1.95 r
  U4564/ZN (AOI21_X2)                                     0.02       1.97 f
  U7402/ZN (XNOR2_X2)                                     0.06       2.03 f
  U4434/Z (MUX2_X2)                                       0.10       2.14 f
  U4435/ZN (INV_X2)                                       0.03       2.16 r
  U6416/ZN (OAI21_X2)                                     0.03       2.19 f
  U8272/ZN (OAI21_X4)                                     0.04       2.23 r
  U11219/ZN (XNOR2_X2)                                    0.06       2.30 r
  U5839/ZN (NAND2_X4)                                     0.02       2.32 f
  U5841/ZN (NAND4_X4)                                     0.04       2.36 r
  ex_mem/product_in_q_reg[20]/D (DFFR_X1)                 0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[20]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.17


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9323/ZN (INV_X4)                        0.02       1.37 r
  U7391/ZN (NAND2_X4)                      0.02       1.38 f
  U7515/ZN (NAND2_X4)                      0.02       1.41 r
  U6421/ZN (NAND2_X4)                      0.02       1.43 f
  U6497/ZN (NAND2_X2)                      0.03       1.45 r
  U9337/ZN (INV_X4)                        0.01       1.47 f
  U9339/ZN (OAI21_X4)                      0.04       1.50 r
  U6063/ZN (NAND2_X4)                      0.02       1.53 f
  U9547/ZN (NAND2_X2)                      0.04       1.57 r
  U4402/ZN (INV_X4)                        0.01       1.58 f
  U4910/ZN (OAI211_X4)                     0.04       1.62 r
  U6642/ZN (NAND2_X4)                      0.02       1.63 f
  U9404/ZN (XNOR2_X2)                      0.07       1.70 f
  U4594/ZN (INV_X4)                        0.02       1.72 r
  U7586/ZN (NAND2_X4)                      0.01       1.74 f
  U6291/ZN (NAND2_X4)                      0.03       1.76 r
  U7713/ZN (INV_X4)                        0.01       1.77 f
  U9486/ZN (OAI21_X4)                      0.04       1.81 r
  U4404/ZN (NAND2_X4)                      0.02       1.83 f
  U9487/ZN (XNOR2_X2)                      0.06       1.90 f
  U6800/Z (MUX2_X2)                        0.10       1.99 f
  U6295/ZN (NAND2_X4)                      0.03       2.02 r
  U5827/ZN (NAND2_X2)                      0.03       2.05 f
  U10505/ZN (OAI21_X4)                     0.05       2.10 r
  U10506/ZN (INV_X4)                       0.01       2.12 f
  U6862/ZN (OAI21_X4)                      0.04       2.15 r
  U10507/ZN (INV_X4)                       0.01       2.17 f
  U10508/ZN (OAI21_X4)                     0.03       2.20 r
  U10509/ZN (XNOR2_X2)                     0.06       2.26 r
  U5842/ZN (NAND2_X4)                      0.02       2.28 f
  U6861/ZN (NAND4_X4)                      0.04       2.32 r
  U7765/ZN (NAND2_X4)                      0.02       2.34 f
  U7722/ZN (NAND2_X4)                      0.02       2.36 r
  ex_mem/aluRes_q_reg[18]/D (DFFR_X1)      0.00       2.36 r
  data arrival time                                   2.36

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[18]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.17


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U5914/ZN (OAI211_X2)                                    0.04       1.19 f
  U9257/ZN (OAI21_X4)                                     0.04       1.23 r
  U4698/ZN (NAND2_X4)                                     0.02       1.24 f
  U7546/ZN (NAND2_X4)                                     0.02       1.27 r
  U7330/ZN (INV_X4)                                       0.01       1.28 f
  U7328/ZN (NAND2_X4)                                     0.02       1.30 r
  U7329/ZN (NAND2_X4)                                     0.02       1.32 f
  U7331/ZN (INV_X8)                                       0.02       1.34 r
  U7477/ZN (NAND2_X4)                                     0.01       1.35 f
  U7270/ZN (OAI211_X4)                                    0.05       1.40 r
  U7809/ZN (NAND2_X4)                                     0.02       1.42 f
  U7760/ZN (NAND2_X4)                                     0.03       1.45 r
  U7759/ZN (NAND3_X4)                                     0.03       1.48 f
  U7332/ZN (AOI22_X4)                                     0.05       1.53 r
  U9351/ZN (XNOR2_X2)                                     0.07       1.60 r
  U7061/ZN (NAND2_X4)                                     0.03       1.63 f
  U7057/ZN (NAND2_X4)                                     0.03       1.65 r
  U7598/ZN (OAI211_X2)                                    0.03       1.69 f
  U4334/ZN (OAI21_X2)                                     0.05       1.74 r
  U9402/ZN (XNOR2_X2)                                     0.07       1.81 r
  U9403/ZN (INV_X4)                                       0.01       1.82 f
  U7872/ZN (NAND2_X4)                                     0.03       1.85 r
  U4955/Z (BUF_X4)                                        0.05       1.90 r
  U9112/ZN (AND2_X2)                                      0.05       1.95 r
  U4564/ZN (AOI21_X2)                                     0.02       1.97 f
  U7402/ZN (XNOR2_X2)                                     0.06       2.03 f
  U4434/Z (MUX2_X2)                                       0.10       2.14 f
  U4435/ZN (INV_X2)                                       0.03       2.16 r
  U6416/ZN (OAI21_X2)                                     0.03       2.19 f
  U10121/ZN (INV_X4)                                      0.02       2.21 r
  U10122/ZN (XNOR2_X2)                                    0.06       2.27 r
  U4396/ZN (NAND2_X4)                                     0.02       2.29 f
  U5847/ZN (NAND4_X4)                                     0.04       2.33 r
  ex_mem/product_in_q_reg[19]/D (DFFR_X1)                 0.00       2.33 r
  data arrival time                                                  2.33

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[19]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9323/ZN (INV_X4)                                       0.02       1.37 r
  U7391/ZN (NAND2_X4)                                     0.02       1.38 f
  U7515/ZN (NAND2_X4)                                     0.02       1.41 r
  U6421/ZN (NAND2_X4)                                     0.02       1.43 f
  U6497/ZN (NAND2_X2)                                     0.03       1.45 r
  U9337/ZN (INV_X4)                                       0.01       1.47 f
  U9339/ZN (OAI21_X4)                                     0.04       1.50 r
  U6063/ZN (NAND2_X4)                                     0.02       1.53 f
  U9547/ZN (NAND2_X2)                                     0.04       1.57 r
  U4402/ZN (INV_X4)                                       0.01       1.58 f
  U4910/ZN (OAI211_X4)                                    0.04       1.62 r
  U6642/ZN (NAND2_X4)                                     0.02       1.63 f
  U9404/ZN (XNOR2_X2)                                     0.07       1.70 f
  U4594/ZN (INV_X4)                                       0.02       1.72 r
  U7586/ZN (NAND2_X4)                                     0.01       1.74 f
  U6291/ZN (NAND2_X4)                                     0.03       1.76 r
  U7713/ZN (INV_X4)                                       0.01       1.77 f
  U9486/ZN (OAI21_X4)                                     0.04       1.81 r
  U4404/ZN (NAND2_X4)                                     0.02       1.83 f
  U9487/ZN (XNOR2_X2)                                     0.06       1.90 f
  U6800/Z (MUX2_X2)                                       0.10       1.99 f
  U6295/ZN (NAND2_X4)                                     0.03       2.02 r
  U5827/ZN (NAND2_X2)                                     0.03       2.05 f
  U10505/ZN (OAI21_X4)                                    0.05       2.10 r
  U10506/ZN (INV_X4)                                      0.01       2.12 f
  U6862/ZN (OAI21_X4)                                     0.04       2.15 r
  U10507/ZN (INV_X4)                                      0.01       2.17 f
  U10508/ZN (OAI21_X4)                                    0.03       2.20 r
  U10509/ZN (XNOR2_X2)                                    0.06       2.26 r
  U5842/ZN (NAND2_X4)                                     0.02       2.28 f
  U6861/ZN (NAND4_X4)                                     0.04       2.32 r
  ex_mem/product_in_q_reg[18]/D (DFFR_X1)                 0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[18]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9323/ZN (INV_X4)                        0.02       1.37 r
  U7391/ZN (NAND2_X4)                      0.02       1.38 f
  U7515/ZN (NAND2_X4)                      0.02       1.41 r
  U6421/ZN (NAND2_X4)                      0.02       1.43 f
  U6497/ZN (NAND2_X2)                      0.03       1.45 r
  U9337/ZN (INV_X4)                        0.01       1.47 f
  U9339/ZN (OAI21_X4)                      0.04       1.50 r
  U6063/ZN (NAND2_X4)                      0.02       1.53 f
  U9547/ZN (NAND2_X2)                      0.04       1.57 r
  U4402/ZN (INV_X4)                        0.01       1.58 f
  U4910/ZN (OAI211_X4)                     0.04       1.62 r
  U6642/ZN (NAND2_X4)                      0.02       1.63 f
  U9404/ZN (XNOR2_X2)                      0.07       1.70 f
  U4594/ZN (INV_X4)                        0.02       1.72 r
  U7586/ZN (NAND2_X4)                      0.01       1.74 f
  U6291/ZN (NAND2_X4)                      0.03       1.76 r
  U7713/ZN (INV_X4)                        0.01       1.77 f
  U9486/ZN (OAI21_X4)                      0.04       1.81 r
  U4404/ZN (NAND2_X4)                      0.02       1.83 f
  U9487/ZN (XNOR2_X2)                      0.06       1.90 f
  U6800/Z (MUX2_X2)                        0.10       1.99 f
  U6295/ZN (NAND2_X4)                      0.03       2.02 r
  U5827/ZN (NAND2_X2)                      0.03       2.05 f
  U10505/ZN (OAI21_X4)                     0.05       2.10 r
  U10506/ZN (INV_X4)                       0.01       2.12 f
  U6862/ZN (OAI21_X4)                      0.04       2.15 r
  U10736/ZN (XNOR2_X2)                     0.07       2.22 r
  U4387/ZN (AOI21_X4)                      0.03       2.25 f
  U10741/ZN (NAND3_X4)                     0.03       2.27 r
  U4385/ZN (NAND2_X4)                      0.02       2.29 f
  U4386/ZN (NAND2_X4)                      0.02       2.31 r
  ex_mem/aluRes_q_reg[17]/D (DFFR_X2)      0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[17]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.12


  Startpoint: id_ex/busA_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busA_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busA_sel_q_reg[0]/QN (DFFR_X2)                    0.14       0.14 r
  U7653/ZN (NAND2_X2)                                     0.03       0.17 f
  U8734/ZN (NOR2_X4)                                      0.05       0.22 r
  U7571/ZN (INV_X16)                                      0.02       0.24 f
  U7977/ZN (INV_X32)                                      0.03       0.27 r
  U7979/ZN (INV_X32)                                      0.02       0.28 f
  U4591/ZN (NOR3_X1)                                      0.05       0.33 r
  U6905/ZN (NOR2_X2)                                      0.04       0.38 f
  U8941/ZN (NAND3_X4)                                     0.04       0.42 r
  U4384/ZN (INV_X16)                                      0.01       0.43 f
  U4389/ZN (XNOR2_X2)                                     0.06       0.49 f
  U9566/ZN (XNOR2_X2)                                     0.07       0.56 f
  U9567/ZN (NAND2_X2)                                     0.03       0.59 r
  U9568/ZN (NAND2_X2)                                     0.02       0.61 f
  U9569/ZN (INV_X4)                                       0.03       0.64 r
  U9574/ZN (OAI21_X4)                                     0.02       0.66 f
  U9577/ZN (AOI22_X2)                                     0.07       0.72 r
  U4415/ZN (OAI22_X4)                                     0.04       0.76 f
  U4464/ZN (AOI22_X1)                                     0.09       0.85 r
  U5285/ZN (OAI22_X2)                                     0.05       0.90 f
  U8614/ZN (AOI22_X2)                                     0.07       0.97 r
  U8285/ZN (OAI22_X4)                                     0.04       1.01 f
  U8617/ZN (AOI22_X2)                                     0.07       1.08 r
  U6542/ZN (OAI22_X4)                                     0.04       1.12 f
  U6759/ZN (AOI22_X4)                                     0.06       1.18 r
  U6971/ZN (OAI22_X4)                                     0.04       1.22 f
  U7103/ZN (AOI22_X4)                                     0.05       1.27 r
  U6970/ZN (OAI22_X4)                                     0.04       1.31 f
  U5837/ZN (NAND2_X4)                                     0.03       1.34 r
  U9594/ZN (INV_X4)                                       0.01       1.35 f
  U9595/ZN (AOI21_X4)                                     0.06       1.41 r
  U9596/ZN (INV_X4)                                       0.01       1.42 f
  U9598/ZN (AOI22_X2)                                     0.06       1.48 r
  U9599/ZN (INV_X4)                                       0.01       1.49 f
  U5862/ZN (AOI22_X4)                                     0.05       1.54 r
  U6969/ZN (OAI22_X4)                                     0.04       1.58 f
  U6758/ZN (NAND2_X4)                                     0.03       1.61 r
  U5262/ZN (NAND3_X2)                                     0.02       1.63 f
  U7831/ZN (AOI21_X4)                                     0.05       1.68 r
  U10175/ZN (NOR2_X4)                                     0.02       1.70 f
  U10195/ZN (NOR2_X4)                                     0.03       1.73 r
  U10212/ZN (OAI21_X4)                                    0.02       1.75 f
  U5084/ZN (INV_X4)                                       0.02       1.77 r
  U7102/ZN (OAI22_X4)                                     0.03       1.80 f
  U5843/ZN (NAND2_X4)                                     0.04       1.84 r
  U5845/ZN (NAND2_X4)                                     0.02       1.86 f
  U5844/ZN (AOI21_X4)                                     0.03       1.89 r
  U11364/ZN (XNOR2_X2)                                    0.07       1.96 r
  U6544/ZN (NOR2_X4)                                      0.02       1.98 f
  U11597/ZN (INV_X4)                                      0.02       1.99 r
  U5838/ZN (NOR2_X2)                                      0.01       2.01 f
  U11599/Z (MUX2_X2)                                      0.12       2.13 f
  U4382/ZN (AOI21_X2)                                     0.05       2.18 r
  U11613/ZN (NAND3_X2)                                    0.03       2.21 f
  U11615/ZN (AOI22_X2)                                    0.05       2.26 r
  U5832/ZN (NAND3_X2)                                     0.03       2.29 f
  ex_mem/aluRes_q_reg[0]/D (DFFR_X2)                      0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/aluRes_q_reg[0]/CK (DFFR_X2)                     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9323/ZN (INV_X4)                                       0.02       1.37 r
  U7391/ZN (NAND2_X4)                                     0.02       1.38 f
  U7515/ZN (NAND2_X4)                                     0.02       1.41 r
  U6421/ZN (NAND2_X4)                                     0.02       1.43 f
  U6497/ZN (NAND2_X2)                                     0.03       1.45 r
  U9337/ZN (INV_X4)                                       0.01       1.47 f
  U9339/ZN (OAI21_X4)                                     0.04       1.50 r
  U6063/ZN (NAND2_X4)                                     0.02       1.53 f
  U9547/ZN (NAND2_X2)                                     0.04       1.57 r
  U4402/ZN (INV_X4)                                       0.01       1.58 f
  U4910/ZN (OAI211_X4)                                    0.04       1.62 r
  U6642/ZN (NAND2_X4)                                     0.02       1.63 f
  U9404/ZN (XNOR2_X2)                                     0.07       1.70 f
  U4594/ZN (INV_X4)                                       0.02       1.72 r
  U7586/ZN (NAND2_X4)                                     0.01       1.74 f
  U6291/ZN (NAND2_X4)                                     0.03       1.76 r
  U7713/ZN (INV_X4)                                       0.01       1.77 f
  U9486/ZN (OAI21_X4)                                     0.04       1.81 r
  U4404/ZN (NAND2_X4)                                     0.02       1.83 f
  U9487/ZN (XNOR2_X2)                                     0.06       1.90 f
  U6800/Z (MUX2_X2)                                       0.10       1.99 f
  U6295/ZN (NAND2_X4)                                     0.03       2.02 r
  U5827/ZN (NAND2_X2)                                     0.03       2.05 f
  U10505/ZN (OAI21_X4)                                    0.05       2.10 r
  U10506/ZN (INV_X4)                                      0.01       2.12 f
  U6862/ZN (OAI21_X4)                                     0.04       2.15 r
  U10736/ZN (XNOR2_X2)                                    0.07       2.22 r
  U4387/ZN (AOI21_X4)                                     0.03       2.25 f
  U10741/ZN (NAND3_X4)                                    0.03       2.27 r
  ex_mem/product_in_q_reg[17]/D (DFFR_X1)                 0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[17]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9323/ZN (INV_X4)                        0.02       1.37 r
  U7391/ZN (NAND2_X4)                      0.02       1.38 f
  U7515/ZN (NAND2_X4)                      0.02       1.41 r
  U6421/ZN (NAND2_X4)                      0.02       1.43 f
  U6497/ZN (NAND2_X2)                      0.03       1.45 r
  U9337/ZN (INV_X4)                        0.01       1.47 f
  U9339/ZN (OAI21_X4)                      0.04       1.50 r
  U6063/ZN (NAND2_X4)                      0.02       1.53 f
  U9547/ZN (NAND2_X2)                      0.04       1.57 r
  U4402/ZN (INV_X4)                        0.01       1.58 f
  U4910/ZN (OAI211_X4)                     0.04       1.62 r
  U6642/ZN (NAND2_X4)                      0.02       1.63 f
  U9404/ZN (XNOR2_X2)                      0.07       1.70 f
  U4594/ZN (INV_X4)                        0.02       1.72 r
  U7586/ZN (NAND2_X4)                      0.01       1.74 f
  U6291/ZN (NAND2_X4)                      0.03       1.76 r
  U7713/ZN (INV_X4)                        0.01       1.77 f
  U9486/ZN (OAI21_X4)                      0.04       1.81 r
  U4404/ZN (NAND2_X4)                      0.02       1.83 f
  U9487/ZN (XNOR2_X2)                      0.06       1.90 f
  U6800/Z (MUX2_X2)                        0.10       1.99 f
  U6295/ZN (NAND2_X4)                      0.03       2.02 r
  U5827/ZN (NAND2_X2)                      0.03       2.05 f
  U10505/ZN (OAI21_X4)                     0.05       2.10 r
  U11286/ZN (XNOR2_X2)                     0.07       2.17 r
  U11287/ZN (AOI21_X4)                     0.03       2.20 f
  U11288/ZN (NAND3_X4)                     0.03       2.22 r
  U5831/ZN (NAND2_X4)                      0.02       2.24 f
  U5830/ZN (NAND2_X4)                      0.02       2.26 r
  ex_mem/aluRes_q_reg[16]/D (DFFR_X2)      0.00       2.26 r
  data arrival time                                   2.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[16]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.06


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9323/ZN (INV_X4)                        0.02       1.37 r
  U7391/ZN (NAND2_X4)                      0.02       1.38 f
  U7515/ZN (NAND2_X4)                      0.02       1.41 r
  U6421/ZN (NAND2_X4)                      0.02       1.43 f
  U6497/ZN (NAND2_X2)                      0.03       1.45 r
  U9337/ZN (INV_X4)                        0.01       1.47 f
  U9339/ZN (OAI21_X4)                      0.04       1.50 r
  U6063/ZN (NAND2_X4)                      0.02       1.53 f
  U9547/ZN (NAND2_X2)                      0.04       1.57 r
  U4402/ZN (INV_X4)                        0.01       1.58 f
  U4910/ZN (OAI211_X4)                     0.04       1.62 r
  U6642/ZN (NAND2_X4)                      0.02       1.63 f
  U9404/ZN (XNOR2_X2)                      0.07       1.70 f
  U4594/ZN (INV_X4)                        0.02       1.72 r
  U7586/ZN (NAND2_X4)                      0.01       1.74 f
  U6291/ZN (NAND2_X4)                      0.03       1.76 r
  U7713/ZN (INV_X4)                        0.01       1.77 f
  U9486/ZN (OAI21_X4)                      0.04       1.81 r
  U4404/ZN (NAND2_X4)                      0.02       1.83 f
  U9487/ZN (XNOR2_X2)                      0.06       1.90 f
  U6800/Z (MUX2_X2)                        0.10       1.99 f
  U6295/ZN (NAND2_X4)                      0.03       2.02 r
  U5827/ZN (NAND2_X2)                      0.03       2.05 f
  U11297/ZN (XNOR2_X2)                     0.07       2.12 f
  U4368/ZN (AOI21_X4)                      0.03       2.15 r
  U5828/ZN (NAND3_X2)                      0.03       2.18 f
  U11299/ZN (NAND2_X2)                     0.03       2.21 r
  U11300/ZN (NAND2_X2)                     0.02       2.23 f
  ex_mem/aluRes_q_reg[15]/D (DFFR_X2)      0.00       2.23 f
  data arrival time                                   2.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[15]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.04


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9323/ZN (INV_X4)                                       0.02       1.37 r
  U7391/ZN (NAND2_X4)                                     0.02       1.38 f
  U7515/ZN (NAND2_X4)                                     0.02       1.41 r
  U6421/ZN (NAND2_X4)                                     0.02       1.43 f
  U6497/ZN (NAND2_X2)                                     0.03       1.45 r
  U9337/ZN (INV_X4)                                       0.01       1.47 f
  U9339/ZN (OAI21_X4)                                     0.04       1.50 r
  U6063/ZN (NAND2_X4)                                     0.02       1.53 f
  U9547/ZN (NAND2_X2)                                     0.04       1.57 r
  U4402/ZN (INV_X4)                                       0.01       1.58 f
  U4910/ZN (OAI211_X4)                                    0.04       1.62 r
  U6642/ZN (NAND2_X4)                                     0.02       1.63 f
  U9404/ZN (XNOR2_X2)                                     0.07       1.70 f
  U4594/ZN (INV_X4)                                       0.02       1.72 r
  U7586/ZN (NAND2_X4)                                     0.01       1.74 f
  U6291/ZN (NAND2_X4)                                     0.03       1.76 r
  U7713/ZN (INV_X4)                                       0.01       1.77 f
  U9486/ZN (OAI21_X4)                                     0.04       1.81 r
  U4404/ZN (NAND2_X4)                                     0.02       1.83 f
  U9487/ZN (XNOR2_X2)                                     0.06       1.90 f
  U6800/Z (MUX2_X2)                                       0.10       1.99 f
  U6295/ZN (NAND2_X4)                                     0.03       2.02 r
  U5827/ZN (NAND2_X2)                                     0.03       2.05 f
  U10505/ZN (OAI21_X4)                                    0.05       2.10 r
  U11286/ZN (XNOR2_X2)                                    0.07       2.17 r
  U11287/ZN (AOI21_X4)                                    0.03       2.20 f
  U11288/ZN (NAND3_X4)                                    0.03       2.22 r
  ex_mem/product_in_q_reg[16]/D (DFFR_X1)                 0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[16]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9323/ZN (INV_X4)                                       0.02       1.37 r
  U7391/ZN (NAND2_X4)                                     0.02       1.38 f
  U7515/ZN (NAND2_X4)                                     0.02       1.41 r
  U6421/ZN (NAND2_X4)                                     0.02       1.43 f
  U6497/ZN (NAND2_X2)                                     0.03       1.45 r
  U9337/ZN (INV_X4)                                       0.01       1.47 f
  U9339/ZN (OAI21_X4)                                     0.04       1.50 r
  U6063/ZN (NAND2_X4)                                     0.02       1.53 f
  U9547/ZN (NAND2_X2)                                     0.04       1.57 r
  U4402/ZN (INV_X4)                                       0.01       1.58 f
  U4910/ZN (OAI211_X4)                                    0.04       1.62 r
  U6642/ZN (NAND2_X4)                                     0.02       1.63 f
  U9404/ZN (XNOR2_X2)                                     0.07       1.70 f
  U4594/ZN (INV_X4)                                       0.02       1.72 r
  U7586/ZN (NAND2_X4)                                     0.01       1.74 f
  U6291/ZN (NAND2_X4)                                     0.03       1.76 r
  U7713/ZN (INV_X4)                                       0.01       1.77 f
  U9486/ZN (OAI21_X4)                                     0.04       1.81 r
  U4404/ZN (NAND2_X4)                                     0.02       1.83 f
  U9487/ZN (XNOR2_X2)                                     0.06       1.90 f
  U6800/Z (MUX2_X2)                                       0.10       1.99 f
  U6295/ZN (NAND2_X4)                                     0.03       2.02 r
  U5827/ZN (NAND2_X2)                                     0.03       2.05 f
  U11297/ZN (XNOR2_X2)                                    0.07       2.12 f
  U4368/ZN (AOI21_X4)                                     0.03       2.15 r
  U5828/ZN (NAND3_X2)                                     0.03       2.18 f
  ex_mem/product_in_q_reg[15]/D (DFFR_X1)                 0.00       2.18 f
  data arrival time                                                  2.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[15]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.99


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6201/ZN (NAND2_X4)                      0.03       0.68 f
  U12011/ZN (INV_X8)                       0.02       0.70 r
  U6270/ZN (NOR2_X4)                       0.02       0.72 f
  U6680/ZN (XNOR2_X2)                      0.06       0.78 f
  U9145/ZN (INV_X4)                        0.02       0.80 r
  U7641/ZN (NOR2_X4)                       0.01       0.81 f
  U9146/ZN (NOR2_X4)                       0.03       0.85 r
  U6361/ZN (NAND2_X4)                      0.02       0.86 f
  U7227/ZN (NAND2_X4)                      0.03       0.89 r
  U4363/ZN (INV_X8)                        0.01       0.90 f
  U6117/ZN (NOR2_X4)                       0.03       0.93 r
  U6716/ZN (XNOR2_X2)                      0.07       1.00 r
  U7604/ZN (NOR2_X4)                       0.02       1.02 f
  U4496/ZN (INV_X8)                        0.02       1.04 r
  U6956/ZN (NAND2_X4)                      0.01       1.06 f
  U7022/ZN (NAND2_X4)                      0.03       1.09 r
  U9250/ZN (XNOR2_X2)                      0.06       1.15 r
  U6591/ZN (XNOR2_X2)                      0.07       1.22 r
  U6401/ZN (INV_X2)                        0.02       1.25 f
  U4674/ZN (OAI21_X4)                      0.03       1.28 r
  U9322/ZN (XNOR2_X2)                      0.07       1.35 r
  U9323/ZN (INV_X4)                        0.01       1.36 f
  U7391/ZN (NAND2_X4)                      0.03       1.39 r
  U7515/ZN (NAND2_X4)                      0.02       1.41 f
  U6421/ZN (NAND2_X4)                      0.03       1.44 r
  U4422/ZN (NAND2_X2)                      0.02       1.46 f
  U4882/ZN (NAND3_X1)                      0.04       1.50 r
  U7782/ZN (NAND2_X2)                      0.02       1.52 f
  U6066/ZN (XNOR2_X2)                      0.07       1.59 f
  U4441/ZN (INV_X2)                        0.03       1.62 r
  U5825/ZN (NAND2_X4)                      0.02       1.64 f
  U6514/ZN (NAND2_X4)                      0.02       1.66 r
  U9448/ZN (XNOR2_X2)                      0.07       1.73 r
  U9449/ZN (INV_X4)                        0.02       1.75 f
  U5818/Z (MUX2_X2)                        0.10       1.85 f
  U6601/ZN (NAND2_X4)                      0.03       1.88 r
  U5823/ZN (INV_X4)                        0.01       1.89 f
  U6296/ZN (OAI21_X4)                      0.03       1.92 r
  U4825/ZN (NAND2_X4)                      0.02       1.94 f
  U5906/ZN (NAND2_X4)                      0.03       1.97 r
  U9931/ZN (INV_X4)                        0.01       1.98 f
  U6026/ZN (OAI21_X1)                      0.06       2.04 r
  U9932/ZN (XNOR2_X2)                      0.08       2.12 r
  U9966/ZN (AOI22_X2)                      0.03       2.15 f
  U9967/ZN (NAND4_X2)                      0.04       2.18 r
  ex_mem/aluRes_q_reg[14]/D (DFFR_X2)      0.00       2.18 r
  data arrival time                                   2.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[14]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.99


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6201/ZN (NAND2_X4)                                     0.03       0.68 f
  U12011/ZN (INV_X8)                                      0.02       0.70 r
  U6270/ZN (NOR2_X4)                                      0.02       0.72 f
  U6680/ZN (XNOR2_X2)                                     0.06       0.78 f
  U9145/ZN (INV_X4)                                       0.02       0.80 r
  U7641/ZN (NOR2_X4)                                      0.01       0.81 f
  U9146/ZN (NOR2_X4)                                      0.03       0.85 r
  U6361/ZN (NAND2_X4)                                     0.02       0.86 f
  U7227/ZN (NAND2_X4)                                     0.03       0.89 r
  U4363/ZN (INV_X8)                                       0.01       0.90 f
  U6117/ZN (NOR2_X4)                                      0.03       0.93 r
  U6716/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7604/ZN (NOR2_X4)                                      0.02       1.02 f
  U4496/ZN (INV_X8)                                       0.02       1.04 r
  U6956/ZN (NAND2_X4)                                     0.01       1.06 f
  U7022/ZN (NAND2_X4)                                     0.03       1.09 r
  U9250/ZN (XNOR2_X2)                                     0.06       1.15 r
  U6591/ZN (XNOR2_X2)                                     0.07       1.22 r
  U6401/ZN (INV_X2)                                       0.02       1.25 f
  U4674/ZN (OAI21_X4)                                     0.03       1.28 r
  U9322/ZN (XNOR2_X2)                                     0.07       1.35 r
  U9323/ZN (INV_X4)                                       0.01       1.36 f
  U7391/ZN (NAND2_X4)                                     0.03       1.39 r
  U7515/ZN (NAND2_X4)                                     0.02       1.41 f
  U6421/ZN (NAND2_X4)                                     0.03       1.44 r
  U4422/ZN (NAND2_X2)                                     0.02       1.46 f
  U4882/ZN (NAND3_X1)                                     0.04       1.50 r
  U7782/ZN (NAND2_X2)                                     0.02       1.52 f
  U6066/ZN (XNOR2_X2)                                     0.07       1.59 f
  U4441/ZN (INV_X2)                                       0.03       1.62 r
  U5825/ZN (NAND2_X4)                                     0.02       1.64 f
  U6514/ZN (NAND2_X4)                                     0.02       1.66 r
  U9448/ZN (XNOR2_X2)                                     0.07       1.73 r
  U9449/ZN (INV_X4)                                       0.02       1.75 f
  U5818/Z (MUX2_X2)                                       0.10       1.85 f
  U6601/ZN (NAND2_X4)                                     0.03       1.88 r
  U5823/ZN (INV_X4)                                       0.01       1.89 f
  U6296/ZN (OAI21_X4)                                     0.03       1.92 r
  U4825/ZN (NAND2_X4)                                     0.02       1.94 f
  U5906/ZN (NAND2_X4)                                     0.03       1.97 r
  U9931/ZN (INV_X4)                                       0.01       1.98 f
  U6026/ZN (OAI21_X1)                                     0.06       2.04 r
  U9932/ZN (XNOR2_X2)                                     0.08       2.12 r
  U11621/ZN (INV_X4)                                      0.01       2.13 f
  U5810/ZN (OAI211_X4)                                    0.03       2.17 r
  ex_mem/product_in_q_reg[14]/D (DFFR_X1)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[14]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6201/ZN (NAND2_X4)                                     0.03       0.68 f
  U12011/ZN (INV_X8)                                      0.02       0.70 r
  U6270/ZN (NOR2_X4)                                      0.02       0.72 f
  U6680/ZN (XNOR2_X2)                                     0.06       0.78 f
  U9145/ZN (INV_X4)                                       0.02       0.80 r
  U7641/ZN (NOR2_X4)                                      0.01       0.81 f
  U9146/ZN (NOR2_X4)                                      0.03       0.85 r
  U6361/ZN (NAND2_X4)                                     0.02       0.86 f
  U7227/ZN (NAND2_X4)                                     0.03       0.89 r
  U4363/ZN (INV_X8)                                       0.01       0.90 f
  U6117/ZN (NOR2_X4)                                      0.03       0.93 r
  U6716/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7604/ZN (NOR2_X4)                                      0.02       1.02 f
  U4496/ZN (INV_X8)                                       0.02       1.04 r
  U6956/ZN (NAND2_X4)                                     0.01       1.06 f
  U7022/ZN (NAND2_X4)                                     0.03       1.09 r
  U9250/ZN (XNOR2_X2)                                     0.06       1.15 r
  U6591/ZN (XNOR2_X2)                                     0.07       1.22 r
  U6401/ZN (INV_X2)                                       0.02       1.25 f
  U4674/ZN (OAI21_X4)                                     0.03       1.28 r
  U9322/ZN (XNOR2_X2)                                     0.07       1.35 r
  U9323/ZN (INV_X4)                                       0.01       1.36 f
  U7391/ZN (NAND2_X4)                                     0.03       1.39 r
  U7515/ZN (NAND2_X4)                                     0.02       1.41 f
  U6421/ZN (NAND2_X4)                                     0.03       1.44 r
  U4422/ZN (NAND2_X2)                                     0.02       1.46 f
  U4882/ZN (NAND3_X1)                                     0.04       1.50 r
  U7782/ZN (NAND2_X2)                                     0.02       1.52 f
  U6066/ZN (XNOR2_X2)                                     0.07       1.59 f
  U4441/ZN (INV_X2)                                       0.03       1.62 r
  U5825/ZN (NAND2_X4)                                     0.02       1.64 f
  U6514/ZN (NAND2_X4)                                     0.02       1.66 r
  U9448/ZN (XNOR2_X2)                                     0.07       1.73 r
  U9449/ZN (INV_X4)                                       0.02       1.75 f
  U5818/Z (MUX2_X2)                                       0.10       1.85 f
  U6601/ZN (NAND2_X4)                                     0.03       1.88 r
  U5823/ZN (INV_X4)                                       0.01       1.89 f
  U6296/ZN (OAI21_X4)                                     0.03       1.92 r
  U4825/ZN (NAND2_X4)                                     0.02       1.94 f
  U5906/ZN (NAND2_X4)                                     0.03       1.97 r
  U11382/ZN (XNOR2_X2)                                    0.07       2.05 r
  U11673/ZN (INV_X4)                                      0.01       2.06 f
  U11674/ZN (OAI22_X2)                                    0.04       2.10 r
  U7470/ZN (NOR2_X2)                                      0.03       2.13 f
  U11676/ZN (INV_X4)                                      0.02       2.15 r
  ex_mem/product_in_q_reg[13]/D (DFFR_X1)                 0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[13]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.95


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6201/ZN (NAND2_X4)                      0.03       0.68 f
  U12011/ZN (INV_X8)                       0.02       0.70 r
  U6270/ZN (NOR2_X4)                       0.02       0.72 f
  U6680/ZN (XNOR2_X2)                      0.06       0.78 f
  U9145/ZN (INV_X4)                        0.02       0.80 r
  U7641/ZN (NOR2_X4)                       0.01       0.81 f
  U9146/ZN (NOR2_X4)                       0.03       0.85 r
  U6361/ZN (NAND2_X4)                      0.02       0.86 f
  U7227/ZN (NAND2_X4)                      0.03       0.89 r
  U4363/ZN (INV_X8)                        0.01       0.90 f
  U6117/ZN (NOR2_X4)                       0.03       0.93 r
  U6716/ZN (XNOR2_X2)                      0.07       1.00 r
  U7604/ZN (NOR2_X4)                       0.02       1.02 f
  U4496/ZN (INV_X8)                        0.02       1.04 r
  U6956/ZN (NAND2_X4)                      0.01       1.06 f
  U7022/ZN (NAND2_X4)                      0.03       1.09 r
  U9250/ZN (XNOR2_X2)                      0.06       1.15 r
  U6591/ZN (XNOR2_X2)                      0.07       1.22 r
  U6401/ZN (INV_X2)                        0.02       1.25 f
  U4674/ZN (OAI21_X4)                      0.03       1.28 r
  U9322/ZN (XNOR2_X2)                      0.07       1.35 r
  U9323/ZN (INV_X4)                        0.01       1.36 f
  U7391/ZN (NAND2_X4)                      0.03       1.39 r
  U7515/ZN (NAND2_X4)                      0.02       1.41 f
  U6421/ZN (NAND2_X4)                      0.03       1.44 r
  U4422/ZN (NAND2_X2)                      0.02       1.46 f
  U4882/ZN (NAND3_X1)                      0.04       1.50 r
  U7782/ZN (NAND2_X2)                      0.02       1.52 f
  U6066/ZN (XNOR2_X2)                      0.07       1.59 f
  U4441/ZN (INV_X2)                        0.03       1.62 r
  U5825/ZN (NAND2_X4)                      0.02       1.64 f
  U6514/ZN (NAND2_X4)                      0.02       1.66 r
  U9448/ZN (XNOR2_X2)                      0.07       1.73 r
  U9449/ZN (INV_X4)                        0.02       1.75 f
  U5818/Z (MUX2_X2)                        0.10       1.85 f
  U6601/ZN (NAND2_X4)                      0.03       1.88 r
  U5823/ZN (INV_X4)                        0.01       1.89 f
  U6296/ZN (OAI21_X4)                      0.03       1.92 r
  U4825/ZN (NAND2_X4)                      0.02       1.94 f
  U5906/ZN (NAND2_X4)                      0.03       1.97 r
  U11382/ZN (XNOR2_X2)                     0.07       2.05 r
  U11391/ZN (AOI22_X2)                     0.03       2.07 f
  U11392/ZN (NAND4_X2)                     0.06       2.14 r
  ex_mem/aluRes_q_reg[13]/D (DFFR_X2)      0.00       2.14 r
  data arrival time                                   2.14

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[13]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.95


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)          0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)          0.12       0.12 r
  U6035/ZN (INV_X4)                        0.02       0.14 f
  U6032/ZN (INV_X16)                       0.02       0.16 r
  U6030/ZN (INV_X16)                       0.01       0.18 f
  U6029/ZN (INV_X32)                       0.03       0.20 r
  U4774/ZN (NAND3_X2)                      0.02       0.23 f
  U4773/ZN (OR2_X2)                        0.06       0.28 f
  U6328/ZN (NAND3_X2)                      0.06       0.34 r
  U6324/ZN (OAI21_X4)                      0.03       0.37 f
  U6144/ZN (NAND2_X4)                      0.04       0.40 r
  U6554/ZN (INV_X16)                       0.02       0.42 f
  U7310/ZN (NAND2_X4)                      0.03       0.45 r
  U7854/ZN (OAI22_X2)                      0.03       0.48 f
  U6786/ZN (INV_X8)                        0.02       0.51 r
  U7507/ZN (NAND2_X4)                      0.02       0.52 f
  U7853/ZN (AOI221_X4)                     0.09       0.61 r
  U9084/ZN (XNOR2_X2)                      0.08       0.69 r
  U6238/ZN (INV_X4)                        0.02       0.71 f
  U5943/ZN (NAND2_X4)                      0.03       0.74 r
  U10369/ZN (INV_X4)                       0.01       0.75 f
  U6228/ZN (AOI21_X4)                      0.05       0.80 r
  U6227/ZN (NOR2_X4)                       0.03       0.83 f
  U12009/ZN (INV_X4)                       0.02       0.85 r
  U12007/ZN (NAND2_X4)                     0.01       0.86 f
  U12008/ZN (NAND2_X4)                     0.02       0.88 r
  U6895/ZN (INV_X8)                        0.01       0.90 f
  U6151/ZN (NAND2_X4)                      0.03       0.93 r
  U10410/ZN (NAND2_X4)                     0.02       0.94 f
  U6110/ZN (OAI22_X4)                      0.06       1.00 r
  U6108/ZN (INV_X4)                        0.01       1.01 f
  U6105/ZN (NAND2_X4)                      0.03       1.04 r
  U6106/ZN (NAND2_X4)                      0.02       1.06 f
  U4332/ZN (INV_X2)                        0.03       1.09 r
  U6211/ZN (NAND2_X4)                      0.02       1.10 f
  U6212/ZN (INV_X8)                        0.02       1.13 r
  U4437/ZN (INV_X16)                       0.01       1.14 f
  U6528/ZN (NAND2_X4)                      0.03       1.17 r
  U9253/ZN (XNOR2_X2)                      0.07       1.23 r
  U6773/ZN (INV_X4)                        0.01       1.24 f
  U6046/ZN (OAI21_X4)                      0.04       1.28 r
  U6090/ZN (INV_X8)                        0.01       1.30 f
  U6085/ZN (OAI21_X4)                      0.05       1.34 r
  U6078/ZN (NAND2_X4)                      0.02       1.37 f
  U6080/ZN (NAND2_X4)                      0.03       1.39 r
  U6003/ZN (INV_X8)                        0.01       1.41 f
  U6004/ZN (NAND2_X4)                      0.02       1.43 r
  U6073/ZN (INV_X4)                        0.01       1.44 f
  U9578/ZN (NAND2_X4)                      0.03       1.47 r
  U11972/ZN (NAND2_X4)                     0.02       1.48 f
  U6065/ZN (NAND2_X4)                      0.04       1.52 r
  U10237/ZN (NAND2_X1)                     0.03       1.55 f
  U9412/ZN (NAND2_X2)                      0.03       1.58 r
  U6253/ZN (XNOR2_X2)                      0.07       1.65 r
  U6611/ZN (INV_X2)                        0.02       1.67 f
  U6602/ZN (NAND2_X4)                      0.04       1.71 r
  U4803/ZN (NAND2_X2)                      0.03       1.74 f
  U6613/ZN (XNOR2_X2)                      0.06       1.80 f
  U9481/ZN (OAI22_X2)                      0.07       1.87 r
  U6298/ZN (NAND2_X2)                      0.04       1.92 f
  U4518/ZN (AND2_X2)                       0.05       1.97 f
  U10717/ZN (XNOR2_X2)                     0.07       2.04 f
  U10726/ZN (AOI22_X2)                     0.06       2.10 r
  U10727/ZN (NAND4_X2)                     0.03       2.13 f
  ex_mem/aluRes_q_reg[12]/D (DFFR_X2)      0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[12]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.94


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9323/ZN (INV_X4)                        0.02       1.37 r
  U7391/ZN (NAND2_X4)                      0.02       1.38 f
  U4133/ZN (NAND2_X4)                      0.03       1.41 r
  U5931/ZN (XNOR2_X2)                      0.07       1.48 r
  U9419/ZN (INV_X4)                        0.01       1.49 f
  U7301/ZN (NAND2_X4)                      0.02       1.52 r
  U7493/ZN (INV_X4)                        0.01       1.53 f
  U7105/ZN (OAI21_X4)                      0.04       1.56 r
  U6493/ZN (INV_X8)                        0.02       1.58 f
  U4424/ZN (OAI21_X4)                      0.04       1.62 r
  U9444/ZN (XNOR2_X2)                      0.07       1.69 r
  U9445/ZN (INV_X4)                        0.02       1.71 f
  U7376/ZN (OAI22_X4)                      0.06       1.77 r
  U9474/ZN (INV_X4)                        0.01       1.78 f
  U5822/ZN (NAND2_X4)                      0.03       1.81 r
  U5821/ZN (INV_X8)                        0.01       1.82 f
  U5817/ZN (OAI21_X1)                      0.08       1.90 r
  U5826/ZN (XNOR2_X1)                      0.11       2.01 r
  U11424/ZN (AOI22_X2)                     0.03       2.04 f
  U11425/ZN (NAND4_X2)                     0.06       2.10 r
  ex_mem/aluRes_q_reg[11]/D (DFFR_X2)      0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.91


  Startpoint: id_ex/aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/aluSrc_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  id_ex/aluSrc_q_reg/QN (DFFR_X2)                         0.12       0.12 r
  U6035/ZN (INV_X4)                                       0.02       0.14 f
  U6032/ZN (INV_X16)                                      0.02       0.16 r
  U6030/ZN (INV_X16)                                      0.01       0.18 f
  U6029/ZN (INV_X32)                                      0.03       0.20 r
  U4774/ZN (NAND3_X2)                                     0.02       0.23 f
  U4773/ZN (OR2_X2)                                       0.06       0.28 f
  U6328/ZN (NAND3_X2)                                     0.06       0.34 r
  U6324/ZN (OAI21_X4)                                     0.03       0.37 f
  U6144/ZN (NAND2_X4)                                     0.04       0.40 r
  U6554/ZN (INV_X16)                                      0.02       0.42 f
  U7310/ZN (NAND2_X4)                                     0.03       0.45 r
  U7854/ZN (OAI22_X2)                                     0.03       0.48 f
  U6786/ZN (INV_X8)                                       0.02       0.51 r
  U7507/ZN (NAND2_X4)                                     0.02       0.52 f
  U7853/ZN (AOI221_X4)                                    0.09       0.61 r
  U9084/ZN (XNOR2_X2)                                     0.08       0.69 r
  U6238/ZN (INV_X4)                                       0.02       0.71 f
  U5943/ZN (NAND2_X4)                                     0.03       0.74 r
  U10369/ZN (INV_X4)                                      0.01       0.75 f
  U6228/ZN (AOI21_X4)                                     0.05       0.80 r
  U6227/ZN (NOR2_X4)                                      0.03       0.83 f
  U12009/ZN (INV_X4)                                      0.02       0.85 r
  U12007/ZN (NAND2_X4)                                    0.01       0.86 f
  U12008/ZN (NAND2_X4)                                    0.02       0.88 r
  U6895/ZN (INV_X8)                                       0.01       0.90 f
  U6151/ZN (NAND2_X4)                                     0.03       0.93 r
  U10410/ZN (NAND2_X4)                                    0.02       0.94 f
  U6110/ZN (OAI22_X4)                                     0.06       1.00 r
  U6108/ZN (INV_X4)                                       0.01       1.01 f
  U6105/ZN (NAND2_X4)                                     0.03       1.04 r
  U6106/ZN (NAND2_X4)                                     0.02       1.06 f
  U4332/ZN (INV_X2)                                       0.03       1.09 r
  U6211/ZN (NAND2_X4)                                     0.02       1.10 f
  U6212/ZN (INV_X8)                                       0.02       1.13 r
  U4437/ZN (INV_X16)                                      0.01       1.14 f
  U6528/ZN (NAND2_X4)                                     0.03       1.17 r
  U9253/ZN (XNOR2_X2)                                     0.07       1.23 r
  U6773/ZN (INV_X4)                                       0.01       1.24 f
  U6046/ZN (OAI21_X4)                                     0.04       1.28 r
  U6090/ZN (INV_X8)                                       0.01       1.30 f
  U6085/ZN (OAI21_X4)                                     0.05       1.34 r
  U6078/ZN (NAND2_X4)                                     0.02       1.37 f
  U6080/ZN (NAND2_X4)                                     0.03       1.39 r
  U6003/ZN (INV_X8)                                       0.01       1.41 f
  U6004/ZN (NAND2_X4)                                     0.02       1.43 r
  U6073/ZN (INV_X4)                                       0.01       1.44 f
  U9578/ZN (NAND2_X4)                                     0.03       1.47 r
  U11972/ZN (NAND2_X4)                                    0.02       1.48 f
  U6065/ZN (NAND2_X4)                                     0.04       1.52 r
  U10237/ZN (NAND2_X1)                                    0.03       1.55 f
  U9412/ZN (NAND2_X2)                                     0.03       1.58 r
  U6253/ZN (XNOR2_X2)                                     0.07       1.65 r
  U6611/ZN (INV_X2)                                       0.02       1.67 f
  U6602/ZN (NAND2_X4)                                     0.04       1.71 r
  U4803/ZN (NAND2_X2)                                     0.03       1.74 f
  U6613/ZN (XNOR2_X2)                                     0.06       1.80 f
  U9481/ZN (OAI22_X2)                                     0.07       1.87 r
  U6298/ZN (NAND2_X2)                                     0.04       1.92 f
  U4518/ZN (AND2_X2)                                      0.05       1.97 f
  U10717/ZN (XNOR2_X2)                                    0.07       2.04 f
  U11653/ZN (INV_X4)                                      0.02       2.06 r
  U11657/ZN (OAI211_X2)                                   0.02       2.08 f
  ex_mem/product_in_q_reg[12]/D (DFFR_X1)                 0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[12]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9323/ZN (INV_X4)                                       0.02       1.37 r
  U7391/ZN (NAND2_X4)                                     0.02       1.38 f
  U4133/ZN (NAND2_X4)                                     0.03       1.41 r
  U5931/ZN (XNOR2_X2)                                     0.07       1.48 r
  U9419/ZN (INV_X4)                                       0.01       1.49 f
  U7301/ZN (NAND2_X4)                                     0.02       1.52 r
  U7493/ZN (INV_X4)                                       0.01       1.53 f
  U7105/ZN (OAI21_X4)                                     0.04       1.56 r
  U6493/ZN (INV_X8)                                       0.02       1.58 f
  U4424/ZN (OAI21_X4)                                     0.04       1.62 r
  U9444/ZN (XNOR2_X2)                                     0.07       1.69 r
  U9445/ZN (INV_X4)                                       0.02       1.71 f
  U7376/ZN (OAI22_X4)                                     0.06       1.77 r
  U9474/ZN (INV_X4)                                       0.01       1.78 f
  U5822/ZN (NAND2_X4)                                     0.03       1.81 r
  U5821/ZN (INV_X8)                                       0.01       1.82 f
  U5817/ZN (OAI21_X1)                                     0.08       1.90 r
  U5826/ZN (XNOR2_X1)                                     0.11       2.01 r
  U11679/ZN (INV_X4)                                      0.01       2.02 f
  U11683/ZN (OAI211_X2)                                   0.04       2.06 r
  ex_mem/product_in_q_reg[11]/D (DFFR_X1)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[11]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9323/ZN (INV_X4)                        0.02       1.37 r
  U7391/ZN (NAND2_X4)                      0.02       1.38 f
  U4133/ZN (NAND2_X4)                      0.03       1.41 r
  U5931/ZN (XNOR2_X2)                      0.07       1.48 r
  U9419/ZN (INV_X4)                        0.01       1.49 f
  U7301/ZN (NAND2_X4)                      0.02       1.52 r
  U7493/ZN (INV_X4)                        0.01       1.53 f
  U7105/ZN (OAI21_X4)                      0.04       1.56 r
  U6493/ZN (INV_X8)                        0.02       1.58 f
  U4424/ZN (OAI21_X4)                      0.04       1.62 r
  U9444/ZN (XNOR2_X2)                      0.07       1.69 r
  U9445/ZN (INV_X4)                        0.02       1.71 f
  U7376/ZN (OAI22_X4)                      0.06       1.77 r
  U9477/ZN (NAND2_X2)                      0.04       1.80 f
  U11261/ZN (NAND2_X2)                     0.04       1.84 r
  U11262/ZN (XNOR2_X2)                     0.07       1.91 r
  U11271/ZN (AOI22_X2)                     0.03       1.94 f
  U11272/ZN (NAND4_X2)                     0.06       2.00 r
  ex_mem/aluRes_q_reg[10]/D (DFFR_X2)      0.00       2.00 r
  data arrival time                                   2.00

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[10]/CK (DFFR_X2)     0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.81


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9323/ZN (INV_X4)                                       0.02       1.37 r
  U7391/ZN (NAND2_X4)                                     0.02       1.38 f
  U4133/ZN (NAND2_X4)                                     0.03       1.41 r
  U5931/ZN (XNOR2_X2)                                     0.07       1.48 r
  U9419/ZN (INV_X4)                                       0.01       1.49 f
  U7301/ZN (NAND2_X4)                                     0.02       1.52 r
  U7493/ZN (INV_X4)                                       0.01       1.53 f
  U7105/ZN (OAI21_X4)                                     0.04       1.56 r
  U6493/ZN (INV_X8)                                       0.02       1.58 f
  U4424/ZN (OAI21_X4)                                     0.04       1.62 r
  U9444/ZN (XNOR2_X2)                                     0.07       1.69 r
  U9445/ZN (INV_X4)                                       0.02       1.71 f
  U7376/ZN (OAI22_X4)                                     0.06       1.77 r
  U9477/ZN (NAND2_X2)                                     0.04       1.80 f
  U11261/ZN (NAND2_X2)                                    0.04       1.84 r
  U11262/ZN (XNOR2_X2)                                    0.07       1.91 r
  U11666/ZN (INV_X4)                                      0.01       1.92 f
  U11670/ZN (OAI211_X2)                                   0.04       1.97 r
  ex_mem/product_in_q_reg[10]/D (DFFR_X1)                 0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[10]/CK (DFFR_X1)                0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6513/ZN (NOR2_X4)                       0.01       0.93 f
  U6113/ZN (AOI21_X4)                      0.04       0.97 r
  U6305/ZN (XNOR2_X2)                      0.07       1.04 r
  U7148/ZN (INV_X4)                        0.02       1.05 f
  U6507/ZN (NAND2_X4)                      0.03       1.08 r
  U9252/ZN (INV_X4)                        0.01       1.10 f
  U6308/ZN (OAI211_X4)                     0.05       1.14 r
  U6528/ZN (NAND2_X4)                      0.02       1.17 f
  U9253/ZN (XNOR2_X2)                      0.07       1.23 f
  U6773/ZN (INV_X4)                        0.02       1.25 r
  U6046/ZN (OAI21_X4)                      0.03       1.28 f
  U6096/ZN (NAND2_X2)                      0.03       1.31 r
  U9335/ZN (XNOR2_X2)                      0.07       1.38 r
  U7420/ZN (NAND2_X2)                      0.04       1.42 f
  U4421/ZN (NAND2_X2)                      0.03       1.45 r
  U9415/ZN (XNOR2_X2)                      0.07       1.52 r
  U4739/ZN (INV_X4)                        0.01       1.54 f
  U6984/ZN (NAND2_X4)                      0.03       1.57 r
  U6983/ZN (NAND2_X2)                      0.02       1.59 f
  U6516/ZN (XNOR2_X2)                      0.07       1.66 f
  U7060/ZN (OAI22_X4)                      0.06       1.72 r
  U4423/ZN (NAND2_X2)                      0.03       1.75 f
  U5820/ZN (NAND2_X1)                      0.04       1.80 r
  U10759/ZN (XNOR2_X2)                     0.08       1.87 r
  U10760/ZN (NOR2_X4)                      0.02       1.89 f
  U10761/ZN (NOR2_X4)                      0.04       1.93 r
  U10762/ZN (NAND4_X2)                     0.03       1.96 f
  ex_mem/aluRes_q_reg[9]/D (DFFR_X1)       0.00       1.96 f
  data arrival time                                   1.96

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[9]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.77


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8387/ZN (INV_X4)                        0.01       1.71 f
  U8388/ZN (NAND2_X2)                      0.04       1.75 r
  U8389/ZN (INV_X4)                        0.02       1.77 f
  U8390/ZN (NAND2_X2)                      0.02       1.79 r
  U7933/ZN (XNOR2_X1)                      0.04       1.83 f
  U8401/Z (MUX2_X2)                        0.13       1.95 f
  ifetch/dffa/q_reg[31]/D (DFFRS_X1)       0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[31]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8387/ZN (INV_X4)                        0.01       1.71 f
  U8388/ZN (NAND2_X2)                      0.04       1.75 r
  U8389/ZN (INV_X4)                        0.02       1.77 f
  U8511/ZN (XNOR2_X2)                      0.06       1.83 f
  U8512/Z (MUX2_X2)                        0.11       1.94 f
  ifetch/dffa/q_reg[30]/D (DFFRS_X1)       0.00       1.94 f
  data arrival time                                   1.94

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[30]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.74


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8387/ZN (INV_X4)                        0.01       1.71 f
  U8388/ZN (NAND2_X2)                      0.04       1.75 r
  U8389/ZN (INV_X4)                        0.02       1.77 f
  U8390/ZN (NAND2_X2)                      0.02       1.79 r
  U7933/ZN (XNOR2_X1)                      0.08       1.87 r
  U9717/ZN (NAND2_X2)                      0.02       1.90 f
  U9718/ZN (NAND2_X2)                      0.04       1.93 r
  if_id/incPC_q_reg[31]/D (DFFR_X1)        0.00       1.93 r
  data arrival time                                   1.93

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[31]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.74


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6513/ZN (NOR2_X4)                                      0.01       0.93 f
  U6113/ZN (AOI21_X4)                                     0.04       0.97 r
  U6305/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7148/ZN (INV_X4)                                       0.02       1.05 f
  U6507/ZN (NAND2_X4)                                     0.03       1.08 r
  U9252/ZN (INV_X4)                                       0.01       1.10 f
  U6308/ZN (OAI211_X4)                                    0.05       1.14 r
  U6528/ZN (NAND2_X4)                                     0.02       1.17 f
  U9253/ZN (XNOR2_X2)                                     0.07       1.23 f
  U6773/ZN (INV_X4)                                       0.02       1.25 r
  U6046/ZN (OAI21_X4)                                     0.03       1.28 f
  U6096/ZN (NAND2_X2)                                     0.03       1.31 r
  U9335/ZN (XNOR2_X2)                                     0.07       1.38 r
  U7420/ZN (NAND2_X2)                                     0.04       1.42 f
  U4421/ZN (NAND2_X2)                                     0.03       1.45 r
  U9415/ZN (XNOR2_X2)                                     0.07       1.52 r
  U4739/ZN (INV_X4)                                       0.01       1.54 f
  U6984/ZN (NAND2_X4)                                     0.03       1.57 r
  U6983/ZN (NAND2_X2)                                     0.02       1.59 f
  U6516/ZN (XNOR2_X2)                                     0.07       1.66 f
  U7060/ZN (OAI22_X4)                                     0.06       1.72 r
  U4423/ZN (NAND2_X2)                                     0.03       1.75 f
  U5820/ZN (NAND2_X1)                                     0.04       1.80 r
  U10759/ZN (XNOR2_X2)                                    0.08       1.87 r
  U11660/ZN (OAI211_X2)                                   0.03       1.90 f
  ex_mem/product_in_q_reg[9]/D (DFFR_X1)                  0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[9]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U7101/ZN (NAND2_X1)                      0.03       1.08 r
  U6309/ZN (NAND3_X2)                      0.03       1.11 f
  U6867/ZN (NAND2_X2)                      0.03       1.14 r
  U9239/ZN (XNOR2_X2)                      0.07       1.20 r
  U4194/ZN (INV_X2)                        0.02       1.22 f
  U7375/ZN (NAND2_X4)                      0.03       1.26 r
  U6097/ZN (NAND2_X2)                      0.02       1.28 f
  U9322/ZN (XNOR2_X2)                      0.07       1.34 f
  U9333/ZN (NAND2_X2)                      0.05       1.40 r
  U4133/ZN (NAND2_X4)                      0.02       1.41 f
  U5931/ZN (XNOR2_X2)                      0.06       1.48 f
  U9419/ZN (INV_X4)                        0.02       1.50 r
  U7301/ZN (NAND2_X4)                      0.02       1.51 f
  U6844/ZN (NAND2_X1)                      0.04       1.55 r
  U6423/ZN (XNOR2_X1)                      0.09       1.64 r
  U9461/ZN (OAI22_X2)                      0.05       1.69 f
  U10585/ZN (XNOR2_X2)                     0.08       1.77 f
  U10586/ZN (AOI22_X2)                     0.07       1.84 r
  U10587/ZN (NAND4_X2)                     0.03       1.87 f
  ex_mem/aluRes_q_reg[8]/D (DFFR_X2)       0.00       1.87 f
  data arrival time                                   1.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[8]/CK (DFFR_X2)      0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.69


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8513/ZN (INV_X4)                        0.01       1.72 f
  U8514/ZN (OAI21_X4)                      0.05       1.76 r
  U8515/ZN (INV_X4)                        0.01       1.77 f
  U8516/Z (MUX2_X2)                        0.11       1.88 f
  ifetch/dffa/q_reg[29]/D (DFFRS_X1)       0.00       1.88 f
  data arrival time                                   1.88

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[29]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8387/ZN (INV_X4)                        0.01       1.71 f
  U8388/ZN (NAND2_X2)                      0.04       1.75 r
  U8389/ZN (INV_X4)                        0.02       1.77 f
  U8511/ZN (XNOR2_X2)                      0.06       1.83 f
  U10081/ZN (NAND2_X2)                     0.03       1.85 r
  U10082/ZN (NAND2_X2)                     0.02       1.87 f
  if_id/incPC_q_reg[30]/D (DFFR_X1)        0.00       1.87 f
  data arrival time                                   1.87

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[30]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8387/ZN (INV_X4)                        0.01       1.71 f
  U8388/ZN (NAND2_X2)                      0.04       1.75 r
  U8514/ZN (OAI21_X4)                      0.03       1.78 f
  U10085/ZN (OAI22_X2)                     0.06       1.85 r
  if_id/incPC_q_reg[29]/D (DFFR_X1)        0.00       1.85 r
  data arrival time                                   1.85

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[29]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.66


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U7101/ZN (NAND2_X1)                                     0.03       1.08 r
  U6309/ZN (NAND3_X2)                                     0.03       1.11 f
  U6867/ZN (NAND2_X2)                                     0.03       1.14 r
  U9239/ZN (XNOR2_X2)                                     0.07       1.20 r
  U4194/ZN (INV_X2)                                       0.02       1.22 f
  U7375/ZN (NAND2_X4)                                     0.03       1.26 r
  U6097/ZN (NAND2_X2)                                     0.02       1.28 f
  U9322/ZN (XNOR2_X2)                                     0.07       1.34 f
  U9333/ZN (NAND2_X2)                                     0.05       1.40 r
  U4133/ZN (NAND2_X4)                                     0.02       1.41 f
  U5931/ZN (XNOR2_X2)                                     0.06       1.48 f
  U9425/ZN (NAND2_X2)                                     0.04       1.52 r
  U6844/ZN (NAND2_X1)                                     0.03       1.55 f
  U6423/ZN (XNOR2_X1)                                     0.07       1.62 f
  U9461/ZN (OAI22_X2)                                     0.07       1.69 r
  U10585/ZN (XNOR2_X2)                                    0.08       1.77 r
  U11648/ZN (INV_X4)                                      0.01       1.78 f
  U11651/ZN (OAI211_X2)                                   0.04       1.82 r
  ex_mem/product_in_q_reg[8]/D (DFFR_X1)                  0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[8]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8517/ZN (INV_X4)                        0.01       1.66 f
  U8518/ZN (OAI21_X4)                      0.05       1.70 r
  U8519/ZN (INV_X4)                        0.01       1.71 f
  U8520/Z (MUX2_X2)                        0.11       1.82 f
  ifetch/dffa/q_reg[28]/D (DFFRS_X1)       0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[28]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8385/ZN (INV_X4)                        0.01       1.65 f
  U8386/ZN (NAND2_X2)                      0.05       1.70 r
  U8518/ZN (OAI21_X4)                      0.03       1.73 f
  U10088/ZN (OAI22_X2)                     0.06       1.80 r
  if_id/incPC_q_reg[28]/D (DFFR_X1)        0.00       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[28]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6201/ZN (NAND2_X4)                      0.03       0.68 f
  U12011/ZN (INV_X8)                       0.02       0.70 r
  U6270/ZN (NOR2_X4)                       0.02       0.72 f
  U6680/ZN (XNOR2_X2)                      0.06       0.78 f
  U9145/ZN (INV_X4)                        0.02       0.80 r
  U7641/ZN (NOR2_X4)                       0.01       0.81 f
  U9146/ZN (NOR2_X4)                       0.03       0.85 r
  U6361/ZN (NAND2_X4)                      0.02       0.86 f
  U7227/ZN (NAND2_X4)                      0.03       0.89 r
  U4363/ZN (INV_X8)                        0.01       0.90 f
  U6117/ZN (NOR2_X4)                       0.03       0.93 r
  U6716/ZN (XNOR2_X2)                      0.07       1.00 r
  U7604/ZN (NOR2_X4)                       0.02       1.02 f
  U4496/ZN (INV_X8)                        0.02       1.04 r
  U6956/ZN (NAND2_X4)                      0.01       1.06 f
  U7022/ZN (NAND2_X4)                      0.03       1.09 r
  U9250/ZN (XNOR2_X2)                      0.06       1.15 r
  U6591/ZN (XNOR2_X2)                      0.07       1.22 r
  U9325/ZN (XNOR2_X2)                      0.08       1.30 r
  U6855/ZN (INV_X4)                        0.01       1.31 f
  U7232/ZN (NAND2_X4)                      0.03       1.34 r
  U9422/ZN (NAND2_X2)                      0.02       1.36 f
  U7000/ZN (XNOR2_X1)                      0.09       1.46 r
  U9488/ZN (XNOR2_X2)                      0.07       1.53 r
  U9489/ZN (INV_X4)                        0.02       1.55 f
  U11471/Z (MUX2_X2)                       0.13       1.68 f
  U11472/ZN (AOI22_X2)                     0.07       1.75 r
  U11473/ZN (NAND4_X2)                     0.03       1.79 f
  ex_mem/aluRes_q_reg[7]/D (DFFR_X1)       0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[7]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8521/ZN (INV_X4)                        0.01       1.60 f
  U8522/ZN (OAI21_X4)                      0.05       1.64 r
  U8523/ZN (INV_X4)                        0.01       1.65 f
  U8524/Z (MUX2_X2)                        0.11       1.76 f
  ifetch/dffa/q_reg[27]/D (DFFRS_X1)       0.00       1.76 f
  data arrival time                                   1.76

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[27]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8383/ZN (INV_X4)                        0.01       1.59 f
  U8384/ZN (NAND2_X2)                      0.05       1.64 r
  U8522/ZN (OAI21_X4)                      0.03       1.67 f
  U10091/ZN (OAI22_X2)                     0.06       1.74 r
  if_id/incPC_q_reg[27]/D (DFFR_X1)        0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[27]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.55


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6201/ZN (NAND2_X4)                                     0.03       0.68 f
  U12011/ZN (INV_X8)                                      0.02       0.70 r
  U6270/ZN (NOR2_X4)                                      0.02       0.72 f
  U6680/ZN (XNOR2_X2)                                     0.06       0.78 f
  U9145/ZN (INV_X4)                                       0.02       0.80 r
  U7641/ZN (NOR2_X4)                                      0.01       0.81 f
  U9146/ZN (NOR2_X4)                                      0.03       0.85 r
  U6361/ZN (NAND2_X4)                                     0.02       0.86 f
  U7227/ZN (NAND2_X4)                                     0.03       0.89 r
  U4363/ZN (INV_X8)                                       0.01       0.90 f
  U6117/ZN (NOR2_X4)                                      0.03       0.93 r
  U6716/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7604/ZN (NOR2_X4)                                      0.02       1.02 f
  U4496/ZN (INV_X8)                                       0.02       1.04 r
  U6956/ZN (NAND2_X4)                                     0.01       1.06 f
  U7022/ZN (NAND2_X4)                                     0.03       1.09 r
  U9250/ZN (XNOR2_X2)                                     0.06       1.15 r
  U6591/ZN (XNOR2_X2)                                     0.07       1.22 r
  U9325/ZN (XNOR2_X2)                                     0.08       1.30 r
  U6855/ZN (INV_X4)                                       0.01       1.31 f
  U7232/ZN (NAND2_X4)                                     0.03       1.34 r
  U9422/ZN (NAND2_X2)                                     0.02       1.36 f
  U7000/ZN (XNOR2_X1)                                     0.09       1.46 r
  U9488/ZN (XNOR2_X2)                                     0.07       1.53 r
  U9489/ZN (INV_X4)                                       0.02       1.55 f
  U11471/Z (MUX2_X2)                                      0.13       1.68 f
  U11690/ZN (INV_X4)                                      0.02       1.70 r
  U11693/ZN (OAI211_X2)                                   0.02       1.72 f
  ex_mem/product_in_q_reg[7]/D (DFFR_X1)                  0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[7]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8371/ZN (INV_X4)                        0.02       1.26 r
  U8372/ZN (NAND2_X2)                      0.03       1.29 f
  U8373/ZN (INV_X4)                        0.02       1.31 r
  U8374/ZN (NAND2_X2)                      0.03       1.34 f
  U8375/ZN (INV_X4)                        0.02       1.36 r
  U8376/ZN (NAND2_X2)                      0.03       1.39 f
  U8377/ZN (INV_X4)                        0.02       1.41 r
  U8378/ZN (NAND2_X2)                      0.03       1.44 f
  U8379/ZN (INV_X4)                        0.02       1.46 r
  U8380/ZN (NAND2_X2)                      0.03       1.49 f
  U8381/ZN (INV_X4)                        0.02       1.51 r
  U8382/ZN (NAND2_X2)                      0.03       1.54 f
  U8526/ZN (OAI21_X4)                      0.04       1.58 r
  U8527/ZN (INV_X4)                        0.01       1.59 f
  U8528/Z (MUX2_X2)                        0.11       1.71 f
  ifetch/dffa/q_reg[26]/D (DFFRS_X1)       0.00       1.71 f
  data arrival time                                   1.71

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[26]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.51


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8381/ZN (INV_X4)                        0.01       1.53 f
  U8382/ZN (NAND2_X2)                      0.05       1.58 r
  U8526/ZN (OAI21_X4)                      0.03       1.61 f
  U10094/ZN (OAI22_X2)                     0.06       1.68 r
  if_id/incPC_q_reg[26]/D (DFFR_X1)        0.00       1.68 r
  data arrival time                                   1.68

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[26]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.49


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8371/ZN (INV_X4)                        0.02       1.26 r
  U8372/ZN (NAND2_X2)                      0.03       1.29 f
  U8373/ZN (INV_X4)                        0.02       1.31 r
  U8374/ZN (NAND2_X2)                      0.03       1.34 f
  U8375/ZN (INV_X4)                        0.02       1.36 r
  U8376/ZN (NAND2_X2)                      0.03       1.39 f
  U8377/ZN (INV_X4)                        0.02       1.41 r
  U8378/ZN (NAND2_X2)                      0.03       1.44 f
  U8379/ZN (INV_X4)                        0.02       1.46 r
  U8380/ZN (NAND2_X2)                      0.03       1.49 f
  U8530/ZN (OAI21_X4)                      0.04       1.54 r
  U8531/ZN (INV_X4)                        0.01       1.55 f
  U8532/Z (MUX2_X2)                        0.11       1.66 f
  ifetch/dffa/q_reg[25]/D (DFFRS_X1)       0.00       1.66 f
  data arrival time                                   1.66

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[25]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.46


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7641/ZN (NOR2_X4)                       0.03       0.84 r
  U9146/ZN (NOR2_X4)                       0.02       0.86 f
  U6361/ZN (NAND2_X4)                      0.02       0.88 r
  U7227/ZN (NAND2_X4)                      0.02       0.90 f
  U4363/ZN (INV_X8)                        0.02       0.92 r
  U6117/ZN (NOR2_X4)                       0.01       0.93 f
  U6716/ZN (XNOR2_X2)                      0.06       0.99 f
  U7604/ZN (NOR2_X4)                       0.04       1.04 r
  U4496/ZN (INV_X8)                        0.01       1.05 f
  U5277/ZN (NAND2_X4)                      0.02       1.07 r
  U6598/ZN (XNOR2_X2)                      0.07       1.14 r
  U4600/ZN (INV_X2)                        0.03       1.16 f
  U6500/ZN (NAND3_X4)                      0.03       1.19 r
  U7486/ZN (NAND2_X1)                      0.03       1.22 f
  U9328/ZN (XNOR2_X2)                      0.06       1.28 f
  U9329/ZN (INV_X4)                        0.02       1.30 r
  U6957/ZN (NAND2_X4)                      0.02       1.32 f
  U6999/ZN (NAND2_X1)                      0.06       1.38 r
  U9454/ZN (INV_X4)                        0.02       1.40 f
  U10008/Z (MUX2_X2)                       0.13       1.52 f
  U10009/ZN (AOI22_X2)                     0.07       1.60 r
  U10010/ZN (NAND4_X2)                     0.03       1.63 f
  ex_mem/aluRes_q_reg[6]/D (DFFR_X1)       0.00       1.63 f
  data arrival time                                   1.63

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[6]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.45


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8065/ZN (INV_X4)                                       0.01       1.24 f
  U8066/ZN (NAND2_X2)                                     0.03       1.26 r
  U8067/ZN (INV_X4)                                       0.02       1.28 f
  U8068/ZN (NAND2_X2)                                     0.04       1.31 r
  U8069/ZN (INV_X4)                                       0.01       1.32 f
  U8070/ZN (NAND2_X2)                                     0.03       1.35 r
  U8071/ZN (INV_X4)                                       0.02       1.36 f
  U8072/ZN (NAND2_X2)                                     0.04       1.40 r
  U8073/ZN (INV_X4)                                       0.01       1.41 f
  U8074/ZN (NAND2_X2)                                     0.03       1.44 r
  U5436/ZN (NOR2_X2)                                      0.02       1.47 f
  U8075/ZN (XNOR2_X2)                                     0.06       1.53 f
  U8076/Z (MUX2_X2)                                       0.12       1.65 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X1)                    0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8379/ZN (INV_X4)                        0.01       1.47 f
  U8380/ZN (NAND2_X2)                      0.05       1.52 r
  U8530/ZN (OAI21_X4)                      0.03       1.55 f
  U10097/ZN (OAI22_X2)                     0.06       1.62 r
  if_id/incPC_q_reg[25]/D (DFFR_X1)        0.00       1.62 r
  data arrival time                                   1.62

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[25]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.43


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8065/ZN (INV_X4)                                       0.01       1.24 f
  U8066/ZN (NAND2_X2)                                     0.03       1.26 r
  U8067/ZN (INV_X4)                                       0.02       1.28 f
  U8068/ZN (NAND2_X2)                                     0.04       1.31 r
  U8069/ZN (INV_X4)                                       0.01       1.32 f
  U8070/ZN (NAND2_X2)                                     0.03       1.35 r
  U8071/ZN (INV_X4)                                       0.02       1.36 f
  U8072/ZN (NAND2_X2)                                     0.04       1.40 r
  U8073/ZN (INV_X4)                                       0.01       1.41 f
  U8074/ZN (NAND2_X2)                                     0.03       1.44 r
  U8507/ZN (INV_X4)                                       0.01       1.46 f
  U8508/ZN (XNOR2_X2)                                     0.06       1.51 f
  U8509/Z (MUX2_X2)                                       0.12       1.64 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X1)                    0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8371/ZN (INV_X4)                        0.02       1.26 r
  U8372/ZN (NAND2_X2)                      0.03       1.29 f
  U8373/ZN (INV_X4)                        0.02       1.31 r
  U8374/ZN (NAND2_X2)                      0.03       1.34 f
  U8375/ZN (INV_X4)                        0.02       1.36 r
  U8376/ZN (NAND2_X2)                      0.03       1.39 f
  U8377/ZN (INV_X4)                        0.02       1.41 r
  U8378/ZN (NAND2_X2)                      0.03       1.44 f
  U8534/ZN (OAI21_X4)                      0.04       1.49 r
  U8535/ZN (INV_X4)                        0.01       1.50 f
  U8536/Z (MUX2_X2)                        0.11       1.61 f
  ifetch/dffa/q_reg[24]/D (DFFRS_X1)       0.00       1.61 f
  data arrival time                                   1.61

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[24]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)                        0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)                        0.13       0.13 r
  U7988/ZN (XNOR2_X2)                                     0.07       0.20 r
  U7848/ZN (NAND2_X4)                                     0.03       0.22 f
  U6174/ZN (NAND2_X4)                                     0.04       0.26 r
  U5987/ZN (INV_X8)                                       0.02       0.28 f
  U5988/ZN (INV_X16)                                      0.02       0.30 r
  U6313/ZN (NAND2_X4)                                     0.02       0.32 f
  U4639/ZN (INV_X16)                                      0.02       0.34 r
  U6368/ZN (NAND2_X4)                                     0.02       0.36 f
  U6129/ZN (NAND4_X4)                                     0.07       0.43 r
  U4488/ZN (NAND2_X4)                                     0.03       0.46 f
  U6128/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5980/ZN (AOI22_X2)                                     0.05       0.57 r
  U6204/ZN (XNOR2_X2)                                     0.08       0.65 r
  U6199/ZN (INV_X4)                                       0.01       0.66 f
  U6195/ZN (NAND2_X4)                                     0.03       0.69 r
  U6197/ZN (INV_X8)                                       0.01       0.71 f
  U6270/ZN (NOR2_X4)                                      0.03       0.74 r
  U6680/ZN (XNOR2_X2)                                     0.06       0.80 r
  U9145/ZN (INV_X4)                                       0.02       0.82 f
  U7641/ZN (NOR2_X4)                                      0.03       0.84 r
  U9146/ZN (NOR2_X4)                                      0.02       0.86 f
  U6361/ZN (NAND2_X4)                                     0.02       0.88 r
  U7227/ZN (NAND2_X4)                                     0.02       0.90 f
  U4363/ZN (INV_X8)                                       0.02       0.92 r
  U6117/ZN (NOR2_X4)                                      0.01       0.93 f
  U6716/ZN (XNOR2_X2)                                     0.06       0.99 f
  U7604/ZN (NOR2_X4)                                      0.04       1.04 r
  U4496/ZN (INV_X8)                                       0.01       1.05 f
  U5277/ZN (NAND2_X4)                                     0.02       1.07 r
  U6598/ZN (XNOR2_X2)                                     0.07       1.14 r
  U4600/ZN (INV_X2)                                       0.03       1.16 f
  U6500/ZN (NAND3_X4)                                     0.03       1.19 r
  U7486/ZN (NAND2_X1)                                     0.03       1.22 f
  U9328/ZN (XNOR2_X2)                                     0.06       1.28 f
  U9329/ZN (INV_X4)                                       0.02       1.30 r
  U6957/ZN (NAND2_X4)                                     0.02       1.32 f
  U6999/ZN (NAND2_X1)                                     0.06       1.38 r
  U9454/ZN (INV_X4)                                       0.02       1.40 f
  U10008/Z (MUX2_X2)                                      0.13       1.52 f
  U11625/ZN (INV_X4)                                      0.02       1.55 r
  U11628/ZN (OAI211_X2)                                   0.02       1.57 f
  ex_mem/product_in_q_reg[6]/D (DFFR_X1)                  0.00       1.57 f
  data arrival time                                                  1.57

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[6]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8377/ZN (INV_X4)                        0.01       1.41 f
  U8378/ZN (NAND2_X2)                      0.05       1.46 r
  U8534/ZN (OAI21_X4)                      0.03       1.49 f
  U10100/ZN (OAI22_X2)                     0.06       1.56 r
  if_id/incPC_q_reg[24]/D (DFFR_X1)        0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[24]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8371/ZN (INV_X4)                        0.02       1.26 r
  U8372/ZN (NAND2_X2)                      0.03       1.29 f
  U8373/ZN (INV_X4)                        0.02       1.31 r
  U8374/ZN (NAND2_X2)                      0.03       1.34 f
  U8375/ZN (INV_X4)                        0.02       1.36 r
  U8376/ZN (NAND2_X2)                      0.03       1.39 f
  U8538/ZN (OAI21_X4)                      0.05       1.44 r
  U8539/ZN (INV_X4)                        0.01       1.45 f
  U8540/Z (MUX2_X2)                        0.11       1.56 f
  ifetch/dffa/q_reg[23]/D (DFFRS_X1)       0.00       1.56 f
  data arrival time                                   1.56

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[23]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8065/ZN (INV_X4)                                       0.01       1.24 f
  U8066/ZN (NAND2_X2)                                     0.03       1.26 r
  U8067/ZN (INV_X4)                                       0.02       1.28 f
  U8068/ZN (NAND2_X2)                                     0.04       1.31 r
  U8069/ZN (INV_X4)                                       0.01       1.32 f
  U8070/ZN (NAND2_X2)                                     0.03       1.35 r
  U8071/ZN (INV_X4)                                       0.02       1.36 f
  U8483/ZN (XNOR2_X2)                                     0.06       1.42 f
  U8484/Z (MUX2_X2)                                       0.12       1.54 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X1)                    0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8065/ZN (INV_X4)                                       0.01       1.24 f
  U8066/ZN (NAND2_X2)                                     0.03       1.26 r
  U8067/ZN (INV_X4)                                       0.02       1.28 f
  U8068/ZN (NAND2_X2)                                     0.04       1.31 r
  U8069/ZN (INV_X4)                                       0.01       1.32 f
  U8070/ZN (NAND2_X2)                                     0.03       1.35 r
  U8071/ZN (INV_X4)                                       0.02       1.36 f
  U8072/ZN (NAND2_X2)                                     0.04       1.40 r
  U8485/ZN (XNOR2_X2)                                     0.02       1.42 f
  U8486/Z (MUX2_X2)                                       0.12       1.54 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X1)                    0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8375/ZN (INV_X4)                        0.01       1.35 f
  U8376/ZN (NAND2_X2)                      0.05       1.40 r
  U8538/ZN (OAI21_X4)                      0.03       1.43 f
  U10103/ZN (OAI22_X2)                     0.07       1.50 r
  if_id/incPC_q_reg[23]/D (DFFR_X1)        0.00       1.50 r
  data arrival time                                   1.50

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[23]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.32


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8371/ZN (INV_X4)                        0.02       1.26 r
  U8372/ZN (NAND2_X2)                      0.03       1.29 f
  U8373/ZN (INV_X4)                        0.02       1.31 r
  U8374/ZN (NAND2_X2)                      0.03       1.34 f
  U8488/ZN (OAI21_X4)                      0.04       1.38 r
  U8489/ZN (INV_X4)                        0.01       1.39 f
  U8490/Z (MUX2_X2)                        0.11       1.50 f
  ifetch/dffa/q_reg[22]/D (DFFRS_X1)       0.00       1.50 f
  data arrival time                                   1.50

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[22]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.30


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8371/ZN (INV_X4)                        0.02       1.26 r
  U8372/ZN (NAND2_X2)                      0.03       1.29 f
  U8542/ZN (OAI21_X4)                      0.04       1.33 r
  U8543/ZN (INV_X4)                        0.01       1.34 f
  U8544/Z (MUX2_X2)                        0.11       1.45 f
  ifetch/dffa/q_reg[21]/D (DFFRS_X1)       0.00       1.45 f
  data arrival time                                   1.45

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[21]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8065/ZN (INV_X4)                                       0.01       1.24 f
  U8066/ZN (NAND2_X2)                                     0.03       1.26 r
  U8067/ZN (INV_X4)                                       0.02       1.28 f
  U8410/ZN (XNOR2_X2)                                     0.06       1.34 f
  U8411/Z (MUX2_X2)                                       0.12       1.46 f
  mem_wb/reg31Val_q_reg[26]/D (DFF_X2)                    0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[26]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8373/ZN (INV_X4)                        0.01       1.29 f
  U8374/ZN (NAND2_X2)                      0.05       1.34 r
  U8488/ZN (OAI21_X4)                      0.03       1.37 f
  U9906/ZN (OAI22_X2)                      0.06       1.44 r
  if_id/incPC_q_reg[22]/D (DFFR_X1)        0.00       1.44 r
  data arrival time                                   1.44

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[22]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.25


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8065/ZN (INV_X4)                                       0.01       1.24 f
  U8066/ZN (NAND2_X2)                                     0.03       1.26 r
  U8067/ZN (INV_X4)                                       0.02       1.28 f
  U8068/ZN (NAND2_X2)                                     0.04       1.31 r
  U8412/ZN (XNOR2_X2)                                     0.02       1.34 f
  U8413/Z (MUX2_X2)                                       0.12       1.45 f
  mem_wb/reg31Val_q_reg[27]/D (DFF_X1)                    0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[27]/CK (DFF_X1)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U6174/ZN (NAND2_X4)                      0.04       0.26 r
  U5987/ZN (INV_X8)                        0.02       0.28 f
  U5988/ZN (INV_X16)                       0.02       0.30 r
  U6313/ZN (NAND2_X4)                      0.02       0.32 f
  U4639/ZN (INV_X16)                       0.02       0.34 r
  U6368/ZN (NAND2_X4)                      0.02       0.36 f
  U6129/ZN (NAND4_X4)                      0.07       0.43 r
  U4488/ZN (NAND2_X4)                      0.03       0.46 f
  U6128/ZN (XNOR2_X2)                      0.07       0.52 f
  U5980/ZN (AOI22_X2)                      0.05       0.57 r
  U6204/ZN (XNOR2_X2)                      0.08       0.65 r
  U6199/ZN (INV_X4)                        0.01       0.66 f
  U6195/ZN (NAND2_X4)                      0.03       0.69 r
  U6197/ZN (INV_X8)                        0.01       0.71 f
  U6270/ZN (NOR2_X4)                       0.03       0.74 r
  U6680/ZN (XNOR2_X2)                      0.06       0.80 r
  U9145/ZN (INV_X4)                        0.02       0.82 f
  U7237/ZN (NAND2_X2)                      0.03       0.85 r
  U6390/ZN (INV_X4)                        0.01       0.86 f
  U7619/ZN (OAI21_X4)                      0.04       0.90 r
  U4219/ZN (INV_X4)                        0.01       0.91 f
  U7239/ZN (NAND2_X4)                      0.02       0.93 r
  U7240/ZN (NAND2_X4)                      0.02       0.95 f
  U5260/ZN (INV_X4)                        0.02       0.97 r
  U6772/ZN (NAND2_X1)                      0.02       1.00 f
  U6511/ZN (NAND2_X2)                      0.03       1.03 r
  U9242/ZN (XNOR2_X2)                      0.07       1.10 r
  U9484/ZN (XNOR2_X2)                      0.07       1.18 r
  U5993/ZN (INV_X4)                        0.02       1.19 f
  U5995/Z (MUX2_X2)                        0.13       1.32 f
  U10037/ZN (AOI22_X2)                     0.07       1.39 r
  U10038/ZN (NAND4_X2)                     0.03       1.43 f
  ex_mem/aluRes_q_reg[5]/D (DFFR_X1)       0.00       1.43 f
  data arrival time                                   1.43

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[5]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.24


  Startpoint: id_ex/busB_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_q_reg[24]/CK (DFFR_X2)                       0.00       0.00 r
  id_ex/busB_q_reg[24]/Q (DFFR_X2)                        0.20       0.20 f
  U4370/ZN (NAND2_X2)                                     0.03       0.23 r
  U4360/ZN (OR2_X2)                                       0.05       0.28 r
  U6028/ZN (OAI221_X4)                                    0.04       0.32 f
  U4337/Z (BUF_X32)                                       0.17       0.49 f
  U7292/ZN (INV_X1)                                       0.04       0.53 r
  U8787/ZN (NAND2_X2)                                     0.03       0.56 f
  U7542/ZN (NOR3_X1)                                      0.09       0.65 r
  U8838/ZN (NAND4_X2)                                     0.05       0.70 f
  U8839/ZN (INV_X4)                                       0.03       0.72 r
  U8844/ZN (NAND2_X2)                                     0.02       0.74 f
  U7948/ZN (INV_X8)                                       0.05       0.79 r
  U9625/ZN (NAND2_X2)                                     0.03       0.83 f
  U9641/ZN (INV_X4)                                       0.05       0.88 r
  U9659/ZN (AOI21_X4)                                     0.02       0.90 f
  U9661/ZN (NAND2_X2)                                     0.03       0.93 r
  U5855/ZN (NAND2_X1)                                     0.03       0.96 f
  U9845/ZN (NAND4_X2)                                     0.06       1.03 r
  U9848/Z (MUX2_X2)                                       0.07       1.10 r
  U9849/ZN (INV_X4)                                       0.01       1.11 f
  U9860/ZN (OAI211_X2)                                    0.07       1.18 r
  U5322/ZN (AOI21_X1)                                     0.04       1.22 f
  U10068/ZN (NAND2_X2)                                    0.05       1.26 r
  U11634/ZN (INV_X4)                                      0.01       1.27 f
  U6281/Z (MUX2_X2)                                       0.11       1.39 f
  U11636/ZN (NAND3_X2)                                    0.04       1.42 r
  ex_mem/product_in_q_reg[2]/D (DFFR_X1)                  0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[2]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: id_ex/busB_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_q_reg[24]/CK (DFFR_X2)                       0.00       0.00 r
  id_ex/busB_q_reg[24]/Q (DFFR_X2)                        0.20       0.20 f
  U4370/ZN (NAND2_X2)                                     0.03       0.23 r
  U4360/ZN (OR2_X2)                                       0.05       0.28 r
  U6028/ZN (OAI221_X4)                                    0.04       0.32 f
  U4337/Z (BUF_X32)                                       0.17       0.49 f
  U7292/ZN (INV_X1)                                       0.04       0.53 r
  U8787/ZN (NAND2_X2)                                     0.03       0.56 f
  U7542/ZN (NOR3_X1)                                      0.09       0.65 r
  U8838/ZN (NAND4_X2)                                     0.05       0.70 f
  U8839/ZN (INV_X4)                                       0.03       0.72 r
  U8844/ZN (NAND2_X2)                                     0.02       0.74 f
  U7948/ZN (INV_X8)                                       0.05       0.79 r
  U9625/ZN (NAND2_X2)                                     0.03       0.83 f
  U9641/ZN (INV_X4)                                       0.05       0.88 r
  U9659/ZN (AOI21_X4)                                     0.02       0.90 f
  U9661/ZN (NAND2_X2)                                     0.03       0.93 r
  U5855/ZN (NAND2_X1)                                     0.03       0.96 f
  U9845/ZN (NAND4_X2)                                     0.06       1.03 r
  U9848/Z (MUX2_X2)                                       0.07       1.10 r
  U11241/ZN (NAND2_X2)                                    0.02       1.12 f
  U5025/ZN (NAND3_X2)                                     0.04       1.16 r
  U11248/ZN (INV_X4)                                      0.02       1.17 f
  U11250/ZN (OAI21_X4)                                    0.03       1.21 r
  U11254/ZN (NOR2_X4)                                     0.01       1.22 f
  U5167/ZN (NAND3_X2)                                     0.05       1.27 r
  U11662/ZN (INV_X4)                                      0.01       1.28 f
  U11663/Z (MUX2_X2)                                      0.11       1.39 f
  U11665/ZN (NAND2_X2)                                    0.03       1.42 r
  ex_mem/product_in_q_reg[1]/D (DFFR_X1)                  0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[1]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: id_ex/busB_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_q_reg[24]/CK (DFFR_X2)                       0.00       0.00 r
  id_ex/busB_q_reg[24]/Q (DFFR_X2)                        0.20       0.20 f
  U4370/ZN (NAND2_X2)                                     0.03       0.23 r
  U4360/ZN (OR2_X2)                                       0.05       0.28 r
  U6028/ZN (OAI221_X4)                                    0.04       0.32 f
  U4337/Z (BUF_X32)                                       0.17       0.49 f
  U7292/ZN (INV_X1)                                       0.04       0.53 r
  U8787/ZN (NAND2_X2)                                     0.03       0.56 f
  U7542/ZN (NOR3_X1)                                      0.09       0.65 r
  U8838/ZN (NAND4_X2)                                     0.05       0.70 f
  U8839/ZN (INV_X4)                                       0.03       0.72 r
  U8844/ZN (NAND2_X2)                                     0.02       0.74 f
  U7948/ZN (INV_X8)                                       0.05       0.79 r
  U9625/ZN (NAND2_X2)                                     0.03       0.83 f
  U9641/ZN (INV_X4)                                       0.05       0.88 r
  U9659/ZN (AOI21_X4)                                     0.02       0.90 f
  U9661/ZN (NAND2_X2)                                     0.03       0.93 r
  U5855/ZN (NAND2_X1)                                     0.03       0.96 f
  U9845/ZN (NAND4_X2)                                     0.06       1.03 r
  U9848/Z (MUX2_X2)                                       0.07       1.10 r
  U9849/ZN (INV_X4)                                       0.01       1.11 f
  U9860/ZN (OAI211_X2)                                    0.07       1.18 r
  U9861/ZN (NAND2_X2)                                     0.03       1.20 f
  U9894/ZN (NAND4_X2)                                     0.04       1.25 r
  U11617/ZN (INV_X4)                                      0.01       1.26 f
  U11618/Z (MUX2_X2)                                      0.11       1.37 f
  U11620/ZN (NAND3_X2)                                    0.04       1.41 r
  ex_mem/product_in_q_reg[3]/D (DFFR_X1)                  0.00       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[3]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U8608/ZN (NAND3_X4)                      0.02       0.18 f
  U4369/ZN (INV_X8)                        0.02       0.21 r
  U4725/ZN (INV_X16)                       0.02       0.22 f
  U6812/ZN (INV_X32)                       0.02       0.24 r
  U7941/ZN (NAND2_X4)                      0.03       0.27 f
  U6951/ZN (NOR2_X1)                       0.08       0.35 r
  U8668/ZN (INV_X4)                        0.01       0.36 f
  U8669/ZN (NAND4_X2)                      0.08       0.44 r
  U8828/ZN (INV_X4)                        0.01       0.45 f
  U8829/ZN (OAI221_X2)                     0.09       0.54 r
  U8830/ZN (INV_X4)                        0.02       0.55 f
  U5006/ZN (NAND3_X1)                      0.06       0.61 r
  U5261/ZN (NOR3_X2)                       0.03       0.64 f
  U8838/ZN (NAND4_X2)                      0.07       0.71 r
  U8839/ZN (INV_X4)                        0.02       0.73 f
  U8844/ZN (NAND2_X2)                      0.04       0.77 r
  U7948/ZN (INV_X8)                        0.03       0.80 f
  U7756/ZN (NAND2_X1)                      0.06       0.86 r
  U8847/ZN (NAND3_X4)                      0.04       0.90 f
  U5108/ZN (AOI21_X1)                      0.06       0.96 r
  U9631/ZN (NAND2_X2)                      0.03       0.98 f
  U4409/ZN (NAND2_X1)                      0.04       1.02 r
  U5303/ZN (NAND3_X2)                      0.04       1.06 f
  U9883/ZN (AOI22_X2)                      0.09       1.15 r
  U9884/ZN (NAND3_X4)                      0.04       1.19 f
  U10156/ZN (NAND2_X2)                     0.03       1.23 r
  U10157/ZN (NAND4_X2)                     0.04       1.26 f
  U10160/ZN (NOR3_X4)                      0.04       1.30 r
  U10161/ZN (INV_X4)                       0.01       1.31 f
  U10164/ZN (AOI22_X2)                     0.05       1.36 r
  U10165/ZN (NAND4_X2)                     0.03       1.40 f
  ex_mem/aluRes_q_reg[4]/D (DFFR_X2)       0.00       1.40 f
  data arrival time                                   1.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[4]/CK (DFFR_X2)      0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.21


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8546/ZN (OAI21_X4)                      0.04       1.28 r
  U8547/ZN (INV_X4)                        0.01       1.29 f
  U8548/Z (MUX2_X2)                        0.11       1.40 f
  ifetch/dffa/q_reg[20]/D (DFFRS_X1)       0.00       1.40 f
  data arrival time                                   1.40

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[20]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.21


  Startpoint: id_ex/busB_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_q_reg[24]/CK (DFFR_X2)                       0.00       0.00 r
  id_ex/busB_q_reg[24]/Q (DFFR_X2)                        0.20       0.20 f
  U4370/ZN (NAND2_X2)                                     0.03       0.23 r
  U4360/ZN (OR2_X2)                                       0.05       0.28 r
  U6028/ZN (OAI221_X4)                                    0.04       0.32 f
  U4337/Z (BUF_X32)                                       0.17       0.49 f
  U7292/ZN (INV_X1)                                       0.04       0.53 r
  U8787/ZN (NAND2_X2)                                     0.03       0.56 f
  U7542/ZN (NOR3_X1)                                      0.09       0.65 r
  U8838/ZN (NAND4_X2)                                     0.05       0.70 f
  U8839/ZN (INV_X4)                                       0.03       0.72 r
  U8840/ZN (NAND2_X2)                                     0.02       0.74 f
  U7945/ZN (INV_X8)                                       0.06       0.80 r
  U9626/ZN (NAND2_X2)                                     0.03       0.84 f
  U5275/ZN (NOR2_X1)                                      0.06       0.90 r
  U5107/ZN (NOR2_X2)                                      0.02       0.92 f
  U9631/ZN (NAND2_X2)                                     0.04       0.96 r
  U4409/ZN (NAND2_X1)                                     0.03       0.98 f
  U5303/ZN (NAND3_X2)                                     0.05       1.03 r
  U9883/ZN (AOI22_X2)                                     0.04       1.07 f
  U9884/ZN (NAND3_X4)                                     0.05       1.12 r
  U10156/ZN (NAND2_X2)                                    0.02       1.14 f
  U10157/ZN (NAND4_X2)                                    0.06       1.21 r
  U10160/ZN (NOR3_X4)                                     0.02       1.23 f
  U11638/Z (MUX2_X2)                                      0.12       1.34 f
  U11640/ZN (OAI211_X2)                                   0.05       1.39 r
  ex_mem/product_in_q_reg[4]/D (DFFR_X1)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[4]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: id_ex/busB_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_q_reg[24]/CK (DFFR_X2)                       0.00       0.00 r
  id_ex/busB_q_reg[24]/Q (DFFR_X2)                        0.20       0.20 f
  U4370/ZN (NAND2_X2)                                     0.03       0.23 r
  U4360/ZN (OR2_X2)                                       0.05       0.28 r
  U6028/ZN (OAI221_X4)                                    0.04       0.32 f
  U4337/Z (BUF_X32)                                       0.17       0.49 f
  U7292/ZN (INV_X1)                                       0.04       0.53 r
  U8787/ZN (NAND2_X2)                                     0.03       0.56 f
  U7542/ZN (NOR3_X1)                                      0.09       0.65 r
  U8838/ZN (NAND4_X2)                                     0.05       0.70 f
  U8839/ZN (INV_X4)                                       0.03       0.72 r
  U8844/ZN (NAND2_X2)                                     0.02       0.74 f
  U7948/ZN (INV_X8)                                       0.05       0.79 r
  U9625/ZN (NAND2_X2)                                     0.03       0.83 f
  U9641/ZN (INV_X4)                                       0.05       0.88 r
  U9642/ZN (AOI21_X4)                                     0.02       0.90 f
  U9645/ZN (NAND2_X2)                                     0.04       0.94 r
  U9646/ZN (INV_X4)                                       0.01       0.95 f
  U9649/ZN (OAI221_X2)                                    0.08       1.03 r
  U10001/ZN (AOI22_X2)                                    0.05       1.08 f
  U10004/ZN (NAND3_X4)                                    0.04       1.12 r
  U10025/ZN (NAND2_X2)                                    0.02       1.14 f
  U10026/ZN (NAND4_X2)                                    0.06       1.20 r
  U10035/ZN (NOR3_X4)                                     0.02       1.22 f
  U11630/Z (MUX2_X2)                                      0.12       1.34 f
  U11632/ZN (OAI211_X2)                                   0.05       1.39 r
  ex_mem/product_in_q_reg[5]/D (DFFR_X1)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ex_mem/product_in_q_reg[5]/CK (DFFR_X1)                 0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: ex_mem/op0_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/op0_q_reg/CK (DFFR_X2)            0.00       0.00 r
  ex_mem/op0_q_reg/QN (DFFR_X2)            0.11       0.11 r
  U7212/ZN (INV_X2)                        0.02       0.13 f
  U7988/ZN (XNOR2_X2)                      0.06       0.19 f
  U7848/ZN (NAND2_X4)                      0.04       0.22 r
  U4253/ZN (INV_X1)                        0.02       0.25 f
  U4254/ZN (INV_X2)                        0.02       0.27 r
  U7675/ZN (NAND2_X1)                      0.10       0.37 f
  U5713/ZN (AND2_X4)                       0.11       0.49 f
  U7939/ZN (INV_X32)                       0.03       0.52 r
  U7940/ZN (INV_X16)                       0.02       0.54 f
  U8194/ZN (OAI211_X2)                     0.06       0.60 r
  U8196/ZN (NAND3_X4)                      0.04       0.63 f
  U8354/ZN (NAND2_X2)                      0.03       0.67 r
  U8477/ZN (INV_X4)                        0.01       0.68 f
  U8355/ZN (NAND2_X2)                      0.04       0.71 r
  U8356/ZN (INV_X4)                        0.02       0.73 f
  U5132/ZN (NAND3_X2)                      0.05       0.78 r
  U8357/ZN (INV_X4)                        0.01       0.79 f
  U8358/ZN (NAND3_X2)                      0.05       0.84 r
  U8359/ZN (INV_X4)                        0.01       0.86 f
  U5131/ZN (NAND3_X2)                      0.05       0.91 r
  U8360/ZN (INV_X4)                        0.02       0.93 f
  U8361/ZN (NAND3_X4)                      0.03       0.96 r
  U8362/ZN (INV_X4)                        0.01       0.97 f
  U8363/ZN (NAND3_X4)                      0.03       1.00 r
  U8364/ZN (INV_X4)                        0.02       1.01 f
  U8365/ZN (NAND3_X4)                      0.03       1.04 r
  U8366/ZN (INV_X4)                        0.01       1.05 f
  U5133/ZN (NAND3_X2)                      0.05       1.10 r
  U8367/ZN (INV_X4)                        0.01       1.11 f
  U8368/ZN (NAND2_X2)                      0.05       1.16 r
  U8369/ZN (INV_X4)                        0.01       1.17 f
  U8370/ZN (NAND2_X2)                      0.05       1.22 r
  U8371/ZN (INV_X4)                        0.01       1.23 f
  U8372/ZN (NAND2_X2)                      0.05       1.28 r
  U8542/ZN (OAI21_X4)                      0.03       1.31 f
  U10106/ZN (OAI22_X2)                     0.06       1.38 r
  if_id/incPC_q_reg[21]/D (DFFR_X1)        0.00       1.38 r
  data arrival time                                   1.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[21]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.19


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U8608/ZN (NAND3_X4)                      0.02       0.18 f
  U4369/ZN (INV_X8)                        0.02       0.21 r
  U4725/ZN (INV_X16)                       0.02       0.22 f
  U6812/ZN (INV_X32)                       0.02       0.24 r
  U7941/ZN (NAND2_X4)                      0.03       0.27 f
  U6951/ZN (NOR2_X1)                       0.08       0.35 r
  U8668/ZN (INV_X4)                        0.01       0.36 f
  U8669/ZN (NAND4_X2)                      0.08       0.44 r
  U8828/ZN (INV_X4)                        0.01       0.45 f
  U8829/ZN (OAI221_X2)                     0.09       0.54 r
  U8830/ZN (INV_X4)                        0.02       0.55 f
  U5006/ZN (NAND3_X1)                      0.06       0.61 r
  U5261/ZN (NOR3_X2)                       0.03       0.64 f
  U8838/ZN (NAND4_X2)                      0.07       0.71 r
  U8839/ZN (INV_X4)                        0.02       0.73 f
  U8844/ZN (NAND2_X2)                      0.04       0.77 r
  U7948/ZN (INV_X8)                        0.03       0.80 f
  U7068/ZN (NAND2_X1)                      0.06       0.86 r
  U8943/ZN (NAND3_X4)                      0.04       0.90 f
  U5299/ZN (AOI21_X1)                      0.07       0.97 r
  U9845/ZN (NAND4_X2)                      0.04       1.02 f
  U9848/Z (MUX2_X2)                        0.11       1.13 f
  U9849/ZN (INV_X4)                        0.02       1.15 r
  U9860/ZN (OAI211_X2)                     0.03       1.18 f
  U5322/ZN (AOI21_X1)                      0.08       1.26 r
  U10068/ZN (NAND2_X2)                     0.03       1.29 f
  U10071/ZN (AOI22_X2)                     0.06       1.34 r
  U10072/ZN (NAND4_X2)                     0.03       1.38 f
  ex_mem/aluRes_q_reg[2]/D (DFFR_X2)       0.00       1.38 f
  data arrival time                                   1.38

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[2]/CK (DFFR_X2)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.19


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U8608/ZN (NAND3_X4)                      0.02       0.18 f
  U4369/ZN (INV_X8)                        0.02       0.21 r
  U4725/ZN (INV_X16)                       0.02       0.22 f
  U6812/ZN (INV_X32)                       0.02       0.24 r
  U7941/ZN (NAND2_X4)                      0.03       0.27 f
  U6951/ZN (NOR2_X1)                       0.08       0.35 r
  U8668/ZN (INV_X4)                        0.01       0.36 f
  U8669/ZN (NAND4_X2)                      0.08       0.44 r
  U8828/ZN (INV_X4)                        0.01       0.45 f
  U8829/ZN (OAI221_X2)                     0.09       0.54 r
  U8830/ZN (INV_X4)                        0.02       0.55 f
  U5006/ZN (NAND3_X1)                      0.06       0.61 r
  U5261/ZN (NOR3_X2)                       0.03       0.64 f
  U8838/ZN (NAND4_X2)                      0.07       0.71 r
  U8839/ZN (INV_X4)                        0.02       0.73 f
  U8844/ZN (NAND2_X2)                      0.04       0.77 r
  U7948/ZN (INV_X8)                        0.03       0.80 f
  U7068/ZN (NAND2_X1)                      0.06       0.86 r
  U8943/ZN (NAND3_X4)                      0.04       0.90 f
  U5299/ZN (AOI21_X1)                      0.07       0.97 r
  U9845/ZN (NAND4_X2)                      0.04       1.02 f
  U9848/Z (MUX2_X2)                        0.11       1.13 f
  U11241/ZN (NAND2_X2)                     0.03       1.16 r
  U5025/ZN (NAND3_X2)                      0.03       1.19 f
  U11248/ZN (INV_X4)                       0.03       1.21 r
  U11250/ZN (OAI21_X4)                     0.02       1.23 f
  U11254/ZN (NOR2_X4)                      0.03       1.26 r
  U5167/ZN (NAND3_X2)                      0.03       1.29 f
  U11256/ZN (AOI22_X2)                     0.05       1.34 r
  U5429/ZN (NAND3_X2)                      0.03       1.37 f
  ex_mem/aluRes_q_reg[1]/D (DFFR_X2)       0.00       1.37 f
  data arrival time                                   1.37

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[1]/CK (DFFR_X2)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -1.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U7825/ZN (INV_X4)                        0.02       0.13 f
  U7577/ZN (INV_X16)                       0.03       0.16 r
  U8608/ZN (NAND3_X4)                      0.02       0.18 f
  U4369/ZN (INV_X8)                        0.02       0.21 r
  U4725/ZN (INV_X16)                       0.02       0.22 f
  U6812/ZN (INV_X32)                       0.02       0.24 r
  U7941/ZN (NAND2_X4)                      0.03       0.27 f
  U6951/ZN (NOR2_X1)                       0.08       0.35 r
  U8668/ZN (INV_X4)                        0.01       0.36 f
  U8669/ZN (NAND4_X2)                      0.08       0.44 r
  U8828/ZN (INV_X4)                        0.01       0.45 f
  U8829/ZN (OAI221_X2)                     0.09       0.54 r
  U8830/ZN (INV_X4)                        0.02       0.55 f
  U5006/ZN (NAND3_X1)                      0.06       0.61 r
  U5261/ZN (NOR3_X2)                       0.03       0.64 f
  U8838/ZN (NAND4_X2)                      0.07       0.71 r
  U8839/ZN (INV_X4)                        0.02       0.73 f
  U8844/ZN (NAND2_X2)                      0.04       0.77 r
  U7948/ZN (INV_X8)                        0.03       0.80 f
  U7756/ZN (NAND2_X1)                      0.06       0.86 r
  U8847/ZN (NAND3_X4)                      0.04       0.90 f
  U5108/ZN (AOI21_X1)                      0.06       0.96 r
  U9631/ZN (NAND2_X2)                      0.03       0.98 f
  U4409/ZN (NAND2_X1)                      0.04       1.02 r
  U5303/ZN (NAND3_X2)                      0.04       1.06 f
  U9883/ZN (AOI22_X2)                      0.09       1.15 r
  U9884/ZN (NAND3_X4)                      0.04       1.19 f
  U9885/ZN (NAND2_X2)                      0.03       1.23 r
  U9894/ZN (NAND4_X2)                      0.04       1.26 f
  U9897/ZN (AOI22_X2)                      0.06       1.32 r
  U9898/ZN (NAND4_X2)                      0.03       1.35 f
  ex_mem/aluRes_q_reg[3]/D (DFFR_X2)       0.00       1.35 f
  data arrival time                                   1.35

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ex_mem/aluRes_q_reg[3]/CK (DFFR_X2)      0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8406/ZN (XNOR2_X2)                                     0.06       1.25 f
  U8407/Z (MUX2_X2)                                       0.12       1.37 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8060/ZN (NAND2_X2)                                     0.04       1.14 r
  U8061/ZN (INV_X4)                                       0.01       1.15 f
  U8062/ZN (NAND2_X2)                                     0.03       1.18 r
  U8063/ZN (INV_X4)                                       0.02       1.19 f
  U8064/ZN (NAND2_X2)                                     0.04       1.23 r
  U8408/ZN (XNOR2_X2)                                     0.02       1.25 f
  U8409/Z (MUX2_X2)                                       0.12       1.36 f
  mem_wb/reg31Val_q_reg[25]/D (DFF_X2)                    0.00       1.36 f
  data arrival time                                                  1.36

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[25]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8550/ZN (OAI21_X4)                      0.04       1.23 r
  U8551/ZN (INV_X4)                        0.01       1.24 f
  U8552/Z (MUX2_X2)                        0.11       1.35 f
  ifetch/dffa/q_reg[19]/D (DFFRS_X1)       0.00       1.35 f
  data arrival time                                   1.35

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[19]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8369/ZN (INV_X4)                        0.02       1.21 r
  U8370/ZN (NAND2_X2)                      0.03       1.24 f
  U8546/ZN (OAI21_X4)                      0.04       1.28 r
  U10109/ZN (OAI22_X2)                     0.03       1.32 f
  if_id/incPC_q_reg[20]/D (DFFR_X1)        0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[20]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8493/ZN (OAI21_X4)                      0.05       1.18 r
  U8494/ZN (INV_X4)                        0.01       1.19 f
  U8495/Z (MUX2_X2)                        0.11       1.30 f
  ifetch/dffa/q_reg[18]/D (DFFRS_X1)       0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ifetch/dffa/q_reg[18]/CK (DFFRS_X1)      0.00       1.25 r
  library setup time                      -0.05       1.20
  data required time                                  1.20
  -----------------------------------------------------------
  data required time                                  1.20
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.13       0.13 r
  U7988/ZN (XNOR2_X2)                      0.07       0.20 r
  U7848/ZN (NAND2_X4)                      0.03       0.22 f
  U4253/ZN (INV_X1)                        0.03       0.26 r
  U4254/ZN (INV_X2)                        0.02       0.27 f
  U7675/ZN (NAND2_X1)                      0.18       0.45 r
  U5713/ZN (AND2_X4)                       0.10       0.55 r
  U7939/ZN (INV_X32)                       0.02       0.57 f
  U7940/ZN (INV_X16)                       0.02       0.59 r
  U8194/ZN (OAI211_X2)                     0.04       0.63 f
  U8196/ZN (NAND3_X4)                      0.03       0.66 r
  U8354/ZN (NAND2_X2)                      0.02       0.68 f
  U8477/ZN (INV_X4)                        0.02       0.70 r
  U8355/ZN (NAND2_X2)                      0.02       0.73 f
  U8356/ZN (INV_X4)                        0.02       0.75 r
  U5132/ZN (NAND3_X2)                      0.03       0.78 f
  U8357/ZN (INV_X4)                        0.02       0.80 r
  U8358/ZN (NAND3_X2)                      0.03       0.84 f
  U8359/ZN (INV_X4)                        0.02       0.86 r
  U5131/ZN (NAND3_X2)                      0.03       0.89 f
  U8360/ZN (INV_X4)                        0.03       0.92 r
  U8361/ZN (NAND3_X4)                      0.03       0.96 f
  U8362/ZN (INV_X4)                        0.03       0.98 r
  U8363/ZN (NAND3_X4)                      0.03       1.02 f
  U8364/ZN (INV_X4)                        0.03       1.05 r
  U8365/ZN (NAND3_X4)                      0.03       1.08 f
  U8366/ZN (INV_X4)                        0.02       1.10 r
  U5133/ZN (NAND3_X2)                      0.03       1.14 f
  U8367/ZN (INV_X4)                        0.02       1.16 r
  U8368/ZN (NAND2_X2)                      0.03       1.19 f
  U8550/ZN (OAI21_X4)                      0.04       1.23 r
  U10112/ZN (OAI22_X2)                     0.03       1.27 f
  if_id/incPC_q_reg[19]/D (DFFR_X1)        0.00       1.27 f
  data arrival time                                   1.27

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  if_id/incPC_q_reg[19]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.07       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.24       0.24 r
  U7916/ZN (NOR2_X1)                                      0.07       0.31 f
  U8023/ZN (NAND2_X2)                                     0.06       0.37 r
  U8024/ZN (INV_X4)                                       0.01       0.38 f
  U8025/ZN (NAND2_X2)                                     0.03       0.40 r
  U8026/ZN (INV_X4)                                       0.02       0.42 f
  U8027/ZN (NAND2_X2)                                     0.04       0.45 r
  U8028/ZN (INV_X4)                                       0.01       0.46 f
  U8029/ZN (NAND2_X2)                                     0.03       0.49 r
  U8030/ZN (INV_X4)                                       0.02       0.50 f
  U8031/ZN (NAND2_X2)                                     0.04       0.54 r
  U8032/ZN (INV_X4)                                       0.01       0.55 f
  U8033/ZN (NAND2_X2)                                     0.03       0.57 r
  U8034/ZN (INV_X4)                                       0.02       0.59 f
  U8035/ZN (NAND2_X2)                                     0.04       0.63 r
  U8036/ZN (INV_X4)                                       0.01       0.64 f
  U8038/ZN (NAND2_X2)                                     0.03       0.66 r
  U8039/ZN (INV_X4)                                       0.02       0.68 f
  U8040/ZN (NAND2_X2)                                     0.04       0.71 r
  U8041/ZN (INV_X4)                                       0.01       0.72 f
  U8042/ZN (NAND2_X2)                                     0.03       0.75 r
  U8043/ZN (INV_X4)                                       0.02       0.76 f
  U8044/ZN (NAND2_X2)                                     0.04       0.80 r
  U8045/ZN (INV_X4)                                       0.01       0.81 f
  U8046/ZN (NAND2_X2)                                     0.03       0.83 r
  U8047/ZN (INV_X4)                                       0.02       0.85 f
  U8048/ZN (NAND2_X2)                                     0.04       0.88 r
  U8049/ZN (INV_X4)                                       0.01       0.89 f
  U8050/ZN (NAND2_X2)                                     0.03       0.92 r
  U8051/ZN (INV_X4)                                       0.01       0.93 f
  U8052/ZN (NAND2_X2)                                     0.04       0.97 r
  U8053/ZN (INV_X4)                                       0.01       0.98 f
  U8054/ZN (NAND2_X2)                                     0.03       1.00 r
  U8055/ZN (INV_X4)                                       0.02       1.02 f
  U8056/ZN (NAND2_X2)                                     0.04       1.05 r
  U8057/ZN (INV_X4)                                       0.01       1.07 f
  U8058/ZN (NAND2_X2)                                     0.03       1.09 r
  U8059/ZN (INV_X4)                                       0.02       1.11 f
  U8402/ZN (XNOR2_X2)                                     0.06       1.16 f
  U8403/Z (MUX2_X2)                                       0.12       1.28 f
  mem_wb/reg31Val_q_reg[22]/D (DFF_X2)                    0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mem_wb/reg31Val_q_reg[22]/CK (DFF_X2)                   0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
