

================================================================
== Vivado HLS Report for 'AES_ECB_encrypt'
================================================================
* Date:           Sun Jan  2 16:00:01 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+-----+-----+----------+
        |                   |        |   Latency   |  Interval | Pipeline |
        |      Instance     | Module |  min |  max | min | max |   Type   |
        +-------------------+--------+------+------+-----+-----+----------+
        |grp_Cipher_fu_187  |Cipher  |  1193|  1193|   50|   50| dataflow |
        +-------------------+--------+------+------+-----+-----+----------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|      1261|          -|          -|     ?|    no    |
        | + Loop 1.1  |   16|   16|         1|          -|          -|    16|    no    |
        | + Loop 1.2  |   48|   48|         3|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    139|
|FIFO             |        -|      -|       -|      -|
|Instance         |       51|      -|    2474|   8269|
|Memory           |        0|      -|      32|      4|
|Multiplexer      |        -|      -|       -|    203|
|Register         |        -|      -|     129|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       51|      0|    2635|   8615|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       18|      0|       2|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |AES_ECB_encrypt_AXILiteS_s_axi_U  |AES_ECB_encrypt_AXILiteS_s_axi  |       22|      0|   954|   874|
    |grp_Cipher_fu_187                 |Cipher                          |       29|      0|  1520|  7395|
    +----------------------------------+--------------------------------+---------+-------+------+------+
    |Total                             |                                |       51|      0|  2474|  8269|
    +----------------------------------+--------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+----+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+----+----+------+-----+------+-------------+
    |in_V_U  |AES_ECB_encrypt_ibkb  |        0|  16|   2|    16|    8|     1|          128|
    |out_U   |AES_ECB_encrypt_ibkb  |        0|  16|   2|    16|    8|     1|          128|
    +--------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total   |                      |        0|  32|   4|    32|   16|     2|          256|
    +--------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_274_p2                       |     +    |      0|  0|  39|          32|           5|
    |j_1_fu_246_p2                       |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_263_p2                       |     +    |      0|  0|  15|           5|           1|
    |ap_block_state3                     |    and   |      0|  0|   2|           1|           1|
    |encrypt_V_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |encrypt_V_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |plain_V_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |plain_V_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |encrypt_V_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_240_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_257_p2                  |   icmp   |      0|  0|  11|           5|           6|
    |plain_V_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_235_p2                       |   icmp   |      0|  0|  18|          32|          32|
    |ap_sync_grp_Cipher_fu_187_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_Cipher_fu_187_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 139|          95|          60|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |encrypt_V_V_1_data_out   |   9|          2|    8|         16|
    |encrypt_V_V_1_state      |  15|          3|    2|          6|
    |encrypt_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i_reg_153                |   9|          2|   32|         64|
    |in_V_address0            |  15|          3|    4|         12|
    |in_V_ce0                 |  15|          3|    1|          3|
    |j2_reg_176               |   9|          2|    5|         10|
    |j_reg_165                |   9|          2|    5|         10|
    |out_address0             |  15|          3|    4|         12|
    |out_ce0                  |  15|          3|    1|          3|
    |out_we0                  |   9|          2|    1|          2|
    |plain_V_V_0_data_out     |   9|          2|    8|         16|
    |plain_V_V_0_state        |  15|          3|    2|          6|
    |plain_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 203|         42|   76|        172|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_sync_reg_grp_Cipher_fu_187_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Cipher_fu_187_ap_ready  |   1|   0|    1|          0|
    |encrypt_V_V_1_payload_A                 |   8|   0|    8|          0|
    |encrypt_V_V_1_payload_B                 |   8|   0|    8|          0|
    |encrypt_V_V_1_sel_rd                    |   1|   0|    1|          0|
    |encrypt_V_V_1_sel_wr                    |   1|   0|    1|          0|
    |encrypt_V_V_1_state                     |   2|   0|    2|          0|
    |grp_Cipher_fu_187_ap_start_reg          |   1|   0|    1|          0|
    |i_reg_153                               |  32|   0|   32|          0|
    |j2_reg_176                              |   5|   0|    5|          0|
    |j_2_reg_299                             |   5|   0|    5|          0|
    |j_reg_165                               |   5|   0|    5|          0|
    |len_read_reg_280                        |  32|   0|   32|          0|
    |plain_V_V_0_payload_A                   |   8|   0|    8|          0|
    |plain_V_V_0_payload_B                   |   8|   0|    8|          0|
    |plain_V_V_0_sel_rd                      |   1|   0|    1|          0|
    |plain_V_V_0_sel_wr                      |   1|   0|    1|          0|
    |plain_V_V_0_state                       |   2|   0|    2|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 129|   0|  129|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | AES_ECB_encrypt | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | AES_ECB_encrypt | return value |
|interrupt               | out |    1| ap_ctrl_hs | AES_ECB_encrypt | return value |
|plain_V_V_TDATA         |  in |    8|    axis    |    plain_V_V    |    pointer   |
|plain_V_V_TVALID        |  in |    1|    axis    |    plain_V_V    |    pointer   |
|plain_V_V_TREADY        | out |    1|    axis    |    plain_V_V    |    pointer   |
|encrypt_V_V_TDATA       | out |    8|    axis    |   encrypt_V_V   |    pointer   |
|encrypt_V_V_TVALID      | out |    1|    axis    |   encrypt_V_V   |    pointer   |
|encrypt_V_V_TREADY      |  in |    1|    axis    |   encrypt_V_V   |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

