# 6-stage-Pipelined-Processor
It is a 6 stage pipelined Processor.
It has 8 registers and is a 16 bit computer system.
It has standard 6 stages of pipeline namely Instruction fetch, Instruction Decode, Register Read, Execute,
Memory Access, and Write Back).
It is in Verilog, and coded in Quartus Prime tool.
