#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Mar  2 21:45:29 2024
# Process ID: 17020
# Current directory: C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27828 C:\Users\USER\Desktop\IC_Compete_Sync\108_IC_Contest_Preround\Verilog\SME\SME.xpr
# Log file: C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/vivado.log
# Journal file: C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/SME.xpr
update_compile_order -fileset sources_1
launch_simulation
source testfixture.tcl
run 5 us
close_sim
launch_simulation
launch_simulation
source testfixture.tcl
current_wave_config {Untitled 2}
add_wave {{/testfixture/u_SME/curr_state}} 
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testfixture.tcl
close_sim
launch_simulation
launch_simulation
source testfixture.tcl
current_wave_config {Untitled 4}
add_wave {{/testfixture/u_SME/clk}} {{/testfixture/u_SME/reset}} {{/testfixture/u_SME/chardata}} {{/testfixture/u_SME/isstring}} 
current_wave_config {Untitled 4}
add_wave {{/testfixture/u_SME/curr_state}} 
current_wave_config {Untitled 4}
add_wave {{/testfixture/u_SME/string_fg}} {{/testfixture/u_SME/string_len}} {{/testfixture/u_SME/string}} 
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/testfixture/u_SME/string_curr_state}} {{/testfixture/u_SME/string_next_state}} 
current_wave_config {Untitled 4}
add_wave {{/testfixture/u_SME/pattern_curr_state}} {{/testfixture/u_SME/pattern_next_state}} {{/testfixture/u_SME/pattern_fg}} {{/testfixture/u_SME/pattern_len}} {{/testfixture/u_SME/pattern}} 
restart
run 5 us
run 5 us
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/testfixture/u_SME/ispattern}} 
restart
run 5 us
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/testfixture_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/testfixture_behav.wcfg
set_property xsim.view C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/SME/testfixture_behav.wcfg [get_filesets sim_1]
close_sim
