- 👋 Hi, I’m @jreindel
- 👀 I’m interested in embedded firmware development. Especially FPGA as a reconfigurable hardware accellerator (like Xilinx Zynq).
- 🌱 I’m currently learning BSP generation/maintaining via Buildroot and Yocto 
- 💞️ I’m looking to collaborate on something cool.
- 📫 How to reach me joel.reindel@gmail.com

<!---
jreindel/jreindel is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
