#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2019310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ff4160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x200c560 .functor NOT 1, L_0x2041cd0, C4<0>, C4<0>, C4<0>;
L_0x2041a60 .functor XOR 5, L_0x2041890, L_0x20419c0, C4<00000>, C4<00000>;
L_0x2041bc0 .functor XOR 5, L_0x2041a60, L_0x2041b20, C4<00000>, C4<00000>;
v0x203e040_0 .net *"_ivl_10", 4 0, L_0x2041b20;  1 drivers
v0x203e140_0 .net *"_ivl_12", 4 0, L_0x2041bc0;  1 drivers
v0x203e220_0 .net *"_ivl_2", 4 0, L_0x20417f0;  1 drivers
v0x203e2e0_0 .net *"_ivl_4", 4 0, L_0x2041890;  1 drivers
v0x203e3c0_0 .net *"_ivl_6", 4 0, L_0x20419c0;  1 drivers
v0x203e4f0_0 .net *"_ivl_8", 4 0, L_0x2041a60;  1 drivers
v0x203e5d0_0 .var "clk", 0 0;
v0x203e670_0 .var/2u "stats1", 159 0;
v0x203e730_0 .var/2u "strobe", 0 0;
v0x203e880_0 .net "sum_dut", 4 0, L_0x2041640;  1 drivers
v0x203e940_0 .net "sum_ref", 4 0, L_0x203f050;  1 drivers
v0x203e9e0_0 .net "tb_match", 0 0, L_0x2041cd0;  1 drivers
v0x203ea80_0 .net "tb_mismatch", 0 0, L_0x200c560;  1 drivers
v0x203eb40_0 .net "x", 3 0, v0x203a530_0;  1 drivers
v0x203ec00_0 .net "y", 3 0, v0x203a5f0_0;  1 drivers
L_0x20417f0 .concat [ 5 0 0 0], L_0x203f050;
L_0x2041890 .concat [ 5 0 0 0], L_0x203f050;
L_0x20419c0 .concat [ 5 0 0 0], L_0x2041640;
L_0x2041b20 .concat [ 5 0 0 0], L_0x203f050;
L_0x2041cd0 .cmp/eeq 5, L_0x20417f0, L_0x2041bc0;
S_0x2017770 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1ff4160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2004460_0 .net *"_ivl_0", 4 0, L_0x203ed40;  1 drivers
L_0x7fa35aec1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20014b0_0 .net *"_ivl_3", 0 0, L_0x7fa35aec1018;  1 drivers
v0x1ffe4a0_0 .net *"_ivl_4", 4 0, L_0x203eed0;  1 drivers
L_0x7fa35aec1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2014e90_0 .net *"_ivl_7", 0 0, L_0x7fa35aec1060;  1 drivers
v0x20017d0_0 .net "sum", 4 0, L_0x203f050;  alias, 1 drivers
v0x1ffe7f0_0 .net "x", 3 0, v0x203a530_0;  alias, 1 drivers
v0x203a120_0 .net "y", 3 0, v0x203a5f0_0;  alias, 1 drivers
L_0x203ed40 .concat [ 4 1 0 0], v0x203a530_0, L_0x7fa35aec1018;
L_0x203eed0 .concat [ 4 1 0 0], v0x203a5f0_0, L_0x7fa35aec1060;
L_0x203f050 .arith/sum 5, L_0x203ed40, L_0x203eed0;
S_0x203a280 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1ff4160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x203a450_0 .net "clk", 0 0, v0x203e5d0_0;  1 drivers
v0x203a530_0 .var "x", 3 0;
v0x203a5f0_0 .var "y", 3 0;
E_0x2007930/0 .event negedge, v0x203a450_0;
E_0x2007930/1 .event posedge, v0x203a450_0;
E_0x2007930 .event/or E_0x2007930/0, E_0x2007930/1;
S_0x203a6d0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1ff4160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
o0x7fa35af0adf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x203d900_0 name=_ivl_43
v0x203da00_0 .net "carry", 3 0, L_0x2041e60;  1 drivers
v0x203dae0_0 .net "sum", 4 0, L_0x2041640;  alias, 1 drivers
v0x203dba0_0 .net "x", 3 0, v0x203a530_0;  alias, 1 drivers
v0x203dc60_0 .net "y", 3 0, v0x203a5f0_0;  alias, 1 drivers
L_0x203f750 .part v0x203a530_0, 0, 1;
L_0x203f880 .part v0x203a5f0_0, 0, 1;
L_0x203ffb0 .part v0x203a530_0, 1, 1;
L_0x20400e0 .part v0x203a5f0_0, 1, 1;
L_0x2040240 .part L_0x2041e60, 0, 1;
L_0x20408e0 .part v0x203a530_0, 2, 1;
L_0x2040a50 .part v0x203a5f0_0, 2, 1;
L_0x2040b80 .part L_0x2041e60, 1, 1;
L_0x2041260 .part v0x203a530_0, 3, 1;
L_0x2041390 .part v0x203a5f0_0, 3, 1;
L_0x20415a0 .part L_0x2041e60, 2, 1;
LS_0x2041640_0_0 .concat8 [ 1 1 1 1], L_0x203f190, L_0x203fab0, L_0x20403e0, L_0x2040d70;
LS_0x2041640_0_4 .concat8 [ 1 0 0 0], L_0x2041150;
L_0x2041640 .concat8 [ 4 1 0 0], LS_0x2041640_0_0, LS_0x2041640_0_4;
L_0x2041e60 .concat [ 1 1 1 1], L_0x203f640, L_0x203fea0, L_0x20407d0, o0x7fa35af0adf8;
S_0x203a860 .scope module, "u0" "full_adder" 4 9, 4 15 0, S_0x203a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x201ad00 .functor XOR 1, L_0x203f750, L_0x203f880, C4<0>, C4<0>;
L_0x7fa35aec10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x203f190 .functor XOR 1, L_0x201ad00, L_0x7fa35aec10a8, C4<0>, C4<0>;
L_0x203f250 .functor AND 1, L_0x203f750, L_0x203f880, C4<1>, C4<1>;
L_0x203f390 .functor AND 1, L_0x203f750, L_0x7fa35aec10a8, C4<1>, C4<1>;
L_0x203f480 .functor OR 1, L_0x203f250, L_0x203f390, C4<0>, C4<0>;
L_0x203f590 .functor AND 1, L_0x203f880, L_0x7fa35aec10a8, C4<1>, C4<1>;
L_0x203f640 .functor OR 1, L_0x203f480, L_0x203f590, C4<0>, C4<0>;
v0x203aaf0_0 .net *"_ivl_0", 0 0, L_0x201ad00;  1 drivers
v0x203abf0_0 .net *"_ivl_10", 0 0, L_0x203f590;  1 drivers
v0x203acd0_0 .net *"_ivl_4", 0 0, L_0x203f250;  1 drivers
v0x203adc0_0 .net *"_ivl_6", 0 0, L_0x203f390;  1 drivers
v0x203aea0_0 .net *"_ivl_8", 0 0, L_0x203f480;  1 drivers
v0x203afd0_0 .net "a", 0 0, L_0x203f750;  1 drivers
v0x203b090_0 .net "b", 0 0, L_0x203f880;  1 drivers
v0x203b150_0 .net "cin", 0 0, L_0x7fa35aec10a8;  1 drivers
v0x203b210_0 .net "cout", 0 0, L_0x203f640;  1 drivers
v0x203b360_0 .net "s", 0 0, L_0x203f190;  1 drivers
S_0x203b4c0 .scope module, "u1" "full_adder" 4 10, 4 15 0, S_0x203a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x203fa40 .functor XOR 1, L_0x203ffb0, L_0x20400e0, C4<0>, C4<0>;
L_0x203fab0 .functor XOR 1, L_0x203fa40, L_0x2040240, C4<0>, C4<0>;
L_0x203fb50 .functor AND 1, L_0x203ffb0, L_0x20400e0, C4<1>, C4<1>;
L_0x203fbf0 .functor AND 1, L_0x203ffb0, L_0x2040240, C4<1>, C4<1>;
L_0x203fce0 .functor OR 1, L_0x203fb50, L_0x203fbf0, C4<0>, C4<0>;
L_0x203fdf0 .functor AND 1, L_0x20400e0, L_0x2040240, C4<1>, C4<1>;
L_0x203fea0 .functor OR 1, L_0x203fce0, L_0x203fdf0, C4<0>, C4<0>;
v0x203b720_0 .net *"_ivl_0", 0 0, L_0x203fa40;  1 drivers
v0x203b800_0 .net *"_ivl_10", 0 0, L_0x203fdf0;  1 drivers
v0x203b8e0_0 .net *"_ivl_4", 0 0, L_0x203fb50;  1 drivers
v0x203b9d0_0 .net *"_ivl_6", 0 0, L_0x203fbf0;  1 drivers
v0x203bab0_0 .net *"_ivl_8", 0 0, L_0x203fce0;  1 drivers
v0x203bbe0_0 .net "a", 0 0, L_0x203ffb0;  1 drivers
v0x203bca0_0 .net "b", 0 0, L_0x20400e0;  1 drivers
v0x203bd60_0 .net "cin", 0 0, L_0x2040240;  1 drivers
v0x203be20_0 .net "cout", 0 0, L_0x203fea0;  1 drivers
v0x203bf70_0 .net "s", 0 0, L_0x203fab0;  1 drivers
S_0x203c0d0 .scope module, "u2" "full_adder" 4 11, 4 15 0, S_0x203a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2040370 .functor XOR 1, L_0x20408e0, L_0x2040a50, C4<0>, C4<0>;
L_0x20403e0 .functor XOR 1, L_0x2040370, L_0x2040b80, C4<0>, C4<0>;
L_0x2040480 .functor AND 1, L_0x20408e0, L_0x2040a50, C4<1>, C4<1>;
L_0x2040520 .functor AND 1, L_0x20408e0, L_0x2040b80, C4<1>, C4<1>;
L_0x2040610 .functor OR 1, L_0x2040480, L_0x2040520, C4<0>, C4<0>;
L_0x2040720 .functor AND 1, L_0x2040a50, L_0x2040b80, C4<1>, C4<1>;
L_0x20407d0 .functor OR 1, L_0x2040610, L_0x2040720, C4<0>, C4<0>;
v0x203c340_0 .net *"_ivl_0", 0 0, L_0x2040370;  1 drivers
v0x203c420_0 .net *"_ivl_10", 0 0, L_0x2040720;  1 drivers
v0x203c500_0 .net *"_ivl_4", 0 0, L_0x2040480;  1 drivers
v0x203c5f0_0 .net *"_ivl_6", 0 0, L_0x2040520;  1 drivers
v0x203c6d0_0 .net *"_ivl_8", 0 0, L_0x2040610;  1 drivers
v0x203c800_0 .net "a", 0 0, L_0x20408e0;  1 drivers
v0x203c8c0_0 .net "b", 0 0, L_0x2040a50;  1 drivers
v0x203c980_0 .net "cin", 0 0, L_0x2040b80;  1 drivers
v0x203ca40_0 .net "cout", 0 0, L_0x20407d0;  1 drivers
v0x203cb90_0 .net "s", 0 0, L_0x20403e0;  1 drivers
S_0x203ccf0 .scope module, "u3" "full_adder" 4 12, 4 15 0, S_0x203a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2040d00 .functor XOR 1, L_0x2041260, L_0x2041390, C4<0>, C4<0>;
L_0x2040d70 .functor XOR 1, L_0x2040d00, L_0x20415a0, C4<0>, C4<0>;
L_0x2040de0 .functor AND 1, L_0x2041260, L_0x2041390, C4<1>, C4<1>;
L_0x2040ea0 .functor AND 1, L_0x2041260, L_0x20415a0, C4<1>, C4<1>;
L_0x2040f90 .functor OR 1, L_0x2040de0, L_0x2040ea0, C4<0>, C4<0>;
L_0x20410a0 .functor AND 1, L_0x2041390, L_0x20415a0, C4<1>, C4<1>;
L_0x2041150 .functor OR 1, L_0x2040f90, L_0x20410a0, C4<0>, C4<0>;
v0x203cf30_0 .net *"_ivl_0", 0 0, L_0x2040d00;  1 drivers
v0x203d030_0 .net *"_ivl_10", 0 0, L_0x20410a0;  1 drivers
v0x203d110_0 .net *"_ivl_4", 0 0, L_0x2040de0;  1 drivers
v0x203d200_0 .net *"_ivl_6", 0 0, L_0x2040ea0;  1 drivers
v0x203d2e0_0 .net *"_ivl_8", 0 0, L_0x2040f90;  1 drivers
v0x203d410_0 .net "a", 0 0, L_0x2041260;  1 drivers
v0x203d4d0_0 .net "b", 0 0, L_0x2041390;  1 drivers
v0x203d590_0 .net "cin", 0 0, L_0x20415a0;  1 drivers
v0x203d650_0 .net "cout", 0 0, L_0x2041150;  1 drivers
v0x203d7a0_0 .net "s", 0 0, L_0x2040d70;  1 drivers
S_0x203de40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1ff4160;
 .timescale -12 -12;
E_0x2007de0 .event anyedge, v0x203e730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x203e730_0;
    %nor/r;
    %assign/vec4 v0x203e730_0, 0;
    %wait E_0x2007de0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x203a280;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2007930;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x203a5f0_0, 0;
    %assign/vec4 v0x203a530_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ff4160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203e5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203e730_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ff4160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x203e5d0_0;
    %inv;
    %store/vec4 v0x203e5d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1ff4160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x203a450_0, v0x203ea80_0, v0x203eb40_0, v0x203ec00_0, v0x203e940_0, v0x203e880_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ff4160;
T_5 ;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x203e670_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1ff4160;
T_6 ;
    %wait E_0x2007930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203e670_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e670_0, 4, 32;
    %load/vec4 v0x203e9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e670_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203e670_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e670_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x203e940_0;
    %load/vec4 v0x203e940_0;
    %load/vec4 v0x203e880_0;
    %xor;
    %load/vec4 v0x203e940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e670_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x203e670_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203e670_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response46/top_module.sv";
