<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERR&lt;n>PFGCDN</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERR&lt;n>PFGCDN, Pseudo-fault Generation Countdown Register, n =
      0 - 65534</h1><p>The ERR&lt;n>PFGCDN characteristics are:</p><h2>Purpose</h2><p>Generates one of the errors enabled in the corresponding <a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a> register.</p><h2>Configuration</h2><p><del>This register is present only
    when ARMv8.4-RAS is implemented.
      
    Otherwise, direct accesses to ERR&lt;n>PFGCDN are </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>Present only when the RAS Common Fault Injection Model Extension is implemented by this node so that </del><a href="ext-errnfr.html"><del>ERR&lt;n>FR</del></a><del>.INJ != </del><span class="binarynumber"><del>0b00</del></span><del>, error record &lt;n> is implemented, and error record &lt;n> is the first error record owned by a node. Otherwise, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><ins>This</ins><del>RW</del> <ins>register</ins><del>fields</del> <ins>is</ins><del>in</del> <ins>present</ins><del>this</del> <ins>only
    when</ins><del>register</del> <ins>error</ins><del>reset</del> <ins>record &lt;n> is implemented, the node implements the RAS Common Fault Injection Model Extension (ERR&lt;n>FR.INJ != 0b00) and error record &lt;n> is the first error record owned by a node.
      
    Otherwise, direct accesses </ins>to <ins>ERR&lt;n>PFGCDN are</ins><del>architecturally</del> <span class="arm-defined-word"><ins>RES0</ins><del>UNKNOWN</del></span><ins>.</ins><del>values.</del></p><p><a href="ext-errnfr.html">ERR&lt;n>FR</a> describes the features implemented by the node.</p><h2>Attributes</h2><p>ERR&lt;n>PFGCDN is a 64-bit register.</p><h2>Field descriptions</h2><p>The ERR&lt;n>PFGCDN bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#CDN_31">CDN</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:32]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="CDN_31">CDN, bits [31:0]
                  </h4><p>Countdown value.</p><p>This field is copied to Error Generation Counter when either:</p><ul><li>Software writes <a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a>.CDNEN with 1.
</li><li>The Error Generation Counter decrements to zero and <a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a>.R ==<del> 1.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>.
</ins></li></ul><p>While <a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a>.CDNEN ==<del> 1 and the Error Generation Counter is nonzero, the counter decrements by 1 for each cycle at an</del> <span class="binarynumber"><ins>0b1</ins></span><ins> and the Error Generation Counter is nonzero, the counter decrements by 1 for each cycle at an </ins><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> clock rate. When the counter reaches 0, one of the errors enabled in the <a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a> register is generated.</p><div class="note"><span class="note-header">Note</span><p>The current Error Generation Counter value is not visible to software.</p></div><p><ins>The following resets apply:</ins></p><p><del>On a Cold reset, this field resets to an architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> value.</del></p><ul><li><p><ins>On an Error recovery reset, the value of this field is unchanged.</ins></p></li><li><p><ins>On a Cold reset, this field resets to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></p></li></ul><div class="text_after_fields"></div><h2>Accessing the ERR&lt;n>PFGCDN</h2><h4>ERR&lt;n>PFGCDN can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x810</span> + 64n</td><td>ERR&lt;n>PFGCDN</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>