Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 27 11:09:09 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/MotorCtrl_timing_routed.rpt
| Design            : MotorCtrl
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.916        0.000                      0                   96        0.158        0.000                      0                   96        3.475        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.916        0.000                      0                   96        0.158        0.000                      0                   96        3.475        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 MotorCtrl_pwmCount_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EN2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.857ns (36.995%)  route 3.163ns (63.005%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 9.502 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=50, unset)           1.677     1.677    clk
    SLICE_X29Y46                                                      r  MotorCtrl_pwmCount_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     2.133 f  MotorCtrl_pwmCount_V_reg[5]/Q
                         net (fo=7, routed)           0.906     3.039    MotorCtrl_pwmCount_V_reg__0[5]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.163 r  MotorCtrl_pwmCount_V[8]_i_3/O
                         net (fo=6, routed)           0.449     3.612    n_0_MotorCtrl_pwmCount_V[8]_i_3
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     3.736 r  MotorCtrl_pwmCount_V[7]_i_2/O
                         net (fo=5, routed)           0.985     4.721    n_0_MotorCtrl_pwmCount_V[7]_i_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.845 r  EN2_i_6/O
                         net (fo=1, routed)           0.519     5.364    n_0_EN2_i_6
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.749 r  EN2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.749    n_0_EN2_reg_i_3
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.020 r  EN2_reg_i_2/CO[0]
                         net (fo=1, routed)           0.303     6.324    grp_MotorCtrl_pwmThread_fu_120/CO[0]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.373     6.697 r  grp_MotorCtrl_pwmThread_fu_120/EN2_i_1/O
                         net (fo=1, routed)           0.000     6.697    n_7_grp_MotorCtrl_pwmThread_fu_120
    SLICE_X26Y46         FDRE                                         r  EN2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=50, unset)           1.502     9.502    clk
    SLICE_X26Y46                                                      r  EN2_reg/C
                         clock pessimism              0.115     9.617    
                         clock uncertainty           -0.035     9.582    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.031     9.613    EN2_reg
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  2.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MotorCtrl_dividerCount_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.356ns (67.693%)  route 0.170ns (32.307%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=50, unset)           0.562     0.562    clk
    SLICE_X23Y49                                                      r  MotorCtrl_dividerCount_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MotorCtrl_dividerCount_V_reg[23]/Q
                         net (fo=2, routed)           0.169     0.872    grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[23]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V[20]_i_2/O
                         net (fo=1, routed)           0.000     0.917    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V[20]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.032 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.033    grp_MotorCtrl_clockDividerThread_fu_90/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.088 r  grp_MotorCtrl_clockDividerThread_fu_90/MotorCtrl_dividerCount_V_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.088    n_27_grp_MotorCtrl_clockDividerThread_fu_90
    SLICE_X23Y50         FDRE                                         r  MotorCtrl_dividerCount_V_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=50, unset)           0.825     0.825    clk
    SLICE_X23Y50                                                      r  MotorCtrl_dividerCount_V_reg[24]/C
                         clock pessimism              0.000     0.825    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.930    MotorCtrl_dividerCount_V_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin         
Min Period        n/a     FDRE/C   n/a            1.000     8.000   7.000  SLICE_X26Y46  DIR1_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X26Y47  EN1_reg/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     3.975   3.475  SLICE_X26Y46  DIR1_reg/C  



