// Seed: 1507197808
typedef reg id_0;
module module_0 ();
  always @(posedge id_0) begin
    id_0 <= id_0;
  end
  logic id_1 = 1'b0;
endmodule
