INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab3/lab3.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/C/Arch/lab3/lab3.srcs/sim_1/new/ALUCtr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr_tb
