Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Nexys3v3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys3v3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys3v3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Nexys3v3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : Bram
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/reg.vhd" into library work
Parsing entity <reg0>.
Parsing architecture <reg0> of entity <reg0>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Ram8.vhd" into library work
Parsing entity <Ram8>.
Parsing architecture <rtl> of entity <ram8>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Mux4.vhd" into library work
Parsing entity <Mux4>.
Parsing architecture <Behavioral> of entity <mux4>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Mux3_32.vhd" into library work
Parsing entity <Mux3_32>.
Parsing architecture <Behavioral> of entity <mux3_32>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/enable_bank.vhd" into library work
Parsing entity <enable_bank>.
Parsing architecture <Behavioral> of entity <enable_bank>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/stack.vhf" into library work
Parsing entity <stack>.
Parsing architecture <BEHAVIORAL> of entity <stack>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/reg1.vhd" into library work
Parsing entity <reg1>.
Parsing architecture <reg1> of entity <reg1>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/qd.vhd" into library work
Parsing entity <qd>.
Parsing architecture <Behavioral> of entity <qd>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/mux6.vhd" into library work
Parsing entity <mux6>.
Parsing architecture <Behavioral> of entity <mux6>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/homade_opcodes.vhd" into library work
Parsing package <opcodes>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/FIFO3port.vhd" into library work
Parsing entity <FIFO3port>.
Parsing architecture <Behavioral> of entity <fifo3port>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/returnstack.vhd" into library work
Parsing entity <rstack>.
Parsing architecture <Behavioral> of entity <rstack>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/mem_bank_1bit.vhd" into library work
Parsing entity <mem_bank_1bit>.
Parsing architecture <Behavioral> of entity <mem_bank_1bit>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPcode.vhd" into library work
Parsing package <IPcodes>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/hstack.vhd" into library work
Parsing entity <hstack>.
Parsing architecture <hstack_arch> of entity <hstack>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/funit32.vhd" into library work
Parsing entity <funit32>.
Parsing architecture <funit32_arch> of entity <funit32>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/dstack.vhd" into library work
Parsing entity <dstack>.
Parsing architecture <Behavioral> of entity <dstack>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/c_counter_binary_v11_0.vhd" into library work
Parsing entity <Tic_counter>.
Parsing architecture <c_counter> of entity <tic_counter>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/CUnit.vhd" into library work
Parsing entity <CUnit>.
Parsing architecture <Behavioral> of entity <cunit>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Bfibo.vhd" into library work
Parsing entity <fibogen>.
Parsing architecture <Behavioral> of entity <fibogen>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/slavedual_prom.vhd" into library work
Parsing entity <slavedual_prom>.
Parsing architecture <Behavioral> of entity <slavedual_prom>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/pulse.vhf" into library work
Parsing entity <pulse>.
Parsing architecture <BEHAVIORAL> of entity <pulse>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_Snum.vhd" into library work
Parsing entity <IP_Snum>.
Parsing architecture <Behavioral> of entity <ip_snum>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_Put.vhd" into library work
Parsing entity <IP_Put>.
Parsing architecture <Behavioral> of entity <ip_put>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_datastack.vhd" into library work
Parsing entity <IP_datastack>.
Parsing architecture <Behavioral> of entity <ip_datastack>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPTic.vhd" into library work
Parsing entity <IP_Tic>.
Parsing architecture <Behavioral> of entity <ip_tic>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPstack.vhd" into library work
Parsing entity <IP_stack>.
Parsing architecture <Behavioral> of entity <ip_stack>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPpushpop.vhd" into library work
Parsing entity <IP_pushpop>.
Parsing architecture <Behavioral> of entity <ip_pushpop>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPget.vhd" into library work
Parsing entity <IP_get>.
Parsing architecture <Behavioral> of entity <ip_get>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPFunit.vhd" into library work
Parsing entity <IP_Funit>.
Parsing architecture <Behavioral> of entity <ip_funit>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPfibo.vhd" into library work
Parsing entity <IP_fibo>.
Parsing architecture <FSM_fibo> of entity <ip_fibo>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/HSUcore.vhd" into library work
Parsing entity <HSUcore>.
Parsing architecture <Behavioral> of entity <hsucore>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Hmemory64.vhd" into library work
Parsing entity <Hmemory64>.
Parsing architecture <Behavioral> of entity <hmemory64>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/ffdce.vhd" into library work
Parsing entity <ffdce>.
Parsing architecture <Behavioral> of entity <ffdce>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/shift_reg_32.vhd" into library work
Parsing entity <shift_reg>.
Parsing architecture <Behavioral> of entity <shift_reg>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_switch.vhd" into library work
Parsing entity <IP_switch>.
Parsing architecture <Behavioral> of entity <ip_switch>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_MEcom.vhd" into library work
Parsing entity <IP_MEcom>.
Parsing architecture <Behavioral> of entity <ip_mecom>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_Led.vhd" into library work
Parsing entity <IP_Led>.
Parsing architecture <Behavioral> of entity <ip_led>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_com32.vhd" into library work
Parsing entity <IP_com32>.
Parsing architecture <FSM> of entity <ip_com32>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_Com.vhd" into library work
Parsing entity <IP_Com>.
Parsing architecture <Behavioral> of entity <ip_com>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IP_Actif.vhd" into library work
Parsing entity <IP_Actif>.
Parsing architecture <Behavioral> of entity <ip_actif>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPwaitBT1.vhd" into library work
Parsing entity <IP_waitbt>.
Parsing architecture <FSM> of entity <ip_waitbt>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPWait.vhd" into library work
Parsing entity <IP_Wait>.
Parsing architecture <FSM> of entity <ip_wait>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/IPBufO.vhd" into library work
Parsing entity <IP_BufO>.
Parsing architecture <Behavioral> of entity <ip_bufo>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" into library work
Parsing entity <HSlave>.
Parsing architecture <Behavioral> of entity <hslave>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/BaudClk_adept.vhd" into library work
Parsing entity <uart_baudClock>.
Parsing architecture <Behavioral> of entity <uart_baudclock>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/x7segb.vhd" into library work
Parsing entity <x7segb>.
Parsing architecture <arch_x7segb> of entity <x7segb>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd" into library work
Parsing entity <Wrapper_RAM>.
Parsing architecture <rom_io> of entity <wrapper_ram>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/HSP.vhd" into library work
Parsing entity <HMaster>.
Parsing architecture <Behavioral> of entity <hmaster>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/debounce4.vhd" into library work
Parsing entity <debounce4>.
Parsing architecture <debounce4> of entity <debounce4>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/clkdiv.vhd" into library work
Parsing entity <clkdiv2>.
Parsing architecture <clkdiv2> of entity <clkdiv2>.
Parsing VHDL file "/home/m1/douaille/AEV/tp2/homade/Nexys3v3.vhd" into library work
Parsing entity <Nexys3v3>.
Parsing architecture <Behavioral> of entity <nexys3v3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Nexys3v3> (architecture <Behavioral>) from library <work>.

Elaborating entity <Wrapper_RAM> (architecture <rom_io>) from library <work>.

Elaborating entity <uart_baudClock> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd" Line 220: next_data_add should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd" Line 407. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd" Line 626. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd" Line 662. Case statement is complete. others clause is never selected

Elaborating entity <HMaster> (architecture <Behavioral>) from library <work>.

Elaborating entity <slavedual_prom> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_bank_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Hmemory64> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <rstack> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/Hmemory64.vhd" Line 222. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/Hmemory64.vhd" Line 390. Case statement is complete. others clause is never selected

Elaborating entity <HSlave> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" Line 90: Using initial value '0' for ipdwt since it is never assigned
WARNING:HDLCompiler:92 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" Line 526: w_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" Line 531: w_bit should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" Line 494: Assignment to count ignored, since the identifier is never used

Elaborating entity <HSUcore> (architecture <Behavioral>) from library <work>.

Elaborating entity <CUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.

Elaborating entity <qd> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/CUnit.vhd" Line 433. Case statement is complete. others clause is never selected

Elaborating entity <hstack> (architecture <hstack_arch>) from library <work>.

Elaborating entity <FIFO3port> (architecture <Behavioral>) from library <work>.

Elaborating entity <stack> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <enable_bank> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux3_32> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram8> (architecture <rtl>) from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <mux6> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg1> (architecture <reg1>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <IP_fibo> (architecture <FSM_fibo>) with generics from library <work>.

Elaborating entity <fibogen> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/IPfibo.vhd" Line 179. Case statement is complete. others clause is never selected

Elaborating entity <IP_Funit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <funit32> (architecture <funit32_arch>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/m1/douaille/AEV/tp2/homade/funit32.vhd" Line 70: Assignment to avector ignored, since the identifier is never used

Elaborating entity <IP_stack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_datastack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dstack> (architecture <Behavioral>) from library <work>.

Elaborating entity <IP_pushpop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Tic> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Tic_counter> (architecture <c_counter>) from library <work>.

Elaborating entity <IP_get> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Put> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Snum> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" Line 306: Net <count[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" Line 307: Net <count_supp[5]> does not have a driver.

Elaborating entity <shift_reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ffdce> (architecture <Behavioral>) from library <work>.

Elaborating entity <IP_Led> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_switch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_BufO> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_Actif> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_waitbt> (architecture <FSM>) with generics from library <work>.

Elaborating entity <pulse> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/IPwaitBT1.vhd" Line 204. Case statement is complete. others clause is never selected

Elaborating entity <IP_Wait> (architecture <FSM>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/IPWait.vhd" Line 187. Case statement is complete. others clause is never selected

Elaborating entity <IP_Com> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_com32> (architecture <FSM>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/IP_com32.vhd" Line 158. Case statement is complete. others clause is never selected

Elaborating entity <IP_MEcom> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <debounce4> (architecture <debounce4>) from library <work>.

Elaborating entity <clkdiv2> (architecture <clkdiv2>) from library <work>.

Elaborating entity <x7segb> (architecture <arch_x7segb>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/douaille/AEV/tp2/homade/Nexys3v3.vhd" Line 303. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Nexys3v3>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Nexys3v3.vhd".
    Set property "clock_signal = yes" for signal <mclk>.
    Found 1-bit register for signal <next_state>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Nexys3v3> synthesized.

Synthesizing Unit <Wrapper_RAM>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd".
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/uart_driver.vhd" line 198: Output port <clk> of the instance <uart_baudClock_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_d2>.
    Found 1-bit register for signal <end_prog>.
    Found 1-bit register for signal <rx_d1>.
    Found 4-bit register for signal <rx_cnt>.
    Found 4-bit register for signal <j>.
    Found 4-bit register for signal <var>.
    Found 4-bit register for signal <var0>.
    Found 4-bit register for signal <j1>.
    Found 4-bit register for signal <rx_sample_cnt>.
    Found 3-bit register for signal <instruction>.
    Found 3-bit register for signal <prom_state>.
    Found 3-bit register for signal <prom_state1>.
    Found 6-bit register for signal <k>.
    Found 12-bit register for signal <next_data_add>.
    Found 32-bit register for signal <var1>.
    Found 32-bit register for signal <var11>.
    Found 32-bit register for signal <data_buff1>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <S_M>.
    Found 1-bit register for signal <data_M>.
    Found 1-bit register for signal <wphase_M>.
    Found 1-bit register for signal <wphase_S>.
    Found 1-bit register for signal <data_S>.
    Found 1-bit register for signal <rx_ok>.
    Found 8-bit register for signal <reg>.
    Found 8-bit register for signal <rx_reg>.
    Found 32-bit register for signal <data_buff>.
    Found 1-bit register for signal <reload>.
    Found 1-bit register for signal <validate>.
    Found 1-bit register for signal <rx_sig>.
    Found 1-bit register for signal <addr_M<11>>.
    Found 1-bit register for signal <addr_M<10>>.
    Found 1-bit register for signal <addr_M<9>>.
    Found 1-bit register for signal <addr_M<8>>.
    Found 1-bit register for signal <addr_M<7>>.
    Found 1-bit register for signal <addr_M<6>>.
    Found 1-bit register for signal <addr_M<5>>.
    Found 1-bit register for signal <addr_M<4>>.
    Found 1-bit register for signal <addr_M<3>>.
    Found 1-bit register for signal <addr_M<2>>.
    Found 1-bit register for signal <addr_M<1>>.
    Found 1-bit register for signal <addr_M<0>>.
    Found finite state machine <FSM_0> for signal <prom_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Hclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_00                                       |
    | Power Up State     | state_00                                       |
    | Recovery State     | state_00                                       |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <prom_state1>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Hclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_s00                                      |
    | Power Up State     | state_s00                                      |
    | Recovery State     | state_s00                                      |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <rx_sample_cnt[3]_GND_6_o_add_2_OUT> created at line 165.
    Found 4-bit adder for signal <rx_cnt[3]_GND_6_o_add_5_OUT> created at line 171.
    Found 4-bit adder for signal <j[3]_GND_6_o_add_52_OUT> created at line 348.
    Found 4-bit adder for signal <var[3]_GND_6_o_add_53_OUT> created at line 349.
    Found 32-bit adder for signal <var1[31]_GND_6_o_add_55_OUT> created at line 353.
    Found 6-bit adder for signal <k[5]_GND_6_o_add_57_OUT> created at line 357.
    Found 3-bit adder for signal <instruction[2]_GND_6_o_add_58_OUT> created at line 361.
    Found 4-bit adder for signal <var0[3]_GND_6_o_add_121_OUT> created at line 559.
    Found 4-bit adder for signal <j1[3]_GND_6_o_add_122_OUT> created at line 560.
    Found 32-bit adder for signal <var11[31]_GND_6_o_add_124_OUT> created at line 564.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_9_OUT<2:0>> created at line 174.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_45_OUT<2:0>> created at line 322.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_69_OUT<2:0>> created at line 368.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_72_OUT<11:0>> created at line 370.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_116_OUT<2:0>> created at line 536.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_136_OUT<2:0>> created at line 580.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_45_o> created at line 322.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_69_o> created at line 368.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_116_o> created at line 536.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_rx_reg[7]_Mux_136_o> created at line 580.
    Found 4-bit comparator greater for signal <GND_6_o_rx_cnt[3]_LessThan_7_o> created at line 173
    Found 4-bit comparator greater for signal <rx_cnt[3]_PWR_6_o_LessThan_8_o> created at line 173
    Found 32-bit comparator equal for signal <data_buff[31]_var1[31]_equal_50_o> created at line 332
    Found 32-bit comparator greater for signal <var1[31]_data_buff[31]_LessThan_52_o> created at line 347
    Found 4-bit comparator greater for signal <j[3]_PWR_6_o_LessThan_68_o> created at line 366
    Found 32-bit comparator equal for signal <data_buff1[31]_var11[31]_equal_119_o> created at line 546
    Found 32-bit comparator greater for signal <var11[31]_data_buff1[31]_LessThan_121_o> created at line 557
    Found 4-bit comparator greater for signal <j1[3]_PWR_6_o_LessThan_135_o> created at line 578
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 151 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Wrapper_RAM> synthesized.

Synthesizing Unit <uart_baudClock>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/BaudClk_adept.vhd".
        clock_rate = 100000000
        baud_rate = 9600
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <baud_clk>.
    Found 11-bit register for signal <baudRate_process.count>.
    Found 11-bit adder for signal <baudRate_process.count[10]_GND_7_o_add_0_OUT> created at line 107.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <uart_baudClock> synthesized.

Synthesizing Unit <HMaster>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/HSP.vhd".
    Set property "clock_signal = yes" for signal <clock>.
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/HSP.vhd" line 450: Output port <ortree> of the instance <Inst_Hmemory64> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/HSP.vhd" line 450: Output port <write_en> of the instance <Inst_Hmemory64> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <HMaster> synthesized.

Synthesizing Unit <slavedual_prom>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/slavedual_prom.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <slavedual_prom> synthesized.

Synthesizing Unit <mem_bank_1bit>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/mem_bank_1bit.vhd".
    Found 64x1-bit dual-port RAM <Mram_RAM64bit> for signal <RAM64bit>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_bank_1bit> synthesized.

Synthesizing Unit <Hmemory64>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Hmemory64.vhd".
    Set property "KEEP = YES" for signal <PC>.
    Set property "KEEP = YES" for signal <PCret>.
    Set property "KEEP = YES" for signal <wr_adr>.
    Set property "KEEP = YES" for signal <wr_data>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <etat>.
    Found 1-bit register for signal <Iready>.
    Found 1-bit register for signal <stpush>.
    Found 1-bit register for signal <W48>.
    Found 1-bit register for signal <stpop>.
    Found 1-bit register for signal <wr_en>.
    Found 32-bit register for signal <wr_adr>.
    Found 48-bit register for signal <wr_data>.
    Found 1-bit register for signal <orlocal>.
    Found 16-bit register for signal <inslocal>.
    Found 32-bit register for signal <PCret>.
    Found 1-bit register for signal <PC<31>>.
    Found 1-bit register for signal <PC<30>>.
    Found 1-bit register for signal <PC<29>>.
    Found 1-bit register for signal <PC<28>>.
    Found 1-bit register for signal <PC<27>>.
    Found 1-bit register for signal <PC<26>>.
    Found 1-bit register for signal <PC<25>>.
    Found 1-bit register for signal <PC<24>>.
    Found 1-bit register for signal <PC<23>>.
    Found 1-bit register for signal <PC<22>>.
    Found 1-bit register for signal <PC<21>>.
    Found 1-bit register for signal <PC<20>>.
    Found 1-bit register for signal <PC<19>>.
    Found 1-bit register for signal <PC<18>>.
    Found 1-bit register for signal <PC<17>>.
    Found 1-bit register for signal <PC<16>>.
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Found finite state machine <FSM_2> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 10                                             |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | StartHomade_clr_OR_125_o (positive)            |
    | Reset type         | asynchronous                                   |
    | Reset State        | short_instr                                    |
    | Power Up State     | short_instr                                    |
    | Recovery State     | short_instr                                    |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_9_OUT> created at line 242.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_11_OUT> created at line 249.
    Found 32-bit adder for signal <PC[31]_PC_adr[1]_add_16_OUT> created at line 264.
    Found 32-bit adder for signal <PC[31]_inslocal[9]_add_100_OUT> created at line 359.
    Found 32-bit adder for signal <n0406> created at line 361.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_103_OUT> created at line 365.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_106_OUT> created at line 369.
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_109_OUT> created at line 373.
    Found 16-bit 4-to-1 multiplexer for signal <PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT> created at line 217.
    Found 32-bit 4-to-1 multiplexer for signal <PC[31]_PC[31]_wide_mux_111_OUT> created at line 362.
    Found 32-bit 4-to-1 multiplexer for signal <etat[1]_PC[31]_wide_mux_117_OUT> created at line 214.
    Found 32-bit 4-to-1 multiplexer for signal <_n0451> created at line 229.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal PC may hinder XST clustering optimizations.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 166 D-type flip-flop(s).
	inferred  85 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Hmemory64> synthesized.

Synthesizing Unit <reg0_1>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 1
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg0_1> synthesized.

Synthesizing Unit <rstack>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/returnstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Set property "KEEP = YES" for signal <dout>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 4-bit adder for signal <stack_ptr[3]_GND_19_o_add_12_OUT> created at line 135.
    Found 4-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT<3:0>> created at line 117.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <rstack> synthesized.

Synthesizing Unit <HSlave>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd".
    Set property "clock_signal = yes" for signal <clock>.
    Set property "KEEP = YES" for signal <Ird>.
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" line 544: Output port <write_en> of the instance <Inst_Hmemory64> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" line 565: Output port <SPMDcode> of the instance <Slave_HSUcore> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/Hsalve.vhd" line 565: Output port <SPMDtrig> of the instance <Slave_HSUcore> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'count', unconnected in block 'HSlave', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'count_supp', unconnected in block 'HSlave', is tied to its initial value (000001).
    Found 12-bit register for signal <addr_a1>.
    Found 7-bit register for signal <count1>.
    Found 6-bit register for signal <count_supp1>.
    Found 7-bit adder for signal <count1[6]_GND_53_o_add_1_OUT> created at line 506.
    Found 6-bit adder for signal <count_supp1[5]_GND_53_o_add_3_OUT> created at line 509.
    Found 12-bit subtractor for signal <GND_53_o_GND_53_o_sub_7_OUT<11:0>> created at line 513.
    Found 12-bit subtractor for signal <GND_53_o_GND_53_o_sub_10_OUT<11:0>> created at line 519.
    Found 7-bit comparator lessequal for signal <count1[6]_PWR_23_o_LessThan_6_o> created at line 512
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <HSlave> synthesized.

Synthesizing Unit <HSUcore>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/HSUcore.vhd".
    Set property "KEEP = YES" for signal <SPMDcode>.
WARNING:Xst:37 - Detected unknown constraint/property "keep1". This constraint/property is not supported by the current software release and will be ignored.
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <SPMDtrig>.
INFO:Xst:3010 - "/home/m1/douaille/AEV/tp2/homade/HSUcore.vhd" line 165: Output port <offset> of the instance <HSU_CUnit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HSUcore> synthesized.

Synthesizing Unit <CUnit>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/CUnit.vhd".
    Set property "KEEP = YES" for signal <val>.
    Set property "KEEP = YES" for signal <instrr_ready>.
    Set property "KEEP = YES" for signal <ins>.
    Set property "KEEP = YES" for signal <ins_in>.
    Set property "KEEP = YES" for signal <Iready>.
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <next1>.
    Set property "KEEP = YES" for signal <dwait>.
    Set property "KEEP = YES" for signal <qwait>.
WARNING:Xst:647 - Input <pop_predicat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <offset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <control>.
    Found 11-bit register for signal <Ipcode>.
    Found 4-bit register for signal <val>.
    Found 1-bit register for signal <LITload>.
    Found 1-bit register for signal <endwait>.
    Found 32-bit register for signal <Tlit>.
    Found 13-bit register for signal <SPMDcode>.
    Found 1-bit register for signal <SPMDtrig>.
    Found 1-bit register for signal <dwait>.
    Found 1-bit register for signal <next1>.
    Found 4x4-bit Read Only RAM for signal <_n0180>
    Found 16x22-bit Read Only RAM for signal <_n0246>
    Summary:
	inferred   2 RAM(s).
	inferred  69 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <CUnit> synthesized.

Synthesizing Unit <reg1_1>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg1.vhd".
        N = 16
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 16-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg1_1> synthesized.

Synthesizing Unit <qd>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/qd.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <output>.
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <qd> synthesized.

Synthesizing Unit <reg1_2>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg1.vhd".
        N = 1
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg1_2> synthesized.

Synthesizing Unit <hstack>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/hstack.vhd".
    Set property "KEEP = YES" for signal <Tbus<31:16>>.
    Set property "KEEP = YES" for signal <Tbus<15:8>>.
    Set property "KEEP = YES" for signal <Tbus<7:4>>.
    Set property "KEEP = YES" for signal <Tbus<3>>.
    Set property "KEEP = YES" for signal <Tbus<2>>.
    Set property "KEEP = YES" for signal <Tbus<1:0>>.
    Set property "KEEP = YES" for signal <XLXN_1>.
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <Tl>.
WARNING:Xst:647 - Input <ramsel<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram1sel<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <hstack> synthesized.

Synthesizing Unit <FIFO3port>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/FIFO3port.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 6-bit register for signal <addrl>.
    Found 6-bit register for signal <stack_ptr>.
    Found 6-bit adder for signal <stack_ptr[5]_GND_61_o_add_0_OUT> created at line 130.
    Found 6-bit adder for signal <stack_ptr[5]_GND_61_o_add_1_OUT> created at line 132.
    Found 6-bit adder for signal <stack_ptr[5]_GND_61_o_add_2_OUT> created at line 134.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_7_OUT<5:0>> created at line 139.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_8_OUT<5:0>> created at line 141.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_9_OUT<5:0>> created at line 143.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_18_OUT<5:0>> created at line 156.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_20_OUT<5:0>> created at line 154.
    Found 6-bit subtractor for signal <GND_61_o_GND_61_o_sub_22_OUT<5:0>> created at line 153.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <FIFO3port> synthesized.

Synthesizing Unit <stack>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/stack.vhf".
    Set property "clock_signal = yes" for signal <clk>.
    Summary:
	no macro.
Unit <stack> synthesized.

Synthesizing Unit <enable_bank>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/enable_bank.vhd".
    Found 4-bit adder for signal <adr[3]_GND_64_o_add_14_OUT> created at line 106.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <enable_bank> synthesized.

Synthesizing Unit <Mux3_32>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Mux3_32.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Y> created at line 66.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux3_32> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Mux4.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Y> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4> synthesized.

Synthesizing Unit <Ram8>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Ram8.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 16x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit subtractor for signal <GND_67_o_GND_67_o_sub_2_OUT<3:0>> created at line 100.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Ram8> synthesized.

Synthesizing Unit <reg0_2>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 32
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg0_2> synthesized.

Synthesizing Unit <mux6>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/mux6.vhd".
    Found 32-bit 7-to-1 multiplexer for signal <outsel> created at line 84.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux6> synthesized.

Synthesizing Unit <reg1_3>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg1.vhd".
        N = 32
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <output>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rom<0> may hinder XST clustering optimizations.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg1_3> synthesized.

Synthesizing Unit <reg0_3>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 2
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <output>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reg0_3> synthesized.

Synthesizing Unit <reg0_4>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 4
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 4-bit register for signal <output>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg0_4> synthesized.

Synthesizing Unit <reg0_5>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 8
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 8-bit register for signal <output>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg0_5> synthesized.

Synthesizing Unit <reg0_6>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 16
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 16-bit register for signal <output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg0_6> synthesized.

Synthesizing Unit <IP_fibo>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPfibo.vhd".
        Mycode = "10000000011"
    Set property "clock_signal = yes" for signal <clk>.
    Found 3-bit register for signal <current_state_fibo>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_3> for signal <current_state_fibo>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_76_o_GND_76_o_sub_1_OUT<31:0>> created at line 131.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 186
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 186
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <IP_fibo> synthesized.

Synthesizing Unit <fibogen>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/Bfibo.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <fib2>.
    Found 32-bit register for signal <fib>.
    Found 32-bit adder for signal <fib2[31]_fib[31]_add_0_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fibogen> synthesized.

Synthesizing Unit <IP_Funit>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPFunit.vhd".
        Mycode = "000001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 97
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 97
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 98
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 98
    Summary:
	inferred  64 Tristate(s).
Unit <IP_Funit> synthesized.

Synthesizing Unit <funit32>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/funit32.vhd".
WARNING:Xst:647 - Input <c<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <b[31]_a[31]_add_0_OUT> created at line 100.
    Found 32-bit adder for signal <a[31]_GND_111_o_add_2_OUT> created at line 106.
    Found 32-bit adder for signal <b[31]_a[15]_add_11_OUT> created at line 140.
    Found 32-bit adder for signal <a[31]_GND_111_o_add_13_OUT> created at line 154.
    Found 32-bit subtractor for signal <GND_111_o_GND_111_o_sub_2_OUT<31:0>> created at line 103.
    Found 32-bit subtractor for signal <GND_111_o_GND_111_o_sub_4_OUT<31:0>> created at line 109.
    Found 32-bit shifter logical right for signal <b[31]_a[31]_shift_right_8_OUT> created at line 330
    Found 32-bit shifter logical left for signal <b[31]_a[31]_shift_left_9_OUT> created at line 325
    Found 16x16-bit multiplier for signal <n0095> created at line 140.
    Found 32-bit 32-to-1 multiplexer for signal <y> created at line 98.
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_18_o> created at line 177
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_20_o> created at line 184
    Found 32-bit comparator equal for signal <b[31]_a[31]_equal_22_o> created at line 191
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_30_o> created at line 219
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_32_o> created at line 226
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <funit32> synthesized.

Synthesizing Unit <IP_stack>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPstack.vhd".
        Mycode = "00000001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 70
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 70
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 74
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 74
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 78
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 78
    Summary:
	inferred 160 Multiplexer(s).
	inferred  96 Tristate(s).
Unit <IP_stack> synthesized.

Synthesizing Unit <IP_datastack>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_datastack.vhd".
        Mycode = "0000000011"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 111
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 111
    Summary:
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <IP_datastack> synthesized.

Synthesizing Unit <dstack>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/dstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 4-bit adder for signal <stack_ptr[3]_GND_277_o_add_11_OUT> created at line 100.
    Found 4-bit subtractor for signal <GND_277_o_GND_277_o_sub_3_OUT<3:0>> created at line 86.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <dstack> synthesized.

Synthesizing Unit <IP_pushpop>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPpushpop.vhd".
        Mycode = "00000000000"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 66
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 66
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 67
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 67
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 68
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 68
    Summary:
	inferred  96 Tristate(s).
Unit <IP_pushpop> synthesized.

Synthesizing Unit <IP_Tic>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPTic.vhd".
        Mycode = "00000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit adder for signal <qbus[31]_GND_408_o_add_1_OUT> created at line 91.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 92
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 92
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <IP_Tic> synthesized.

Synthesizing Unit <Tic_counter>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/c_counter_binary_v11_0.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Tic_counter> synthesized.

Synthesizing Unit <IP_get>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPget.vhd".
        Mycode = "01000000000"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 43
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 43
    Summary:
	inferred  32 Tristate(s).
Unit <IP_get> synthesized.

Synthesizing Unit <IP_Put>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_Put.vhd".
        Mycode = "01000000001"
    Summary:
	no macro.
Unit <IP_Put> synthesized.

Synthesizing Unit <IP_Snum>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_Snum.vhd".
        Mycode = "01000000011"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 44
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 44
    Summary:
	inferred  32 Tristate(s).
Unit <IP_Snum> synthesized.

Synthesizing Unit <shift_reg>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/shift_reg_32.vhd".
        n = 32
    Summary:
	no macro.
Unit <shift_reg> synthesized.

Synthesizing Unit <ffdce>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/ffdce.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ffdce> synthesized.

Synthesizing Unit <IP_Led>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_Led.vhd".
        Mycode = "00000000011"
    Summary:
	no macro.
Unit <IP_Led> synthesized.

Synthesizing Unit <IP_switch>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_switch.vhd".
        Mycode = "00000000100"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 65
    Summary:
	inferred  32 Tristate(s).
Unit <IP_switch> synthesized.

Synthesizing Unit <IP_BufO>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPBufO.vhd".
        Mycode = "00000000010"
    Summary:
	no macro.
Unit <IP_BufO> synthesized.

Synthesizing Unit <IP_Actif>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_Actif.vhd".
        Mycode = "00111111110"
    Summary:
	no macro.
Unit <IP_Actif> synthesized.

Synthesizing Unit <IP_waitbt>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPwaitBT1.vhd".
        Mycode = "10000000010"
    Set property "clock_signal = yes" for signal <clk>.
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_4> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 156
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 156
    Summary:
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <IP_waitbt> synthesized.

Synthesizing Unit <pulse>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/pulse.vhf".
    Summary:
	no macro.
Unit <pulse> synthesized.

Synthesizing Unit <reg0_7>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/reg.vhd".
        N = 5
    Set property "KEEP = YES" for signal <output>.
    Set property "KEEP = YES" for signal <rom<0>>.
    Set property "clock_signal = yes" for signal <clk>.
    Found 5-bit register for signal <output>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg0_7> synthesized.

Synthesizing Unit <IP_Wait>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IPWait.vhd".
        Mycode = "10000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 3-bit register for signal <current_statew>.
    Found finite state machine <FSM_5> for signal <current_statew>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_627_o_GND_627_o_sub_1_OUT<31:0>> created at line 113.
    Found 32-bit subtractor for signal <GND_627_o_GND_627_o_sub_2_OUT<31:0>> created at line 113.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IP_Wait> synthesized.

Synthesizing Unit <IP_Com>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_Com.vhd".
        Mycode = "00111111111"
    Summary:
	no macro.
Unit <IP_Com> synthesized.

Synthesizing Unit <IP_com32>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_com32.vhd".
        Mycode = "10111111111"
    Found 3-bit register for signal <current_statew>.
    Found finite state machine <FSM_6> for signal <current_statew>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cptr_d> created at line 88.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IP_com32> synthesized.

Synthesizing Unit <IP_MEcom>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/IP_MEcom.vhd".
        Mycode = "0000001001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 45
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 45
    Summary:
	inferred  32 Tristate(s).
Unit <IP_MEcom> synthesized.

Synthesizing Unit <debounce4>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/debounce4.vhd".
    Set property "clock_signal = yes" for signal <cclk>.
    Found 5-bit register for signal <delay2>.
    Found 5-bit register for signal <delay3>.
    Found 5-bit register for signal <delay1>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <debounce4> synthesized.

Synthesizing Unit <clkdiv2>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/clkdiv.vhd".
    Set property "clock_signal = yes" for signal <mclk>.
    Found 12-bit register for signal <q>.
    Found 12-bit adder for signal <q[11]_GND_664_o_add_0_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <clkdiv2> synthesized.

Synthesizing Unit <x7segb>.
    Related source file is "/home/m1/douaille/AEV/tp2/homade/x7segb.vhd".
    Set property "clock_signal = yes" for signal <cclk>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_665_o_add_0_OUT> created at line 83.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 4-to-1 multiplexer for signal <count[1]_aen[3]_Mux_4_o> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 96.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <x7segb> synthesized.
RTL-Simplification CPUSTAT: 0.25 
RTL-BasicInf CPUSTAT: 0.81 
RTL-BasicOpt CPUSTAT: 0.02 
RTL-Remain-Bus CPUSTAT: 0.04 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 223
 0x0-bit quad-port RAM                                 : 6
 16x22-bit single-port Read Only RAM                   : 3
 16x32-bit dual-port RAM                               : 18
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 3
 64x1-bit dual-port RAM                                : 192
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 96
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 3
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 5
 32-bit adder                                          : 32
 32-bit addsub                                         : 3
 32-bit subtractor                                     : 4
 4-bit adder                                           : 15
 4-bit subtractor                                      : 18
 5-bit adder                                           : 1
 6-bit adder                                           : 3
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
# Registers                                            : 371
 1-bit register                                        : 242
 11-bit register                                       : 4
 12-bit register                                       : 4
 13-bit register                                       : 3
 16-bit register                                       : 10
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 56
 4-bit register                                        : 21
 48-bit register                                       : 3
 5-bit register                                        : 5
 6-bit register                                        : 9
 7-bit register                                        : 2
 8-bit register                                        : 7
# Comparators                                          : 25
 32-bit comparator equal                               : 5
 32-bit comparator greater                             : 14
 4-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 2
# Multiplexers                                         : 1394
 1-bit 2-to-1 multiplexer                              : 821
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 16
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 38
 3-bit 2-to-1 multiplexer                              : 47
 32-bit 2-to-1 multiplexer                             : 249
 32-bit 4-to-1 multiplexer                             : 30
 32-bit 7-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 66
 48-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 56
 64-bit 2-to-1 multiplexer                             : 9
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 6
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 3
# Tristates                                            : 1280
 1-bit tristate buffer                                 : 1280
# FSMs                                                 : 11
# Xors                                                 : 3
 32-bit xor2                                           : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <stack_ptr_0> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_0> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_1> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_1> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_2> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_2> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_3> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_3> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_4> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_4> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_5> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_5> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_0> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_0> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_1> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_1> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_2> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_2> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_3> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_3> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_4> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_4> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_5> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_5> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_0> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_0> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_1> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_1> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_2> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_2> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_3> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_3> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_4> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_4> 
INFO:Xst:2261 - The FF/Latch <stack_ptr_5> in Unit <ram3p> is equivalent to the following FF/Latch, which will be removed : <addrl_5> 

Synthesizing (advanced) Unit <CUnit>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0180> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ins<11:10>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0246> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 22-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CUnit> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO3port>.
The following registers are absorbed into accumulator <stack_ptr>: 1 register on signal <stack_ptr>.
Unit <FIFO3port> synthesized (advanced).

Synthesizing (advanced) Unit <HSlave>.
The following registers are absorbed into counter <count_supp1>: 1 register on signal <count_supp1>.
Unit <HSlave> synthesized (advanced).

Synthesizing (advanced) Unit <Hmemory64>.
Unit <Hmemory64> synthesized (advanced).

Synthesizing (advanced) Unit <Ram8>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to internal node          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <GND_67_o_GND_67_o_sub_2_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ram8> synthesized (advanced).

Synthesizing (advanced) Unit <Wrapper_RAM>.
The following registers are absorbed into counter <rx_sample_cnt>: 1 register on signal <rx_sample_cnt>.
Unit <Wrapper_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv2>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clkdiv2> synthesized (advanced).

Synthesizing (advanced) Unit <dstack>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <_n0036>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dstack> synthesized (advanced).

Synthesizing (advanced) Unit <fibogen>.
The following registers are absorbed into accumulator <fib2>: 1 register on signal <fib2>.
Unit <fibogen> synthesized (advanced).

Synthesizing (advanced) Unit <mem_bank_1bit>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM64bit> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     addrB          | connected to signal <addr_lect>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem_bank_1bit> synthesized (advanced).

Synthesizing (advanced) Unit <rstack>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <_n0034>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rstack> synthesized (advanced).

Synthesizing (advanced) Unit <uart_baudClock>.
The following registers are absorbed into counter <baudRate_process.count>: 1 register on signal <baudRate_process.count>.
Unit <uart_baudClock> synthesized (advanced).

Synthesizing (advanced) Unit <x7segb>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <x7segb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 217
 16x22-bit single-port distributed Read Only RAM       : 3
 16x32-bit dual-port distributed RAM                   : 18
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 3
 64x1-bit dual-port distributed RAM                    : 192
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 88
 11-bit adder                                          : 1
 12-bit subtractor                                     : 3
 3-bit adder                                           : 1
 3-bit subtractor                                      : 5
 32-bit adder                                          : 29
 32-bit addsub                                         : 3
 32-bit subtractor                                     : 4
 4-bit adder                                           : 14
 4-bit subtractor                                      : 18
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
# Counters                                             : 6
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 6
 32-bit up loadable accumulator                        : 3
 6-bit updown loadable accumulator                     : 3
# Registers                                            : 2573
 Flip-Flops                                            : 2573
# Comparators                                          : 25
 32-bit comparator equal                               : 5
 32-bit comparator greater                             : 14
 4-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 2
# Multiplexers                                         : 1381
 1-bit 2-to-1 multiplexer                              : 812
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 16
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 38
 3-bit 2-to-1 multiplexer                              : 47
 32-bit 2-to-1 multiplexer                             : 246
 32-bit 4-to-1 multiplexer                             : 30
 32-bit 7-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 65
 48-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 56
 64-bit 2-to-1 multiplexer                             : 9
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 6
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 3
# FSMs                                                 : 11
# Xors                                                 : 3
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <wr_en> in Unit <Hmemory64> is equivalent to the following FF/Latch, which will be removed : <W48> 
Implementing FSM <MFsm> on signal <current_state> on BRAM.
WARNING:Xst:1809 - Unable to fit FSM <etat> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_Master/Inst_Hmemory64/FSM_2> on signal <etat[1:2]> with sequential encoding.
Optimizing FSM <my_Master/slaves[0].One_salve/Inst_Hmemory64/FSM_2> on signal <etat[1:2]> with sequential encoding.
Optimizing FSM <my_Master/slaves[1].One_salve/Inst_Hmemory64/FSM_2> on signal <etat[1:2]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 short_instr | 00
 bzbnz       | 01
 bzbnz2      | 11
 long_instr  | 10
-------------------------
WARNING:Xst:1809 - Unable to fit FSM <current_state_fibo> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_Master/slaves[0].One_salve/Inst_IPfibo/FSM_3> on signal <current_state_fibo[1:3]> with gray encoding.
Optimizing FSM <my_Master/slaves[1].One_salve/Inst_IPfibo/FSM_3> on signal <current_state_fibo[1:3]> with gray encoding.
Optimizing FSM <my_Master/Inst_IPfibo/FSM_3> on signal <current_state_fibo[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 starting | 001
 finish   | 011
 finish2  | 010
 finish3  | 110
----------------------
Implementing FSM <MFsm> on signal <current_statew> on BRAM.
Implementing FSM <MFsm> on signal <current_statew> on BRAM.
WARNING:Xst:1809 - Unable to fit FSM <prom_state> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Wrapper/FSM_0> on signal <prom_state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 state_00     | 000
 state_01     | 001
 state_02     | 010
 state_03     | 011
 wait_state   | 100
 state_m      | 101
 state_wslave | 110
--------------------------
WARNING:Xst:1809 - Unable to fit FSM <prom_state1> in BRAM (reset is asynchronous).
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_Wrapper/FSM_1> on signal <prom_state1[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 state_s00 | 000
 state_s01 | 001
 state_s02 | 010
 state_s03 | 011
 state_s1  | 100
 state_s2  | 101
 fin       | 110
 load_file | 111
-----------------------
INFO:Xst:2261 - The FF/Latch <wr_adr_12> in Unit <Hmemory64> is equivalent to the following 19 FFs/Latches, which will be removed : <wr_adr_13> <wr_adr_14> <wr_adr_15> <wr_adr_16> <wr_adr_17> <wr_adr_18> <wr_adr_19> <wr_adr_20> <wr_adr_21> <wr_adr_22> <wr_adr_23> <wr_adr_24> <wr_adr_25> <wr_adr_26> <wr_adr_27> <wr_adr_28> <wr_adr_29> <wr_adr_30> <wr_adr_31> 
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<13> wr_adr<13> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<14> wr_adr<14> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<15> wr_adr<15> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<16> wr_adr<16> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<17> wr_adr<17> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<18> wr_adr<18> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<19> wr_adr<19> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<20> wr_adr<20> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<21> wr_adr<21> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<22> wr_adr<22> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<23> wr_adr<23> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<24> wr_adr<24> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<25> wr_adr<25> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<26> wr_adr<26> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<27> wr_adr<27> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<28> wr_adr<28> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<29> wr_adr<29> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<30> wr_adr<30> signal will be lost.
WARNING:Xst:638 - in unit Hmemory64 Conflict on KEEP property on signal wr_adr<12> and wr_adr<31> wr_adr<31> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Tlit_12> in Unit <CUnit> is equivalent to the following 19 FFs/Latches, which will be removed : <Tlit_13> <Tlit_14> <Tlit_15> <Tlit_16> <Tlit_17> <Tlit_18> <Tlit_19> <Tlit_20> <Tlit_21> <Tlit_22> <Tlit_23> <Tlit_24> <Tlit_25> <Tlit_26> <Tlit_27> <Tlit_28> <Tlit_29> <Tlit_30> <Tlit_31> 
WARNING:Xst:1293 - FF/Latch <j_3> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j1_3> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    addr_M_11 in unit <Wrapper_RAM>
    addr_M_0 in unit <Wrapper_RAM>
    addr_M_1 in unit <Wrapper_RAM>
    addr_M_2 in unit <Wrapper_RAM>
    addr_M_4 in unit <Wrapper_RAM>
    addr_M_5 in unit <Wrapper_RAM>
    addr_M_3 in unit <Wrapper_RAM>
    addr_M_6 in unit <Wrapper_RAM>
    addr_M_7 in unit <Wrapper_RAM>
    addr_M_8 in unit <Wrapper_RAM>
    addr_M_9 in unit <Wrapper_RAM>
    addr_M_10 in unit <Wrapper_RAM>
    PC_1 in unit <Hmemory64>
    PC_0 in unit <Hmemory64>
    PC_2 in unit <Hmemory64>
    PC_3 in unit <Hmemory64>
    PC_4 in unit <Hmemory64>
    PC_5 in unit <Hmemory64>
    PC_6 in unit <Hmemory64>
    PC_7 in unit <Hmemory64>
    PC_8 in unit <Hmemory64>
    PC_9 in unit <Hmemory64>
    PC_10 in unit <Hmemory64>
    PC_11 in unit <Hmemory64>
    PC_13 in unit <Hmemory64>
    PC_14 in unit <Hmemory64>
    PC_12 in unit <Hmemory64>
    PC_15 in unit <Hmemory64>
    PC_16 in unit <Hmemory64>
    PC_17 in unit <Hmemory64>
    PC_18 in unit <Hmemory64>
    PC_19 in unit <Hmemory64>
    PC_20 in unit <Hmemory64>
    PC_21 in unit <Hmemory64>
    PC_22 in unit <Hmemory64>
    PC_23 in unit <Hmemory64>
    PC_24 in unit <Hmemory64>
    PC_25 in unit <Hmemory64>
    PC_26 in unit <Hmemory64>
    PC_27 in unit <Hmemory64>
    PC_28 in unit <Hmemory64>
    PC_30 in unit <Hmemory64>
    PC_31 in unit <Hmemory64>
    PC_29 in unit <Hmemory64>


  List of register instances with asynchronous set or reset and opposite initialization value:
    rx_d2 in unit <Wrapper_RAM>
    rx_d1 in unit <Wrapper_RAM>

WARNING:Xst:2042 - Unit IP_waitbt: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_MEcom: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_switch: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_pushpop: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Snum: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_get: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_stack: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Funit: 64 internal tristates are replaced by logic (pull-up yes): Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_fibo: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Tic: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_datastack: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:1906 - Unit IP_waitbt is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_fibo is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_datastack is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Tic is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_switch is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_MEcom is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Funit is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_stack is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_pushpop is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Snum is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_get is merged (output ports from interface drive multi-sources)

Optimizing unit <Nexys3v3> ...

Optimizing unit <debounce4> ...

Optimizing unit <HMaster> ...

Optimizing unit <reg0_5> ...

Optimizing unit <pulse> ...

Optimizing unit <reg0_7> ...

Optimizing unit <slavedual_prom> ...

Optimizing unit <mem_bank_1bit> ...

Optimizing unit <Hmemory64> ...

Optimizing unit <reg0_1> ...

Optimizing unit <rstack> ...

Optimizing unit <HSlave> ...

Optimizing unit <HSUcore> ...

Optimizing unit <CUnit> ...

Optimizing unit <reg1_2> ...

Optimizing unit <reg1_1> ...

Optimizing unit <qd> ...

Optimizing unit <hstack> ...

Optimizing unit <mux6> ...

Optimizing unit <FIFO3port> ...

Optimizing unit <muxin3> ...

Optimizing unit <muxin2> ...

Optimizing unit <muxin1> ...

Optimizing unit <muxin0> ...

Optimizing unit <muxout2> ...

Optimizing unit <muxout1> ...

Optimizing unit <muxout0> ...

Optimizing unit <stack> ...

Optimizing unit <Ram8> ...

Optimizing unit <reg0_2> ...

Optimizing unit <enable_bank> ...

Optimizing unit <reg1_3> ...

Optimizing unit <reg0_3> ...

Optimizing unit <reg0_4> ...

Optimizing unit <reg0_6> ...

Optimizing unit <fibogen> ...

Optimizing unit <dstack> ...

Optimizing unit <Tic_counter> ...

Optimizing unit <funit32> ...

Optimizing unit <IP_Put> ...

Optimizing unit <shift_reg> ...

Optimizing unit <ffdce> ...

Optimizing unit <IP_Wait> ...

Optimizing unit <IP_com32> ...

Optimizing unit <IP_Led> ...

Optimizing unit <IP_BufO> ...

Optimizing unit <IP_Actif> ...

Optimizing unit <IP_Com> ...

Optimizing unit <Wrapper_RAM> ...
WARNING:Xst:1293 - FF/Latch <instruction_2> has a constant value of 0 in block <Wrapper_RAM>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_baudClock> ...

Optimizing unit <clkdiv2> ...

Optimizing unit <x7segb> ...
WARNING:Xst:1293 - FF/Latch <endwait> has a constant value of 0 in block <HSU_CUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <endwait> has a constant value of 0 in block <HSU_CUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk> of sequential type is unconnected in block <uart_baudClock_inst>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys3v3, actual ratio is 24.
WARNING:Xst:1426 - The value init of the FF/Latch rx_d1_LD hinder the constant cleaning in the block UART_Wrapper.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <PC_29_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_31_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_30_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_28_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_27_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_26_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_25_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_24_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_23_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_22_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_21_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_20_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_19_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_18_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_17_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_16_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_15_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_12_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_14_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_13_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_11_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_10_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_9_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_8_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_7_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_6_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_5_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_4_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_3_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_2_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_0_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_1_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_29_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_31_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_30_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_28_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_27_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_26_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_25_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_24_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_23_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_22_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_21_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_20_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_19_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_18_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_17_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_16_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_15_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_0_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_1_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_29_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_31_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_30_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_28_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_27_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_26_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_25_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_24_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_23_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_22_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_21_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_20_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_19_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_18_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_17_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_16_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_15_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_0_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <PC_1_dummy0> of sequential type is unconnected in block <Inst_Hmemory64>.
WARNING:Xst:2677 - Node <addr_M_10_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_9_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_8_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_7_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_6_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_3_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_5_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_4_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_2_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_1_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_0_dummy0> of sequential type is unconnected in block <UART_Wrapper>.
WARNING:Xst:2677 - Node <addr_M_11_dummy0> of sequential type is unconnected in block <UART_Wrapper>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2654
 Flip-Flops                                            : 2654

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Nexys3v3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12258
#      AND3                        : 5
#      GND                         : 36
#      INV                         : 253
#      LUT1                        : 632
#      LUT2                        : 970
#      LUT3                        : 1330
#      LUT4                        : 933
#      LUT5                        : 1553
#      LUT6                        : 3403
#      MUXCY                       : 1534
#      MUXF7                       : 273
#      OR3                         : 3
#      VCC                         : 17
#      XORCY                       : 1316
# FlipFlops/Latches                : 2681
#      FD                          : 175
#      FD_1                        : 64
#      FDC                         : 147
#      FDCE                        : 129
#      FDE                         : 223
#      FDE_1                       : 12
#      FDP                         : 29
#      FDPE                        : 2
#      FDPE_1                      : 12
#      FDR                         : 183
#      FDR_1                       : 99
#      FDRE                        : 690
#      FDRE_1                      : 815
#      FDS                         : 72
#      FDSE                        : 2
#      LD                          : 1
#      LDC                         : 26
# RAMS                             : 321
#      RAM16X1D                    : 36
#      RAM32M                      : 90
#      RAM64X1D                    : 192
#      RAMB8BWER                   : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 14
#      OBUF                        : 19
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2681  out of  18224    14%  
 Number of Slice LUTs:                 9890  out of   9112   108% (*) 
    Number used as Logic:              9074  out of   9112    99%  
    Number used as Memory:              816  out of   2176    37%  
       Number used as RAM:              816

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11558
   Number with an unused Flip Flop:    8877  out of  11558    76%  
   Number with an unused LUT:          1668  out of  11558    14%  
   Number of fully used LUT-FF pairs:  1013  out of  11558     8%  
   Number of unique control sets:       356

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      3  out of     32     9%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                           | Clock buffer(FF name)                                                                                    | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
mclk                                                                                                                                                                   | BUFGP                                                                                                    | 14    |
Inst_debounce4/cclk                                                                                                                                                    | NONE(Inst_debounce4/delay1_0)                                                                            | 15    |
my_Master/clock                                                                                                                                                        | NONE(my_Master/Inst_IPfibo/rst)                                                                          | 149   |
my_Master/BufLed_reg/clk                                                                                                                                               | NONE(my_Master/BufLed_reg/output_0)                                                                      | 8     |
my_Master/BufSwitch_reg/clk                                                                                                                                            | NONE(my_Master/BufSwitch_reg/output_0)                                                                   | 8     |
my_Master/Inst_IPwaitBt/BufO_reg/clk                                                                                                                                   | NONE(my_Master/Inst_IPwaitBt/BufO_reg/output_0)                                                          | 5     |
my_Master/Inst_Hmemory64/clk                                                                                                                                           | NONE(my_Master/Inst_Hmemory64/orlocal_0)                                                                 | 148   |
my_Master/Inst_Hmemory64/flag_ortree/clk                                                                                                                               | NONE(my_Master/Inst_Hmemory64/flag_ortree/output_0)                                                      | 1     |
my_Master/Inst_Hmemory64/Inst_returnstack/clk                                                                                                                          | NONE(my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_0)                                              | 11    |
my_Master/slaves[1].One_salve/clock                                                                                                                                    | NONE(my_Master/slaves[1].One_salve/count1_0)                                                             | 93    |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                                                                                                                       | NONE(my_Master/slaves[1].One_salve/Inst_Hmemory64/orlocal_0)                                             | 161   |
my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/clk                                                                                                           | NONE(my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/output_0)                                  | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk                                                                                                      | NONE(my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0)                          | 11    |
my_Master/slaves[1].One_salve/Actiity_reg/clk                                                                                                                          | NONE(my_Master/slaves[1].One_salve/Actiity_reg/output_0)                                                 | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/clk                                                                                                                        | NONE                                                                                                     | 0     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                                                                                              | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/val_0)                                        | 49    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk                                                                                                     | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/output_0)                            | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk                                                                                                           | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_0)                                  | 16    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk                                                                                                        | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/output)                                 | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/clk                                                                                                             | NONE                                                                                                     | 0     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                                                                                                  | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_0)                         | 8     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                                                                                            | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0)                   | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                                                                                            | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0)                   | 1     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                                                                                                       | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/addrl_0)                               | 12    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/clk                                                                                            | NONE                                                                                                     | 0     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0)| 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                                                                                                     | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/output_0)                            | 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                                                                                                      | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_0)                             | 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                                                                                                       | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/output_0)                              | 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                                                                                                      | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/output_0)                             | 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                                                                                                       | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/output_0)                              | 32    |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                                                                                              | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0)                     | 2     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                                                                                                | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_0)                       | 4     |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                                                                                                    | NONE(my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_0)                           | 16    |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                                                                                                    | NONE(my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/output_0)                           | 32    |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk                                                                                                                 | NONE(my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_0)                                        | 32    |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                                                                                                 | NONE(my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib_0)                                           | 64    |
my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk                                                                                                      | NONE(my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0)                          | 11    |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                                                                                         | NONE(my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0)                                     | 32    |
my_Master/slaves[0].One_salve/clock                                                                                                                                    | NONE(my_Master/slaves[0].One_salve/count1_0)                                                             | 93    |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                                                                                                                       | NONE(my_Master/slaves[0].One_salve/Inst_Hmemory64/orlocal_0)                                             | 161   |
my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/clk                                                                                                           | NONE(my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/output_0)                                  | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk                                                                                                      | NONE(my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0)                          | 11    |
my_Master/slaves[0].One_salve/Actiity_reg/clk                                                                                                                          | NONE(my_Master/slaves[0].One_salve/Actiity_reg/output_0)                                                 | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/clk                                                                                                                        | NONE                                                                                                     | 0     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                                                                                              | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/val_0)                                        | 49    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk                                                                                                     | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/output_0)                            | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk                                                                                                           | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_0)                                  | 16    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk                                                                                                        | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/output)                                 | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/clk                                                                                                             | NONE                                                                                                     | 0     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                                                                                                  | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_0)                         | 8     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                                                                                            | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0)                   | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                                                                                            | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0)                   | 1     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                                                                                                       | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/addrl_0)                               | 12    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/clk                                                                                            | NONE                                                                                                     | 0     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk                                                                                     | NONE                                                                                                     | 7     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk                                                                         | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0)| 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                                                                                                     | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/output_0)                            | 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                                                                                                      | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_0)                             | 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                                                                                                       | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/output_0)                              | 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                                                                                                      | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/output_0)                             | 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                                                                                                       | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/output_0)                              | 32    |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                                                                                              | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0)                     | 2     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                                                                                                | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_0)                       | 4     |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                                                                                                    | NONE(my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_0)                           | 16    |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                                                                                                    | NONE(my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/output_0)                           | 32    |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk                                                                                                                 | NONE(my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_0)                                        | 32    |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                                                                                                 | NONE(my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib_0)                                           | 64    |
my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk                                                                                                      | NONE(my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0)                          | 11    |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                                                                                         | NONE(my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0)                                     | 32    |
my_Master/Inst_HSUcore/clk                                                                                                                                             | NONE                                                                                                     | 0     |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                                                                                                                   | NONE(my_Master/Inst_HSUcore/HSU_CUnit/val_0)                                                             | 50    |
my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/clk                                                                                                                          | NONE(my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/output_0)                                                 | 1     |
my_Master/Inst_HSUcore/HSU_CUnit/RI/clk                                                                                                                                | NONE(my_Master/Inst_HSUcore/HSU_CUnit/RI/output_0)                                                       | 16    |
my_Master/Inst_HSUcore/HSU_CUnit/Rwait/clk                                                                                                                             | NONE(my_Master/Inst_HSUcore/HSU_CUnit/Rwait/output)                                                      | 1     |
my_Master/Inst_HSUcore/HSU_hstack/clk                                                                                                                                  | NONE                                                                                                     | 0     |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                                                                                                                       | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/output_0)                                              | 8     |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                                                                                                                 | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0)                                        | 1     |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                                                                                                                 | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0)                                        | 1     |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                                                                                                                            | NONE(my_Master/Inst_HSUcore/HSU_hstack/ram3p/addrl_0)                                                    | 12    |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/clk                                                                                                                 | NONE                                                                                                     | 0     |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk                                                                                                          | NONE                                                                                                     | 7     |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk                                                                                              | NONE(my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0)                     | 32    |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk                                                                                                          | NONE                                                                                                     | 7     |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk                                                                                              | NONE(my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0)                     | 32    |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk                                                                                                          | NONE                                                                                                     | 7     |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk                                                                                              | NONE(my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0)                     | 32    |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk                                                                                                          | NONE                                                                                                     | 7     |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk                                                                                              | NONE(my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0)                     | 32    |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                                                                                                                          | NONE(my_Master/Inst_HSUcore/HSU_hstack/N2latch/output_0)                                                 | 32    |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                                                                                                                           | NONE(my_Master/Inst_HSUcore/HSU_hstack/Nlatch/output_0)                                                  | 32    |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk                                                                                                                            | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tprim/output_0)                                                   | 32    |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk                                                                                                                           | NONE(my_Master/Inst_HSUcore/HSU_hstack/N2prim/output_0)                                                  | 32    |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk                                                                                                                            | NONE(my_Master/Inst_HSUcore/HSU_hstack/Nprim/output_0)                                                   | 32    |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                                                                                                                   | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0)                                          | 2     |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                                                                                                                     | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/output_0)                                            | 4     |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                                                                                                                         | NONE(my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/output_0)                                                | 16    |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                                                                                                                        | NONE(my_Master/Inst_IPdataStack/DatastackTop_reg/output_0)                                               | 32    |
my_Master/Inst_IPfibo/Fibo_reg/clk                                                                                                                                     | NONE(my_Master/Inst_IPfibo/Fibo_reg/output_0)                                                            | 32    |
my_Master/BufO_reg/clk                                                                                                                                                 | NONE(my_Master/BufO_reg/output_0)                                                                        | 16    |
my_Master/Inst_IPfibo/Fibo_gen/clk                                                                                                                                     | NONE(my_Master/Inst_IPfibo/Fibo_gen/fib_0)                                                               | 64    |
my_Master/Inst_IPdataStack/Inst_datastack/clk                                                                                                                          | NONE(my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0)                                              | 11    |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                                                                                                                             | NONE(my_Master/Inst_IP_Tic/Inst_Tic_counter/q_0)                                                         | 32    |
my_Master/Inst_IP_Wait/clk                                                                                                                                             | NONE                                                                                                     | 1     |
my_Master/Inst_IP_Wait/Wait_reg/clk                                                                                                                                    | NONE(my_Master/Inst_IP_Wait/Wait_reg/output_0)                                                           | 32    |
my_Master/Inst_IP_Com32/Wait_reg/clk                                                                                                                                   | NONE(my_Master/Inst_IP_Com32/Wait_reg/output_0)                                                          | 5     |
Inst_clkdiv2/mclk                                                                                                                                                      | NONE(Inst_clkdiv2/q_0)                                                                                   | 12    |
D7seg_display/cclk                                                                                                                                                     | NONE(D7seg_display/count_0)                                                                              | 2     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_12_LDC)                                          | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_14_LDC)                                          | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_13_LDC)                                          | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_11_LDC)                                          | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o1:O)| NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_10_LDC)                                          | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_9_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_8_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_7_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_6_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_5_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_4_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_3_LDC)                                           | 1     |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o(my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o1:O)  | NONE(*)(my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_2_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_12_LDC)                                          | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_14_LDC)                                          | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_13_LDC)                                          | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_11_LDC)                                          | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o1:O)| NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_10_LDC)                                          | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_9_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_8_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_7_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_6_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_5_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_4_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_3_LDC)                                           | 1     |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o(my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o1:O)  | NONE(*)(my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_2_LDC)                                           | 1     |
Inst_clkdiv2/q_1                                                                                                                                                       | BUFG                                                                                                     | 189   |
UART_Wrapper/uart_baudClock_inst/baud_clk                                                                                                                              | BUFG                                                                                                     | 30    |
N1                                                                                                                                                                     | NONE(UART_Wrapper/rx_d1_LD)                                                                              | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
(*) These 26 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.383ns (Maximum Frequency: 74.720MHz)
   Minimum input arrival time before clock: 1.940ns
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_debounce4/cclk'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            Inst_debounce4/delay1_0 (FF)
  Destination:       Inst_debounce4/delay2_0 (FF)
  Source Clock:      Inst_debounce4/cclk rising
  Destination Clock: Inst_debounce4/cclk rising

  Data Path: Inst_debounce4/delay1_0 to Inst_debounce4/delay2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  delay1_0 (delay1_0)
     FDC:D                     0.102          delay2_0
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/clock'
  Clock period: 13.383ns (frequency: 74.720MHz)
  Total number of paths / destination ports: 588 / 86
-------------------------------------------------------------------------
Delay:               6.692ns (Levels of Logic = 6)
  Source:            my_Master/Inst_IP_Com32/current_statew_FSMROM (RAM)
  Destination:       my_Master/ring[1].node_net.sreg/g[31].DFF/Q (FF)
  Source Clock:      my_Master/clock rising
  Destination Clock: my_Master/clock falling

  Data Path: my_Master/Inst_IP_Com32/current_statew_FSMROM to my_Master/ring[1].node_net.sreg/g[31].DFF/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO1    2   1.650   0.845  current_statew_FSMROM (current_statew<0>)
     LUT4:I1->O            1   0.205   0.580  Mmux_shift_en12 (shift_en)
     end scope: 'Inst_IP_Com32'
     LUT2:I1->O           68   0.205   1.667  shift_cmd1 (shift_cmd)
     begin scope: 'ring[1].node_net.sreg'
     LUT2:I1->O           17   0.205   1.028  load1 (load)
     begin scope: 'g[31].DFF'
     LUT3:I2->O            1   0.205   0.000  Q_rstpot (Q_rstpot)
     FD_1:D                    0.102          Q
    ----------------------------------------
    Total                      6.692ns (2.572ns logic, 4.120ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_Hmemory64/clk'
  Clock period: 11.628ns (frequency: 85.997MHz)
  Total number of paths / destination ports: 365277 / 260
-------------------------------------------------------------------------
Delay:               11.628ns (Levels of Logic = 12)
  Source:            my_Master/Inst_Hmemory64/PC_7 (FF)
  Destination:       my_Master/Inst_Hmemory64/PC_0 (FF)
  Source Clock:      my_Master/Inst_Hmemory64/clk rising
  Destination Clock: my_Master/Inst_Hmemory64/clk rising

  Data Path: my_Master/Inst_Hmemory64/PC_7 to my_Master/Inst_Hmemory64/PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             71   0.447   1.686  PC_7 (PC<7>)
     end scope: 'Inst_Hmemory64'
     begin scope: 'Inst_sync_prom'
     begin scope: 'multi_bank[46].bank'
     RAM64X1D:DPRA5->DPO    4   0.205   0.931  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[46].bank'
     end scope: 'Inst_sync_prom'
     begin scope: 'Inst_Hmemory64'
     LUT6:I2->O           59   0.203   1.854  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT61 (PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT<14>)
     LUT6:I2->O            1   0.203   0.580  PC_adr[1]_PWR_19_o_equal_20_o<15>1 (PC_adr[1]_PWR_19_o_equal_20_o<15>)
     LUT6:I5->O            4   0.205   0.684  PC_adr[1]_PWR_19_o_equal_20_o<15>3 (PC_adr[1]_PWR_19_o_equal_20_o)
     LUT5:I4->O           43   0.205   1.449  PC_adr[1]_PWR_19_o_equal_20_o481 (PC_adr[1]_PWR_19_o_equal_20_o_mmx_out48)
     LUT3:I2->O            1   0.205   0.580  Mmux_etat[1]_GND_17_o_Mux_124_o111 (N282)
     LUT5:I4->O            2   0.205   0.617  Mmux_etat[1]_PC[31]_wide_mux_117_OUT211 (N106)
     LUT6:I5->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT244 (Mmux_etat[1]_PC[31]_wide_mux_117_OUT243)
     LUT5:I4->O            1   0.205   0.000  Mmux_etat[1]_PC[31]_wide_mux_117_OUT247 (etat[1]_PC[31]_wide_mux_117_OUT<1>)
     FDC:D                     0.102          PC_1
    ----------------------------------------
    Total                     11.628ns (2.669ns logic, 8.959ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_Hmemory64/Inst_returnstack/clk'
  Clock period: 3.897ns (frequency: 256.604MHz)
  Total number of paths / destination ports: 108 / 44
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 2)
  Source:            my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 (FF)
  Destination:       my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/Inst_Hmemory64/Inst_returnstack/clk falling
  Destination Clock: my_Master/Inst_Hmemory64/Inst_returnstack/clk falling

  Data Path: my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 to my_Master/Inst_Hmemory64/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           21   0.447   1.458  stack_ptr_2 (stack_ptr_2)
     LUT6:I1->O            1   0.203   0.580  _n0053_inv1 (_n0053_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0053_inv2 (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.897ns (1.177ns logic, 2.720ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/clock'
  Clock period: 6.151ns (frequency: 162.574MHz)
  Total number of paths / destination ports: 1238 / 503
-------------------------------------------------------------------------
Delay:               6.151ns (Levels of Logic = 4)
  Source:            my_Master/slaves[1].One_salve/Inst_IPfibo/rst (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPfibo/current_state_fibo_FSM_FFd2 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/clock rising
  Destination Clock: my_Master/slaves[1].One_salve/clock rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IPfibo/rst to my_Master/slaves[1].One_salve/Inst_IPfibo/current_state_fibo_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            128   0.447   2.179  Inst_IPfibo/rst (Inst_IPfibo/rst)
     LUT3:I0->O            2   0.205   0.981  Inst_IPfibo/Mmux_cptr_d321 (Inst_IPfibo/cptr_d<9>)
     LUT6:I0->O            1   0.203   0.944  Inst_IPfibo/current_state_fibo_FSM_FFd2-In1 (Inst_IPfibo/current_state_fibo_FSM_FFd2-In1)
     LUT6:I0->O            1   0.203   0.684  Inst_IPfibo/current_state_fibo_FSM_FFd2-In7 (Inst_IPfibo/current_state_fibo_FSM_FFd2-In7)
     LUT3:I1->O            1   0.203   0.000  Inst_IPfibo/current_state_fibo_FSM_FFd2-In8 (Inst_IPfibo/current_state_fibo_FSM_FFd2-In)
     FDC:D                     0.102          Inst_IPfibo/current_state_fibo_FSM_FFd2
    ----------------------------------------
    Total                      6.151ns (1.363ns logic, 4.788ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_Hmemory64/clk'
  Clock period: 12.507ns (frequency: 79.954MHz)
  Total number of paths / destination ports: 829495 / 273
-------------------------------------------------------------------------
Delay:               12.507ns (Levels of Logic = 12)
  Source:            my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_7_C_7 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_29 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_Hmemory64/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_Hmemory64/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_7_C_7 to my_Master/slaves[1].One_salve/Inst_Hmemory64/PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  PC_7_C_7 (PC_7_C_7)
     LUT3:I1->O           71   0.203   1.686  PC_71 (PC<7>)
     end scope: 'Inst_Hmemory64'
     begin scope: 'Slave_prom'
     begin scope: 'multi_bank[46].bank'
     RAM64X1D:DPRA5->DPO    4   0.205   0.931  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[46].bank'
     end scope: 'Slave_prom'
     begin scope: 'Inst_Hmemory64'
     LUT6:I2->O           59   0.203   1.854  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT61 (PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT<14>)
     LUT6:I2->O            1   0.203   0.580  PC_adr[1]_PWR_19_o_equal_20_o<15>1 (PC_adr[1]_PWR_19_o_equal_20_o<15>)
     LUT6:I5->O            4   0.205   0.684  PC_adr[1]_PWR_19_o_equal_20_o<15>3 (PC_adr[1]_PWR_19_o_equal_20_o)
     LUT5:I4->O           43   0.205   1.449  PC_adr[1]_PWR_19_o_equal_20_o481 (PC_adr[1]_PWR_19_o_equal_20_o_mmx_out48)
     LUT4:I3->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT104_SW0 (N4)
     LUT6:I5->O           32   0.205   1.396  Mmux_etat[1]_PC[31]_wide_mux_117_OUT104 (N133)
     LUT5:I3->O            2   0.203   0.000  Mmux_etat[1]_PC[31]_wide_mux_117_OUT108 (etat[1]_PC[31]_wide_mux_117_OUT<13>)
     FDC:D                     0.102          PC_13_C_13
    ----------------------------------------
    Total                     12.507ns (2.665ns logic, 9.842ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk'
  Clock period: 3.897ns (frequency: 256.604MHz)
  Total number of paths / destination ports: 108 / 44
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling

  Data Path: my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 to my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           21   0.447   1.458  stack_ptr_2 (stack_ptr_2)
     LUT6:I1->O            1   0.203   0.580  _n0053_inv1 (_n0053_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0053_inv2 (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.897ns (1.177ns logic, 2.720ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk'
  Clock period: 2.411ns (frequency: 414.835MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.411ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            51   0.447   1.659  output_15 (output<15>)
     end scope: 'RI'
     LUT3:I1->O            1   0.203   0.000  Mmux_ins_in71 (ins_in<15>)
     begin scope: 'RI'
     FDRE:D                    0.102          output_15
    ----------------------------------------
    Total                      2.411ns (0.752ns logic, 1.659ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/next1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.684  next1 (next1)
     LUT2:I0->O            1   0.203   0.000  next1_glue_set (next1_glue_set)
     FDR_1:D                   0.102          next1
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk'
  Clock period: 11.129ns (frequency: 89.859MHz)
  Total number of paths / destination ports: 5723 / 8
-------------------------------------------------------------------------
Delay:               11.129ns (Levels of Logic = 29)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_2 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_7 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_2 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          30   0.447   1.628  output_2 (output<2>)
     end scope: 'Tlatch_1_1'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            1   0.203   0.924  out4 (out3)
     LUT6:I1->O           51   0.203   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<15> (Mmux_y15_split<15>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31141 (y<15>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<15>LogicTrst4 (Tbusst<15>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel72 (outsel<15>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_1'
     FDRE_1:D                  0.102          output_7
    ----------------------------------------
    Total                     11.129ns (2.989ns logic, 8.140ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk'
  Clock period: 9.705ns (frequency: 103.039MHz)
  Total number of paths / destination ports: 69 / 1
-------------------------------------------------------------------------
Delay:               9.705ns (Levels of Logic = 26)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         125   0.447   2.190  output_0 (output)
     end scope: 'Tlatch_1_0_0_1_1'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT4:I0->O            0   0.203   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_lutdi1 (Mcompar_a[31]_b[31]_LessThan_18_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<1> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<2> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<3> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<4> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<5> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<6> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<7> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<8> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<9> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<10> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<11> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<12> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<13> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_a[31]_b[31]_LessThan_18_o_cy<14> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<14>)
     LUT5:I4->O            2   0.205   0.864  Mcompar_a[31]_b[31]_LessThan_18_o_cy<15> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<15>)
     LUT6:I2->O            1   0.203   0.808  Mmux_y311102 (Mmux_y311101)
     LUT5:I2->O           32   0.205   1.539  Mmux_y311106 (N6)
     LUT5:I1->O            1   0.203   0.580  Mmux_y31521 (y<3>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<3>LogicTrst4 (Tbusst<3>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel262 (outsel<3>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_1_1'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      9.705ns (2.564ns logic, 7.141ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk'
  Clock period: 9.678ns (frequency: 103.323MHz)
  Total number of paths / destination ports: 42 / 1
-------------------------------------------------------------------------
Delay:               9.678ns (Levels of Logic = 26)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         111   0.447   2.135  output_0 (output)
     end scope: 'Tlatch_1_0_0_1_0'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT4:I1->O            1   0.205   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_lut<1> (Mcompar_a[31]_b[31]_LessThan_18_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<1> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<2> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<3> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<4> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<5> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<6> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<7> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<8> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<9> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<10> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<11> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<12> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_18_o_cy<13> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_a[31]_b[31]_LessThan_18_o_cy<14> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<14>)
     LUT5:I4->O            2   0.205   0.864  Mcompar_a[31]_b[31]_LessThan_18_o_cy<15> (Mcompar_a[31]_b[31]_LessThan_18_o_cy<15>)
     LUT6:I2->O            1   0.203   0.808  Mmux_y311102 (Mmux_y311101)
     LUT5:I2->O           32   0.205   1.539  Mmux_y311106 (N6)
     LUT5:I1->O            1   0.203   0.580  Mmux_y31461 (y<2>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<2>LogicTrst4 (Tbusst<2>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel232 (outsel<2>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_1_0'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      9.678ns (2.593ns logic, 7.085ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk'
  Clock period: 3.441ns (frequency: 290.617MHz)
  Total number of paths / destination ports: 57 / 12
-------------------------------------------------------------------------
Delay:               3.441ns (Levels of Logic = 3)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/stack_ptr_1 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/addrl_5 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk rising

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/stack_ptr_1 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/addrl_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  stack_ptr_1 (stack_ptr_1)
     LUT5:I2->O            4   0.205   0.788  Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<1>11 (Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<1>)
     LUT4:I2->O            1   0.203   0.580  Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3>11 (Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3>)
     LUT5:I4->O            1   0.205   0.000  Mmux_stack_ptr[5]_GND_61_o_mux_14_OUT61 (stack_ptr[5]_GND_61_o_mux_14_OUT<5>)
     FD:D                      0.102          addrl_5
    ----------------------------------------
    Total                      3.441ns (1.162ns logic, 2.279ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk'
  Clock period: 3.150ns (frequency: 317.442MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 7)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          28   0.447   1.482  output_10 (output<10>)
     end scope: 'Nlatch'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     LUT6:I2->O            1   0.203   0.580  Nbusst<10>LogicTrst (Nbusst<10>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Nmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel2112 (Mmux_outsel2111)
     MUXF7:I0->O           1   0.131   0.000  Mmux_outsel211_f7 (outsel<10>)
     end scope: 'Nmux'
     begin scope: 'Nlatch'
     FDRE_1:D                  0.102          output_10
    ----------------------------------------
    Total                      3.150ns (1.088ns logic, 2.062ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk'
  Clock period: 10.611ns (frequency: 94.239MHz)
  Total number of paths / destination ports: 183 / 2
-------------------------------------------------------------------------
Delay:               10.611ns (Levels of Logic = 16)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_1 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         104   0.447   2.252  output_0 (output<0>)
     end scope: 'Tlatch_1_0_0_0'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            6   0.203   0.973  Sh1241 (Sh124)
     LUT6:I3->O            2   0.205   0.721  Sh1441 (Sh144)
     LUT5:I3->O            1   0.203   0.580  Mmux_y15_A31 (Mmux_y15_A3)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A35 (Mmux_y15_A35)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A313 (Mmux_y15_rs_A<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<0> (Mmux_y15_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<0> (Mmux_y15_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<1> (Mmux_y15_split<1>)
     LUT5:I4->O            1   0.205   0.684  Mmux_y31241 (y<1>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I1->O            1   0.203   0.924  Tbusst<1>LogicTrst4 (Tbusst<1>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I1->O            1   0.203   0.000  Mmux_outsel122 (outsel<1>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_0'
     FDRE_1:D                  0.102          output_1
    ----------------------------------------
    Total                     10.611ns (2.738ns logic, 7.873ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk'
  Clock period: 10.848ns (frequency: 92.180MHz)
  Total number of paths / destination ports: 950 / 4
-------------------------------------------------------------------------
Delay:               10.848ns (Levels of Logic = 21)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          29   0.447   1.614  output_3 (output<3>)
     end scope: 'Tlatch_1_0_1'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            1   0.203   0.808  out2 (out1)
     LUT6:I3->O           51   0.205   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<7> (Mmux_y15_split<7>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31601 (y<7>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<7>LogicTrst4 (Tbusst<7>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel302 (outsel<7>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_1'
     FDRE_1:D                  0.102          output_3
    ----------------------------------------
    Total                     10.848ns (2.839ns logic, 8.009ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk'
  Clock period: 11.159ns (frequency: 89.615MHz)
  Total number of paths / destination ports: 32219 / 16
-------------------------------------------------------------------------
Delay:               11.159ns (Levels of Logic = 45)
  Source:            my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_12 (FF)
  Destination:       my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_15 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk falling

  Data Path: my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_12 to my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          27   0.447   1.449  output_12 (output<12>)
     end scope: 'Tlatch_2'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I0->O            1   0.205   0.827  out7_SW0 (N101)
     LUT6:I2->O           51   0.203   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<15> (Mmux_y15_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<16> (Mmux_y15_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<17> (Mmux_y15_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<18> (Mmux_y15_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<19> (Mmux_y15_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<20> (Mmux_y15_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<21> (Mmux_y15_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<22> (Mmux_y15_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<23> (Mmux_y15_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<24> (Mmux_y15_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<25> (Mmux_y15_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<26> (Mmux_y15_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<27> (Mmux_y15_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<28> (Mmux_y15_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<29> (Mmux_y15_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_y15_rs_cy<30> (Mmux_y15_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<31> (Mmux_y15_split<31>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31501 (y<31>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<31>LogicTrst4 (Tbusst<31>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel252 (outsel<31>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_2'
     FDRE_1:D                  0.102          output_15
    ----------------------------------------
    Total                     11.159ns (3.295ns logic, 7.864ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk'
  Clock period: 3.143ns (frequency: 318.198MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.143ns (Levels of Logic = 35)
  Source:            my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_31 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_0 to my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.580  output_0 (output<0>)
     end scope: 'Inst_IPfibo/Fibo_reg'
     LUT1:I0->O            1   0.205   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30>)
     XORCY:CI->O           1   0.180   0.684  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_xor<31> (Inst_IPfibo/GND_76_o_GND_76_o_sub_1_OUT<31>)
     LUT3:I1->O            2   0.203   0.000  Inst_IPfibo/Mmux_cptr_d251 (Inst_IPfibo/cptr_d<31>)
     begin scope: 'Inst_IPfibo/Fibo_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      3.143ns (1.879ns logic, 1.264ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk'
  Clock period: 2.462ns (frequency: 406.248MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 33)
  Source:            my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_31 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk rising
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk rising

  Data Path: my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 to my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/fib2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  fib2_0 (fib2_0)
     LUT3:I1->O            1   0.203   0.000  Maccum_fib2_lut<0> (Maccum_fib2_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_fib2_cy<0> (Maccum_fib2_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<1> (Maccum_fib2_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<2> (Maccum_fib2_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<3> (Maccum_fib2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<4> (Maccum_fib2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<5> (Maccum_fib2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<6> (Maccum_fib2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<7> (Maccum_fib2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<8> (Maccum_fib2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<9> (Maccum_fib2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<10> (Maccum_fib2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<11> (Maccum_fib2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<12> (Maccum_fib2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<13> (Maccum_fib2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<14> (Maccum_fib2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<15> (Maccum_fib2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<16> (Maccum_fib2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<17> (Maccum_fib2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<18> (Maccum_fib2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<19> (Maccum_fib2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<20> (Maccum_fib2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<21> (Maccum_fib2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<22> (Maccum_fib2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<23> (Maccum_fib2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<24> (Maccum_fib2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<25> (Maccum_fib2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<26> (Maccum_fib2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<27> (Maccum_fib2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<28> (Maccum_fib2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<29> (Maccum_fib2_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_fib2_cy<30> (Maccum_fib2_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_fib2_xor<31> (Result<31>)
     FD:D                      0.102          fib2_31
    ----------------------------------------
    Total                      2.462ns (1.674ns logic, 0.788ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 3.092ns (frequency: 323.436MHz)
  Total number of paths / destination ports: 89 / 44
-------------------------------------------------------------------------
Delay:               3.092ns (Levels of Logic = 1)
  Source:            my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q          20   0.447   1.437  stack_ptr_0 (stack_ptr_0)
     LUT6:I1->O            4   0.203   0.683  _n0053_inv1 (_n0053_inv)
     FDPE_1:CE                 0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.092ns (0.972ns logic, 2.120ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk'
  Clock period: 3.440ns (frequency: 290.689MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.440ns (Levels of Logic = 35)
  Source:            my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 (FF)
  Destination:       my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31 (FF)
  Source Clock:      my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk falling
  Destination Clock: my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk falling

  Data Path: my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 to my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.447   0.616  q_0 (q_0)
     end scope: 'Inst_IP_Tic/Inst_Tic_counter'
     INV:I->O              1   0.206   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_lut<0>_INV_0 (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<0> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<1> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<2> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<3> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<4> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<5> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<6> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<7> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<8> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<9> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<10> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<11> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<12> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<13> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<14> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<15> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<16> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<17> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<18> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<19> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<20> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<21> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<22> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<23> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<24> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<25> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<26> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<27> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<28> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<29> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<30> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.944  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_xor<31> (Inst_IP_Tic/qbus[31]_GND_408_o_add_1_OUT<31>)
     LUT6:I0->O            1   0.203   0.000  Inst_IP_Tic/Mmux_busreg251 (Inst_IP_Tic/busreg<31>)
     begin scope: 'Inst_IP_Tic/Inst_Tic_counter'
     FDR_1:D                   0.102          q_31
    ----------------------------------------
    Total                      3.440ns (1.880ns logic, 1.560ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/clock'
  Clock period: 6.151ns (frequency: 162.574MHz)
  Total number of paths / destination ports: 1238 / 503
-------------------------------------------------------------------------
Delay:               6.151ns (Levels of Logic = 4)
  Source:            my_Master/slaves[0].One_salve/Inst_IPfibo/rst (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPfibo/current_state_fibo_FSM_FFd2 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/clock rising
  Destination Clock: my_Master/slaves[0].One_salve/clock rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IPfibo/rst to my_Master/slaves[0].One_salve/Inst_IPfibo/current_state_fibo_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            128   0.447   2.179  Inst_IPfibo/rst (Inst_IPfibo/rst)
     LUT3:I0->O            2   0.205   0.981  Inst_IPfibo/Mmux_cptr_d321 (Inst_IPfibo/cptr_d<9>)
     LUT6:I0->O            1   0.203   0.944  Inst_IPfibo/current_state_fibo_FSM_FFd2-In1 (Inst_IPfibo/current_state_fibo_FSM_FFd2-In1)
     LUT6:I0->O            1   0.203   0.684  Inst_IPfibo/current_state_fibo_FSM_FFd2-In7 (Inst_IPfibo/current_state_fibo_FSM_FFd2-In7)
     LUT3:I1->O            1   0.203   0.000  Inst_IPfibo/current_state_fibo_FSM_FFd2-In8 (Inst_IPfibo/current_state_fibo_FSM_FFd2-In)
     FDC:D                     0.102          Inst_IPfibo/current_state_fibo_FSM_FFd2
    ----------------------------------------
    Total                      6.151ns (1.363ns logic, 4.788ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_Hmemory64/clk'
  Clock period: 12.507ns (frequency: 79.954MHz)
  Total number of paths / destination ports: 829495 / 273
-------------------------------------------------------------------------
Delay:               12.507ns (Levels of Logic = 12)
  Source:            my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_7_C_7 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_29 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_Hmemory64/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_Hmemory64/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_7_C_7 to my_Master/slaves[0].One_salve/Inst_Hmemory64/PC_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  PC_7_C_7 (PC_7_C_7)
     LUT3:I1->O           71   0.203   1.686  PC_71 (PC<7>)
     end scope: 'Inst_Hmemory64'
     begin scope: 'Slave_prom'
     begin scope: 'multi_bank[46].bank'
     RAM64X1D:DPRA5->DPO    4   0.205   0.931  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[46].bank'
     end scope: 'Slave_prom'
     begin scope: 'Inst_Hmemory64'
     LUT6:I2->O           59   0.203   1.854  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT61 (PC_adr[1]_Prog_instr[15]_wide_mux_1_OUT<14>)
     LUT6:I2->O            1   0.203   0.580  PC_adr[1]_PWR_19_o_equal_20_o<15>1 (PC_adr[1]_PWR_19_o_equal_20_o<15>)
     LUT6:I5->O            4   0.205   0.684  PC_adr[1]_PWR_19_o_equal_20_o<15>3 (PC_adr[1]_PWR_19_o_equal_20_o)
     LUT5:I4->O           43   0.205   1.449  PC_adr[1]_PWR_19_o_equal_20_o481 (PC_adr[1]_PWR_19_o_equal_20_o_mmx_out48)
     LUT4:I3->O            1   0.205   0.580  Mmux_etat[1]_PC[31]_wide_mux_117_OUT104_SW0 (N4)
     LUT6:I5->O           32   0.205   1.396  Mmux_etat[1]_PC[31]_wide_mux_117_OUT104 (N133)
     LUT5:I3->O            2   0.203   0.000  Mmux_etat[1]_PC[31]_wide_mux_117_OUT108 (etat[1]_PC[31]_wide_mux_117_OUT<13>)
     FDC:D                     0.102          PC_13_C_13
    ----------------------------------------
    Total                     12.507ns (2.665ns logic, 9.842ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk'
  Clock period: 3.897ns (frequency: 256.604MHz)
  Total number of paths / destination ports: 108 / 44
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk falling

  Data Path: my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_2 to my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           21   0.447   1.458  stack_ptr_2 (stack_ptr_2)
     LUT6:I1->O            1   0.203   0.580  _n0053_inv1 (_n0053_inv1)
     LUT6:I5->O            4   0.205   0.683  _n0053_inv2 (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.897ns (1.177ns logic, 2.720ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk'
  Clock period: 2.411ns (frequency: 414.835MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.411ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk rising

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            51   0.447   1.659  output_15 (output<15>)
     end scope: 'RI'
     LUT3:I1->O            1   0.203   0.000  Mmux_ins_in71 (ins_in<15>)
     begin scope: 'RI'
     FDRE:D                    0.102          output_15
    ----------------------------------------
    Total                      2.411ns (0.752ns logic, 1.659ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk'
  Clock period: 1.436ns (frequency: 696.452MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/next1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.684  next1 (next1)
     LUT2:I0->O            1   0.203   0.000  next1_glue_set (next1_glue_set)
     FDR_1:D                   0.102          next1
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk'
  Clock period: 11.129ns (frequency: 89.859MHz)
  Total number of paths / destination ports: 5723 / 8
-------------------------------------------------------------------------
Delay:               11.129ns (Levels of Logic = 29)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_2 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_7 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_2 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          30   0.447   1.628  output_2 (output<2>)
     end scope: 'Tlatch_1_1'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            1   0.203   0.924  out4 (out3)
     LUT6:I1->O           51   0.203   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<15> (Mmux_y15_split<15>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31141 (y<15>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<15>LogicTrst4 (Tbusst<15>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel72 (outsel<15>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_1'
     FDRE_1:D                  0.102          output_7
    ----------------------------------------
    Total                     11.129ns (2.989ns logic, 8.140ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk'
  Clock period: 9.589ns (frequency: 104.285MHz)
  Total number of paths / destination ports: 69 / 1
-------------------------------------------------------------------------
Delay:               9.589ns (Levels of Logic = 26)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         125   0.447   2.047  output_0 (output)
     end scope: 'Tlatch_1_0_0_1_1'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT4:I2->O            1   0.203   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_lut<1> (Mcompar_a[31]_b[31]_LessThan_32_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<1> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<2> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<3> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<4> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<5> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<6> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<7> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<8> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<9> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<10> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<11> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<12> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<13> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_a[31]_b[31]_LessThan_32_o_cy<14> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<14>)
     LUT5:I4->O            2   0.205   0.864  Mcompar_a[31]_b[31]_LessThan_32_o_cy<15> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<15>)
     LUT6:I2->O            1   0.203   0.808  Mmux_y311101 (Mmux_y31110)
     LUT5:I2->O           32   0.205   1.539  Mmux_y311106 (N6)
     LUT5:I1->O            1   0.203   0.580  Mmux_y31521 (y<3>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<3>LogicTrst4 (Tbusst<3>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel262 (outsel<3>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_1_1'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      9.589ns (2.591ns logic, 6.998ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk'
  Clock period: 9.695ns (frequency: 103.141MHz)
  Total number of paths / destination ports: 42 / 1
-------------------------------------------------------------------------
Delay:               9.695ns (Levels of Logic = 26)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         111   0.447   2.154  output_0 (output)
     end scope: 'Tlatch_1_0_0_1_0'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT4:I0->O            1   0.203   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_lut<1> (Mcompar_a[31]_b[31]_LessThan_32_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<1> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<2> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<3> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<4> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<5> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<6> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<7> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<8> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<9> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<10> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<11> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<12> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<13> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_a[31]_b[31]_LessThan_32_o_cy<14> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<14>)
     LUT5:I4->O            2   0.205   0.864  Mcompar_a[31]_b[31]_LessThan_32_o_cy<15> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<15>)
     LUT6:I2->O            1   0.203   0.808  Mmux_y311101 (Mmux_y31110)
     LUT5:I2->O           32   0.205   1.539  Mmux_y311106 (N6)
     LUT5:I1->O            1   0.203   0.580  Mmux_y31461 (y<2>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<2>LogicTrst4 (Tbusst<2>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel232 (outsel<2>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_1_0'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      9.695ns (2.591ns logic, 7.104ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk'
  Clock period: 3.441ns (frequency: 290.617MHz)
  Total number of paths / destination ports: 57 / 12
-------------------------------------------------------------------------
Delay:               3.441ns (Levels of Logic = 3)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/stack_ptr_1 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/addrl_5 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk rising

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/stack_ptr_1 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/addrl_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  stack_ptr_1 (stack_ptr_1)
     LUT5:I2->O            4   0.205   0.788  Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<1>11 (Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<1>)
     LUT4:I2->O            1   0.203   0.580  Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3>11 (Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3>)
     LUT5:I4->O            1   0.205   0.000  Mmux_stack_ptr[5]_GND_61_o_mux_14_OUT61 (stack_ptr[5]_GND_61_o_mux_14_OUT<5>)
     FD:D                      0.102          addrl_5
    ----------------------------------------
    Total                      3.441ns (1.162ns logic, 2.279ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk'
  Clock period: 3.150ns (frequency: 317.442MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 7)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/output_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          28   0.447   1.482  output_10 (output<10>)
     end scope: 'Nlatch'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     LUT6:I2->O            1   0.203   0.580  Nbusst<10>LogicTrst (Nbusst<10>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Nmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel2112 (Mmux_outsel2111)
     MUXF7:I0->O           1   0.131   0.000  Mmux_outsel211_f7 (outsel<10>)
     end scope: 'Nmux'
     begin scope: 'Nlatch'
     FDRE_1:D                  0.102          output_10
    ----------------------------------------
    Total                      3.150ns (1.088ns logic, 2.062ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk'
  Clock period: 10.611ns (frequency: 94.239MHz)
  Total number of paths / destination ports: 183 / 2
-------------------------------------------------------------------------
Delay:               10.611ns (Levels of Logic = 16)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_1 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         104   0.447   2.252  output_0 (output<0>)
     end scope: 'Tlatch_1_0_0_0'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            6   0.203   0.973  Sh1241 (Sh124)
     LUT6:I3->O            2   0.205   0.721  Sh1441 (Sh144)
     LUT5:I3->O            1   0.203   0.580  Mmux_y15_A31 (Mmux_y15_A3)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A35 (Mmux_y15_A35)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A313 (Mmux_y15_rs_A<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<0> (Mmux_y15_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<0> (Mmux_y15_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<1> (Mmux_y15_split<1>)
     LUT5:I4->O            1   0.205   0.684  Mmux_y31241 (y<1>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I1->O            1   0.203   0.924  Tbusst<1>LogicTrst4 (Tbusst<1>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I1->O            1   0.203   0.000  Mmux_outsel122 (outsel<1>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_0'
     FDRE_1:D                  0.102          output_1
    ----------------------------------------
    Total                     10.611ns (2.738ns logic, 7.873ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk'
  Clock period: 10.848ns (frequency: 92.180MHz)
  Total number of paths / destination ports: 950 / 4
-------------------------------------------------------------------------
Delay:               10.848ns (Levels of Logic = 21)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          29   0.447   1.614  output_3 (output<3>)
     end scope: 'Tlatch_1_0_1'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            1   0.203   0.808  out2 (out1)
     LUT6:I3->O           51   0.205   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<7> (Mmux_y15_split<7>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31601 (y<7>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<7>LogicTrst4 (Tbusst<7>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel302 (outsel<7>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_1'
     FDRE_1:D                  0.102          output_3
    ----------------------------------------
    Total                     10.848ns (2.839ns logic, 8.009ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk'
  Clock period: 11.159ns (frequency: 89.615MHz)
  Total number of paths / destination ports: 32219 / 16
-------------------------------------------------------------------------
Delay:               11.159ns (Levels of Logic = 45)
  Source:            my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_12 (FF)
  Destination:       my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_15 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk falling

  Data Path: my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_12 to my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          27   0.447   1.449  output_12 (output<12>)
     end scope: 'Tlatch_2'
     end scope: 'HSU_hstack'
     end scope: 'Slave_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I0->O            1   0.205   0.827  out7_SW0 (N101)
     LUT6:I2->O           51   0.203   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<15> (Mmux_y15_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<16> (Mmux_y15_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<17> (Mmux_y15_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<18> (Mmux_y15_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<19> (Mmux_y15_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<20> (Mmux_y15_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<21> (Mmux_y15_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<22> (Mmux_y15_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<23> (Mmux_y15_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<24> (Mmux_y15_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<25> (Mmux_y15_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<26> (Mmux_y15_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<27> (Mmux_y15_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<28> (Mmux_y15_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<29> (Mmux_y15_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_y15_rs_cy<30> (Mmux_y15_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<31> (Mmux_y15_split<31>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31501 (y<31>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I2->O            1   0.205   0.580  Tbusst<31>LogicTrst4 (Tbusst<31>)
     begin scope: 'Slave_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel252 (outsel<31>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_2'
     FDRE_1:D                  0.102          output_15
    ----------------------------------------
    Total                     11.159ns (3.295ns logic, 7.864ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk'
  Clock period: 3.143ns (frequency: 318.198MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.143ns (Levels of Logic = 35)
  Source:            my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_31 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_0 to my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.580  output_0 (output<0>)
     end scope: 'Inst_IPfibo/Fibo_reg'
     LUT1:I0->O            1   0.205   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30>)
     XORCY:CI->O           1   0.180   0.684  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_xor<31> (Inst_IPfibo/GND_76_o_GND_76_o_sub_1_OUT<31>)
     LUT3:I1->O            2   0.203   0.000  Inst_IPfibo/Mmux_cptr_d251 (Inst_IPfibo/cptr_d<31>)
     begin scope: 'Inst_IPfibo/Fibo_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      3.143ns (1.879ns logic, 1.264ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk'
  Clock period: 2.462ns (frequency: 406.248MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 33)
  Source:            my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_31 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk rising
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk rising

  Data Path: my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_0 to my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/fib2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  fib2_0 (fib2_0)
     LUT3:I1->O            1   0.203   0.000  Maccum_fib2_lut<0> (Maccum_fib2_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_fib2_cy<0> (Maccum_fib2_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<1> (Maccum_fib2_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<2> (Maccum_fib2_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<3> (Maccum_fib2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<4> (Maccum_fib2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<5> (Maccum_fib2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<6> (Maccum_fib2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<7> (Maccum_fib2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<8> (Maccum_fib2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<9> (Maccum_fib2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<10> (Maccum_fib2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<11> (Maccum_fib2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<12> (Maccum_fib2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<13> (Maccum_fib2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<14> (Maccum_fib2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<15> (Maccum_fib2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<16> (Maccum_fib2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<17> (Maccum_fib2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<18> (Maccum_fib2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<19> (Maccum_fib2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<20> (Maccum_fib2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<21> (Maccum_fib2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<22> (Maccum_fib2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<23> (Maccum_fib2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<24> (Maccum_fib2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<25> (Maccum_fib2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<26> (Maccum_fib2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<27> (Maccum_fib2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<28> (Maccum_fib2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<29> (Maccum_fib2_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_fib2_cy<30> (Maccum_fib2_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_fib2_xor<31> (Result<31>)
     FD:D                      0.102          fib2_31
    ----------------------------------------
    Total                      2.462ns (1.674ns logic, 0.788ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 3.092ns (frequency: 323.436MHz)
  Total number of paths / destination ports: 89 / 44
-------------------------------------------------------------------------
Delay:               3.092ns (Levels of Logic = 1)
  Source:            my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q          20   0.447   1.437  stack_ptr_0 (stack_ptr_0)
     LUT6:I1->O            4   0.203   0.683  _n0053_inv1 (_n0053_inv)
     FDPE_1:CE                 0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.092ns (0.972ns logic, 2.120ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk'
  Clock period: 3.440ns (frequency: 290.689MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.440ns (Levels of Logic = 35)
  Source:            my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 (FF)
  Destination:       my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31 (FF)
  Source Clock:      my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk falling
  Destination Clock: my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk falling

  Data Path: my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_0 to my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.447   0.616  q_0 (q_0)
     end scope: 'Inst_IP_Tic/Inst_Tic_counter'
     INV:I->O              1   0.206   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_lut<0>_INV_0 (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<0> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<1> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<2> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<3> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<4> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<5> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<6> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<7> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<8> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<9> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<10> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<11> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<12> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<13> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<14> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<15> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<16> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<17> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<18> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<19> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<20> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<21> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<22> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<23> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<24> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<25> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<26> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<27> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<28> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<29> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<30> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.944  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_xor<31> (Inst_IP_Tic/qbus[31]_GND_408_o_add_1_OUT<31>)
     LUT6:I0->O            1   0.203   0.000  Inst_IP_Tic/Mmux_busreg251 (Inst_IP_Tic/busreg<31>)
     begin scope: 'Inst_IP_Tic/Inst_Tic_counter'
     FDR_1:D                   0.102          q_31
    ----------------------------------------
    Total                      3.440ns (1.880ns logic, 1.560ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_CUnit/clk'
  Clock period: 6.094ns (frequency: 164.107MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               6.094ns (Levels of Logic = 9)
  Source:            my_Master/Inst_HSUcore/HSU_CUnit/SPMDtrig (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_CUnit/endwait (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_CUnit/clk rising
  Destination Clock: my_Master/Inst_HSUcore/HSU_CUnit/clk rising

  Data Path: my_Master/Inst_HSUcore/HSU_CUnit/SPMDtrig to my_Master/Inst_HSUcore/HSU_CUnit/endwait
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  SPMDtrig (SPMDtrig)
     end scope: 'HSU_CUnit'
     end scope: 'Inst_HSUcore'
     begin scope: 'slaves[0].One_salve'
     LUT2:I0->O           54   0.203   1.678  start_signal1 (start_signal)
     begin scope: 'Inst_Hmemory64'
     LUT2:I0->O            1   0.203   0.580  ortree1 (ortree)
     end scope: 'Inst_Hmemory64'
     LUT2:I1->O            1   0.205   0.684  Mmux_ortree11 (ortree)
     end scope: 'slaves[0].One_salve'
     LUT2:I0->O            2   0.203   0.864  ortbus<1>1 (ortbus<1>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_CUnit'
     LUT5:I1->O            1   0.203   0.000  Mmux_GND_56_o_GND_56_o_MUX_501_o11 (GND_56_o_GND_56_o_MUX_501_o)
     FDR:D                     0.102          endwait
    ----------------------------------------
    Total                      6.094ns (1.566ns logic, 4.528ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_CUnit/RI/clk'
  Clock period: 2.417ns (frequency: 413.703MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.417ns (Levels of Logic = 2)
  Source:            my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_CUnit/RI/clk rising
  Destination Clock: my_Master/Inst_HSUcore/HSU_CUnit/RI/clk rising

  Data Path: my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15 to my_Master/Inst_HSUcore/HSU_CUnit/RI/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            52   0.447   1.665  output_15 (output<15>)
     end scope: 'RI'
     LUT3:I1->O            1   0.203   0.000  Mmux_ins_in71 (ins_in<15>)
     begin scope: 'RI'
     FDRE:D                    0.102          output_15
    ----------------------------------------
    Total                      2.417ns (0.752ns logic, 1.665ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk'
  Clock period: 11.157ns (frequency: 89.630MHz)
  Total number of paths / destination ports: 5723 / 8
-------------------------------------------------------------------------
Delay:               11.157ns (Levels of Logic = 29)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/output_2 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/output_7 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/output_2 to my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          32   0.447   1.656  output_2 (output<2>)
     end scope: 'Tlatch_1_1'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            1   0.203   0.924  out4 (out3)
     LUT6:I1->O           51   0.203   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<15> (Mmux_y15_split<15>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31141 (y<15>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I4->O            1   0.205   0.580  Tbusst<15>LogicTrst4 (Tbusst<15>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel72 (outsel<15>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_1'
     FDRE_1:D                  0.102          output_7
    ----------------------------------------
    Total                     11.157ns (2.989ns logic, 8.168ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk'
  Clock period: 9.600ns (frequency: 104.171MHz)
  Total number of paths / destination ports: 69 / 1
-------------------------------------------------------------------------
Delay:               9.600ns (Levels of Logic = 26)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0 to my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         129   0.447   2.058  output_0 (output)
     end scope: 'Tlatch_1_0_0_1_1'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT4:I2->O            1   0.203   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_lut<1> (Mcompar_a[31]_b[31]_LessThan_32_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<1> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<2> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<3> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<4> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<5> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<6> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<7> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<8> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<9> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<10> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<11> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<12> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<13> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_a[31]_b[31]_LessThan_32_o_cy<14> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<14>)
     LUT5:I4->O            2   0.205   0.864  Mcompar_a[31]_b[31]_LessThan_32_o_cy<15> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<15>)
     LUT6:I2->O            1   0.203   0.808  Mmux_y311101 (Mmux_y31110)
     LUT5:I2->O           32   0.205   1.539  Mmux_y311106 (N6)
     LUT5:I1->O            1   0.203   0.580  Mmux_y31521 (y<3>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I4->O            1   0.205   0.580  Tbusst<3>LogicTrst5 (Tbusst<3>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel262 (outsel<3>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_1_1'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      9.600ns (2.591ns logic, 7.009ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk'
  Clock period: 9.706ns (frequency: 103.030MHz)
  Total number of paths / destination ports: 42 / 1
-------------------------------------------------------------------------
Delay:               9.706ns (Levels of Logic = 26)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0 to my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         115   0.447   2.164  output_0 (output)
     end scope: 'Tlatch_1_0_0_1_0'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT4:I0->O            1   0.203   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_lut<1> (Mcompar_a[31]_b[31]_LessThan_32_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<1> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<2> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<3> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<4> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<5> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<6> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<7> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<8> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<9> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<10> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<11> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<12> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_a[31]_b[31]_LessThan_32_o_cy<13> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_a[31]_b[31]_LessThan_32_o_cy<14> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<14>)
     LUT5:I4->O            2   0.205   0.864  Mcompar_a[31]_b[31]_LessThan_32_o_cy<15> (Mcompar_a[31]_b[31]_LessThan_32_o_cy<15>)
     LUT6:I2->O            1   0.203   0.808  Mmux_y311101 (Mmux_y31110)
     LUT5:I2->O           32   0.205   1.539  Mmux_y311106 (N6)
     LUT5:I1->O            1   0.203   0.580  Mmux_y31461 (y<2>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I4->O            1   0.205   0.580  Tbusst<2>LogicTrst5 (Tbusst<2>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel232 (outsel<2>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_1_0'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      9.706ns (2.591ns logic, 7.115ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk'
  Clock period: 3.441ns (frequency: 290.617MHz)
  Total number of paths / destination ports: 57 / 12
-------------------------------------------------------------------------
Delay:               3.441ns (Levels of Logic = 3)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/ram3p/stack_ptr_1 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/ram3p/addrl_5 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk rising
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk rising

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/ram3p/stack_ptr_1 to my_Master/Inst_HSUcore/HSU_hstack/ram3p/addrl_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  stack_ptr_1 (stack_ptr_1)
     LUT5:I2->O            4   0.205   0.788  Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<1>11 (Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<1>)
     LUT4:I2->O            1   0.203   0.580  Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3>11 (Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3>)
     LUT5:I4->O            1   0.205   0.000  Mmux_stack_ptr[5]_GND_61_o_mux_14_OUT61 (stack_ptr[5]_GND_61_o_mux_14_OUT<5>)
     FD:D                      0.102          addrl_5
    ----------------------------------------
    Total                      3.441ns (1.162ns logic, 2.279ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0 to my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0 to my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0 to my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk'
  Clock period: 1.438ns (frequency: 695.628MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.438ns (Levels of Logic = 2)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0 to my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.684  output_0 (output<0>)
     end scope: 'BankTop_reg'
     LUT6:I5->O            1   0.205   0.000  Mmux_busreg110 (busreg<0>)
     begin scope: 'BankTop_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.438ns (0.754ns logic, 0.684ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk'
  Clock period: 3.792ns (frequency: 263.711MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               3.792ns (Levels of Logic = 8)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Nlatch/output_10 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Nlatch/output_10 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Nlatch/output_10 to my_Master/Inst_HSUcore/HSU_hstack/Nlatch/output_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          28   0.447   1.339  output_10 (output<10>)
     end scope: 'Nlatch'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     LUT6:I4->O            1   0.203   0.580  Nbusst<10>LogicTrst_SW0 (N52)
     LUT6:I5->O            1   0.205   0.580  Nbusst<10>LogicTrst (Nbusst<10>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Nmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel2112 (Mmux_outsel2111)
     MUXF7:I0->O           1   0.131   0.000  Mmux_outsel211_f7 (outsel<10>)
     end scope: 'Nmux'
     begin scope: 'Nlatch'
     FDRE_1:D                  0.102          output_10
    ----------------------------------------
    Total                      3.792ns (1.293ns logic, 2.499ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk'
  Clock period: 10.369ns (frequency: 96.438MHz)
  Total number of paths / destination ports: 183 / 2
-------------------------------------------------------------------------
Delay:               10.369ns (Levels of Logic = 16)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_1 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_1 to my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q         114   0.447   2.142  output_1 (output<1>)
     end scope: 'Tlatch_1_0_0_0'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I0->O            4   0.205   0.912  Sh10811 (N47)
     LUT6:I3->O            2   0.205   0.845  Sh12811 (N56)
     LUT5:I2->O            1   0.205   0.580  Mmux_y15_A31 (Mmux_y15_A3)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A35 (Mmux_y15_A35)
     LUT5:I4->O            1   0.205   0.580  Mmux_y15_A313 (Mmux_y15_rs_A<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<0> (Mmux_y15_rs_lut<0>)
     XORCY:LI->O           1   0.136   0.580  Mmux_y15_rs_xor<0> (Mmux_y15_split<0>)
     LUT5:I4->O            1   0.205   0.808  Mmux_y3121 (y<0>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I2->O            1   0.205   0.684  Tbusst<0>LogicTrst6 (Tbusst<0>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT5:I3->O            1   0.203   0.000  Mmux_outsel111_F (N124)
     MUXF7:I0->O           1   0.131   0.000  Mmux_outsel111 (outsel<0>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_0_0'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                     10.369ns (2.659ns logic, 7.710ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk'
  Clock period: 10.891ns (frequency: 91.820MHz)
  Total number of paths / destination ports: 950 / 4
-------------------------------------------------------------------------
Delay:               10.891ns (Levels of Logic = 21)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3 to my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/output_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          32   0.447   1.656  output_3 (output<3>)
     end scope: 'Tlatch_1_0_1'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT6:I0->O            1   0.203   0.808  out2 (out1)
     LUT6:I3->O           51   0.205   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<7> (Mmux_y15_split<7>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31601 (y<7>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I4->O            1   0.205   0.580  Tbusst<7>LogicTrst4 (Tbusst<7>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel302 (outsel<7>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_1_0_1'
     FDRE_1:D                  0.102          output_3
    ----------------------------------------
    Total                     10.891ns (2.839ns logic, 8.052ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk'
  Clock period: 11.173ns (frequency: 89.501MHz)
  Total number of paths / destination ports: 32219 / 16
-------------------------------------------------------------------------
Delay:               11.173ns (Levels of Logic = 45)
  Source:            my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/output_12 (FF)
  Destination:       my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/output_15 (FF)
  Source Clock:      my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk falling
  Destination Clock: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk falling

  Data Path: my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/output_12 to my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/output_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          28   0.447   1.463  output_12 (output<12>)
     end scope: 'Tlatch_2'
     end scope: 'HSU_hstack'
     end scope: 'Inst_HSUcore'
     begin scope: 'Inst_IPFunit/Inst_funit32'
     LUT3:I0->O            1   0.205   0.827  out7_SW0 (N101)
     LUT6:I2->O           51   0.203   1.555  out7 (_n0101)
     LUT4:I3->O           22   0.205   1.134  Mmux_y15_A7431 (N11)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A363 (Mmux_y15_A362)
     LUT6:I5->O            1   0.205   0.580  Mmux_y15_A369 (Mmux_y15_rs_A<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_y15_rs_lut<1> (Mmux_y15_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_y15_rs_cy<1> (Mmux_y15_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<2> (Mmux_y15_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<3> (Mmux_y15_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<4> (Mmux_y15_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<5> (Mmux_y15_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<6> (Mmux_y15_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<7> (Mmux_y15_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<8> (Mmux_y15_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<9> (Mmux_y15_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<10> (Mmux_y15_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<11> (Mmux_y15_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<12> (Mmux_y15_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<13> (Mmux_y15_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<14> (Mmux_y15_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<15> (Mmux_y15_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<16> (Mmux_y15_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<17> (Mmux_y15_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<18> (Mmux_y15_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<19> (Mmux_y15_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<20> (Mmux_y15_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<21> (Mmux_y15_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<22> (Mmux_y15_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<23> (Mmux_y15_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<24> (Mmux_y15_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<25> (Mmux_y15_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<26> (Mmux_y15_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<27> (Mmux_y15_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<28> (Mmux_y15_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_y15_rs_cy<29> (Mmux_y15_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_y15_rs_cy<30> (Mmux_y15_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mmux_y15_rs_xor<31> (Mmux_y15_split<31>)
     LUT5:I4->O            1   0.205   0.580  Mmux_y31501 (y<31>)
     end scope: 'Inst_IPFunit/Inst_funit32'
     LUT5:I4->O            1   0.205   0.580  Tbusst<31>LogicTrst4 (Tbusst<31>)
     begin scope: 'Inst_HSUcore'
     begin scope: 'HSU_hstack'
     begin scope: 'Tmux'
     LUT6:I5->O            1   0.205   0.000  Mmux_outsel252 (outsel<31>)
     end scope: 'Tmux'
     begin scope: 'Tlatch_2'
     FDRE_1:D                  0.102          output_15
    ----------------------------------------
    Total                     11.173ns (3.295ns logic, 7.878ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IPfibo/Fibo_reg/clk'
  Clock period: 3.143ns (frequency: 318.198MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.143ns (Levels of Logic = 35)
  Source:            my_Master/Inst_IPfibo/Fibo_reg/output_0 (FF)
  Destination:       my_Master/Inst_IPfibo/Fibo_reg/output_31 (FF)
  Source Clock:      my_Master/Inst_IPfibo/Fibo_reg/clk rising
  Destination Clock: my_Master/Inst_IPfibo/Fibo_reg/clk rising

  Data Path: my_Master/Inst_IPfibo/Fibo_reg/output_0 to my_Master/Inst_IPfibo/Fibo_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.580  output_0 (output<0>)
     end scope: 'Inst_IPfibo/Fibo_reg'
     LUT1:I0->O            1   0.205   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30> (Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_cy<30>)
     XORCY:CI->O           1   0.180   0.684  Inst_IPfibo/Msub_GND_76_o_GND_76_o_sub_1_OUT<31:0>_xor<31> (Inst_IPfibo/GND_76_o_GND_76_o_sub_1_OUT<31>)
     LUT3:I1->O            2   0.203   0.000  Inst_IPfibo/Mmux_cptr_d251 (Inst_IPfibo/cptr_d<31>)
     begin scope: 'Inst_IPfibo/Fibo_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      3.143ns (1.879ns logic, 1.264ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IPfibo/Fibo_gen/clk'
  Clock period: 2.462ns (frequency: 406.248MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 33)
  Source:            my_Master/Inst_IPfibo/Fibo_gen/fib2_0 (FF)
  Destination:       my_Master/Inst_IPfibo/Fibo_gen/fib2_31 (FF)
  Source Clock:      my_Master/Inst_IPfibo/Fibo_gen/clk rising
  Destination Clock: my_Master/Inst_IPfibo/Fibo_gen/clk rising

  Data Path: my_Master/Inst_IPfibo/Fibo_gen/fib2_0 to my_Master/Inst_IPfibo/Fibo_gen/fib2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  fib2_0 (fib2_0)
     LUT3:I1->O            1   0.203   0.000  Maccum_fib2_lut<0> (Maccum_fib2_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maccum_fib2_cy<0> (Maccum_fib2_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<1> (Maccum_fib2_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<2> (Maccum_fib2_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<3> (Maccum_fib2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<4> (Maccum_fib2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<5> (Maccum_fib2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<6> (Maccum_fib2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<7> (Maccum_fib2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<8> (Maccum_fib2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<9> (Maccum_fib2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<10> (Maccum_fib2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<11> (Maccum_fib2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<12> (Maccum_fib2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<13> (Maccum_fib2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<14> (Maccum_fib2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<15> (Maccum_fib2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<16> (Maccum_fib2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<17> (Maccum_fib2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<18> (Maccum_fib2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<19> (Maccum_fib2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<20> (Maccum_fib2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<21> (Maccum_fib2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<22> (Maccum_fib2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<23> (Maccum_fib2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<24> (Maccum_fib2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<25> (Maccum_fib2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<26> (Maccum_fib2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<27> (Maccum_fib2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<28> (Maccum_fib2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_fib2_cy<29> (Maccum_fib2_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_fib2_cy<30> (Maccum_fib2_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_fib2_xor<31> (Result<31>)
     FD:D                      0.102          fib2_31
    ----------------------------------------
    Total                      2.462ns (1.674ns logic, 0.788ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 3.092ns (frequency: 323.436MHz)
  Total number of paths / destination ports: 89 / 44
-------------------------------------------------------------------------
Delay:               3.092ns (Levels of Logic = 1)
  Source:            my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Source Clock:      my_Master/Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/Inst_IPdataStack/Inst_datastack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q          20   0.447   1.437  stack_ptr_0 (stack_ptr_0)
     LUT6:I1->O            4   0.203   0.683  _n0053_inv1 (_n0053_inv)
     FDPE_1:CE                 0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.092ns (0.972ns logic, 2.120ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Tic/Inst_Tic_counter/clk'
  Clock period: 3.078ns (frequency: 324.876MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               3.078ns (Levels of Logic = 35)
  Source:            my_Master/Inst_IP_Tic/Inst_Tic_counter/q_0 (FF)
  Destination:       my_Master/Inst_IP_Tic/Inst_Tic_counter/q_31 (FF)
  Source Clock:      my_Master/Inst_IP_Tic/Inst_Tic_counter/clk falling
  Destination Clock: my_Master/Inst_IP_Tic/Inst_Tic_counter/clk falling

  Data Path: my_Master/Inst_IP_Tic/Inst_Tic_counter/q_0 to my_Master/Inst_IP_Tic/Inst_Tic_counter/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.447   0.616  q_0 (q_0)
     end scope: 'Inst_IP_Tic/Inst_Tic_counter'
     INV:I->O              1   0.206   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_lut<0>_INV_0 (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<0> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<1> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<2> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<3> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<4> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<5> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<6> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<7> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<8> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<9> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<10> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<11> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<12> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<13> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<14> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<15> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<16> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<17> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<18> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<19> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<20> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<21> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<22> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<23> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<24> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<25> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<26> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<27> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<28> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<29> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<30> (Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Inst_IP_Tic/Madd_qbus[31]_GND_408_o_add_1_OUT_xor<31> (Inst_IP_Tic/qbus[31]_GND_408_o_add_1_OUT<31>)
     LUT2:I1->O            1   0.205   0.000  Inst_IP_Tic/Mmux_busreg251 (Inst_IP_Tic/busreg<31>)
     begin scope: 'Inst_IP_Tic/Inst_Tic_counter'
     FDR_1:D                   0.102          q_31
    ----------------------------------------
    Total                      3.078ns (1.882ns logic, 1.196ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Wait/Wait_reg/clk'
  Clock period: 2.636ns (frequency: 379.326MHz)
  Total number of paths / destination ports: 558 / 32
-------------------------------------------------------------------------
Delay:               2.636ns (Levels of Logic = 33)
  Source:            my_Master/Inst_IP_Wait/Wait_reg/output_1 (FF)
  Destination:       my_Master/Inst_IP_Wait/Wait_reg/output_31 (FF)
  Source Clock:      my_Master/Inst_IP_Wait/Wait_reg/clk rising
  Destination Clock: my_Master/Inst_IP_Wait/Wait_reg/clk rising

  Data Path: my_Master/Inst_IP_Wait/Wait_reg/output_1 to my_Master/Inst_IP_Wait/Wait_reg/output_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  output_1 (output<1>)
     end scope: 'Wait_reg'
     LUT6:I0->O            1   0.203   0.000  Mmux_cptr_d_rs_lut<1> (Mmux_cptr_d_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_cptr_d_rs_cy<1> (Mmux_cptr_d_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<2> (Mmux_cptr_d_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<3> (Mmux_cptr_d_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<4> (Mmux_cptr_d_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<5> (Mmux_cptr_d_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<6> (Mmux_cptr_d_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<7> (Mmux_cptr_d_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<8> (Mmux_cptr_d_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<9> (Mmux_cptr_d_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<10> (Mmux_cptr_d_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<11> (Mmux_cptr_d_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<12> (Mmux_cptr_d_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<13> (Mmux_cptr_d_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<14> (Mmux_cptr_d_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<15> (Mmux_cptr_d_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<16> (Mmux_cptr_d_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<17> (Mmux_cptr_d_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<18> (Mmux_cptr_d_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<19> (Mmux_cptr_d_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<20> (Mmux_cptr_d_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<21> (Mmux_cptr_d_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<22> (Mmux_cptr_d_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<23> (Mmux_cptr_d_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<24> (Mmux_cptr_d_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<25> (Mmux_cptr_d_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<26> (Mmux_cptr_d_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<27> (Mmux_cptr_d_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<28> (Mmux_cptr_d_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<29> (Mmux_cptr_d_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_cptr_d_rs_cy<30> (Mmux_cptr_d_rs_cy<30>)
     XORCY:CI->O           2   0.180   0.000  Mmux_cptr_d_rs_xor<31> (cptr_d<31>)
     begin scope: 'Wait_reg'
     FDRE:D                    0.102          output_31
    ----------------------------------------
    Total                      2.636ns (1.655ns logic, 0.981ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Wait/clk'
  Clock period: 8.165ns (frequency: 122.471MHz)
  Total number of paths / destination ports: 1677 / 4
-------------------------------------------------------------------------
Delay:               8.165ns (Levels of Logic = 6)
  Source:            my_Master/Inst_IP_Wait/current_statew_FSMROM (RAM)
  Destination:       my_Master/Inst_IP_Wait/current_statew_FSMROM (RAM)
  Source Clock:      my_Master/Inst_IP_Wait/clk rising
  Destination Clock: my_Master/Inst_IP_Wait/clk rising

  Data Path: my_Master/Inst_IP_Wait/current_statew_FSMROM to my_Master/Inst_IP_Wait/current_statew_FSMROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO3   33   1.650   1.553  current_statew_FSMROM (current_statew<2>)
     LUT6:I2->O            1   0.203   0.000  Mmux_cptr_d_A11 (Mmux_cptr_d_rs_A<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_cptr_d_rs_cy<0> (Mmux_cptr_d_rs_cy<0>)
     XORCY:CI->O           2   0.180   0.981  Mmux_cptr_d_rs_xor<1> (cptr_d<1>)
     LUT6:I0->O            1   0.203   0.944  cptr_d[31]_GND_627_o_equal_8_o<31>1 (cptr_d[31]_GND_627_o_equal_8_o<31>)
     LUT6:I0->O            1   0.203   0.944  cptr_d[31]_GND_627_o_equal_8_o<31>2 (cptr_d[31]_GND_627_o_equal_8_o<31>1)
     LUT6:I0->O            1   0.203   0.579  cptr_d[31]_GND_627_o_equal_8_o<31>7 (cptr_d[31]_GND_627_o_equal_8_o)
     RAMB8BWER:ADDRAWRADDR4        0.350          current_statew_FSMROM
    ----------------------------------------
    Total                      8.165ns (3.164ns logic, 5.001ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Inst_IP_Com32/Wait_reg/clk'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 2)
  Source:            my_Master/Inst_IP_Com32/Wait_reg/output_0 (FF)
  Destination:       my_Master/Inst_IP_Com32/Wait_reg/output_0 (FF)
  Source Clock:      my_Master/Inst_IP_Com32/Wait_reg/clk falling
  Destination Clock: my_Master/Inst_IP_Com32/Wait_reg/clk falling

  Data Path: my_Master/Inst_IP_Com32/Wait_reg/output_0 to my_Master/Inst_IP_Com32/Wait_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           6   0.447   0.744  output_0 (output<0>)
     end scope: 'Wait_reg'
     INV:I->O              1   0.206   0.579  Madd_cptr_d_xor<0>11_INV_0 (cptr_d<0>)
     begin scope: 'Wait_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clkdiv2/q_1'
  Clock period: 7.981ns (frequency: 125.300MHz)
  Total number of paths / destination ports: 20701 / 346
-------------------------------------------------------------------------
Delay:               7.981ns (Levels of Logic = 20)
  Source:            UART_Wrapper/data_buff1_0 (FF)
  Destination:       UART_Wrapper/var11_0 (FF)
  Source Clock:      Inst_clkdiv2/q_1 rising
  Destination Clock: Inst_clkdiv2/q_1 rising

  Data Path: UART_Wrapper/data_buff1_0 to UART_Wrapper/var11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.931  data_buff1_0 (data_buff1_0)
     LUT4:I0->O            1   0.203   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_lut<0> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<0> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<1> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<2> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<3> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<4> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<5> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<6> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<7> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<8> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<9> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<10> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<11> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<12> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<13> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<14> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<14>)
     LUT5:I4->O            4   0.205   1.028  Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<15> (Mcompar_var11[31]_data_buff1[31]_LessThan_121_o_cy<15>)
     LUT5:I0->O            1   0.203   0.808  _n0776_inv1_SW0 (N12)
     LUT6:I3->O            1   0.205   0.924  _n0776_inv1 (_n0776_inv1)
     LUT5:I0->O           32   0.203   1.291  _n0776_inv2 (_n0776_inv)
     FDCE:CE                   0.322          var11_0
    ----------------------------------------
    Total                      7.981ns (2.420ns logic, 5.561ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/uart_baudClock_inst/baud_clk'
  Clock period: 6.052ns (frequency: 165.241MHz)
  Total number of paths / destination ports: 463 / 54
-------------------------------------------------------------------------
Delay:               6.052ns (Levels of Logic = 4)
  Source:            UART_Wrapper/rx_d2_C (FF)
  Destination:       UART_Wrapper/reg_0 (FF)
  Source Clock:      UART_Wrapper/uart_baudClock_inst/baud_clk rising
  Destination Clock: UART_Wrapper/uart_baudClock_inst/baud_clk rising

  Data Path: UART_Wrapper/rx_d2_C to UART_Wrapper/reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  rx_d2_C (rx_d2_C)
     LUT3:I1->O           10   0.203   1.104  rx_d21 (rx_d2)
     LUT5:I1->O            6   0.203   0.849  rx_d2_GND_6_o_AND_3_o1 (rx_d2_GND_6_o_AND_3_o)
     LUT6:I4->O            2   0.203   0.961  _n0566_inv11 (N33)
     LUT5:I0->O            8   0.203   0.802  _n0879_inv1 (_n0879_inv)
     FDE:CE                    0.322          reg_0
    ----------------------------------------
    Total                      6.052ns (1.581ns logic, 4.471ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 3.890ns (frequency: 257.076MHz)
  Total number of paths / destination ports: 210 / 25
-------------------------------------------------------------------------
Delay:               3.890ns (Levels of Logic = 2)
  Source:            UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Destination:       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   1.015  baudRate_process.count_0 (baudRate_process.count_0)
     LUT6:I0->O            1   0.203   0.684  N01_SW0 (N2)
     LUT6:I4->O           12   0.203   0.908  N01 (N01)
     FDR:R                     0.430          baudRate_process.count_0
    ----------------------------------------
    Total                      3.890ns (1.283ns logic, 2.607ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clkdiv2/mclk'
  Clock period: 1.876ns (frequency: 533.091MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               1.876ns (Levels of Logic = 13)
  Source:            Inst_clkdiv2/q_0 (FF)
  Destination:       Inst_clkdiv2/q_11 (FF)
  Source Clock:      Inst_clkdiv2/mclk rising
  Destination Clock: Inst_clkdiv2/mclk rising

  Data Path: Inst_clkdiv2/q_0 to Inst_clkdiv2/q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  q_0 (Q_0)
     INV:I->O              1   0.206   0.000  Mcount_q_lut<0>_INV_0 (Mcount_q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_q_cy<0> (Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<1> (Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<2> (Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<3> (Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<4> (Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<5> (Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<6> (Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<7> (Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<8> (Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_q_cy<9> (Mcount_q_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_q_cy<10> (Mcount_q_cy<10>)
     XORCY:CI->O           1   0.180   0.000  Mcount_q_xor<11> (Result<11>)
     FD:D                      0.102          q_11
    ----------------------------------------
    Total                      1.876ns (1.297ns logic, 0.579ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'D7seg_display/cclk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            D7seg_display/count_0 (FF)
  Destination:       D7seg_display/count_0 (FF)
  Source Clock:      D7seg_display/cclk rising
  Destination Clock: D7seg_display/cclk rising

  Data Path: D7seg_display/count_0 to D7seg_display/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  count_0 (count_0)
     INV:I->O              1   0.206   0.579  Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          count_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_debounce4/cclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       Inst_debounce4/delay1_0 (FF)
  Destination Clock: Inst_debounce4/cclk rising

  Data Path: btn<0> to Inst_debounce4/delay1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_0_IBUF (btn_0_IBUF)
     begin scope: 'Inst_debounce4'
     FDC:D                     0.102          delay1_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_Master/BufSwitch_reg/clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       my_Master/BufSwitch_reg/output_0 (FF)
  Destination Clock: my_Master/BufSwitch_reg/clk falling

  Data Path: sw<0> to my_Master/BufSwitch_reg/output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_0_IBUF (sw_0_IBUF)
     begin scope: 'my_Master'
     begin scope: 'BufSwitch_reg'
     FDRE_1:D                  0.102          output_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_Wrapper/uart_baudClock_inst/baud_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 2)
  Source:            rx_in (PAD)
  Destination:       UART_Wrapper/rx_d1_C (FF)
  Destination Clock: UART_Wrapper/uart_baudClock_inst/baud_clk rising

  Data Path: rx_in to UART_Wrapper/rx_d1_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rx_in_IBUF (rx_in_IBUF)
     begin scope: 'UART_Wrapper'
     FD:D                      0.102          rx_d1_C
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_Master/BufO_reg/clk'
  Total number of paths / destination ports: 136 / 10
-------------------------------------------------------------------------
Offset:              5.937ns (Levels of Logic = 5)
  Source:            my_Master/BufO_reg/output_13 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      my_Master/BufO_reg/clk falling

  Data Path: my_Master/BufO_reg/output_13 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           4   0.447   0.912  output_13 (output<13>)
     end scope: 'BufO_reg'
     end scope: 'my_Master'
     begin scope: 'D7seg_display'
     LUT6:I3->O            7   0.205   1.021  Mmux_digit<1>11 (digit<1>)
     LUT4:I0->O            1   0.203   0.579  Mram_a_to_g61 (a_to_g<6>)
     end scope: 'D7seg_display'
     OBUF:I->O                 2.571          a_to_g_6_OBUF (a_to_g<6>)
    ----------------------------------------
    Total                      5.937ns (3.426ns logic, 2.511ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'D7seg_display/cclk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 4)
  Source:            D7seg_display/count_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      D7seg_display/cclk rising

  Data Path: D7seg_display/count_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.221  count_0 (count_0)
     LUT6:I0->O            7   0.203   1.021  Mmux_digit<0>11 (digit<0>)
     LUT4:I0->O            1   0.203   0.579  Mram_a_to_g41 (a_to_g<4>)
     end scope: 'D7seg_display'
     OBUF:I->O                 2.571          a_to_g_4_OBUF (a_to_g<4>)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_Master/BufLed_reg/clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            my_Master/BufLed_reg/output_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      my_Master/BufLed_reg/clk falling

  Data Path: my_Master/BufLed_reg/output_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.579  output_7 (output<7>)
     end scope: 'BufLed_reg'
     end scope: 'my_Master'
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock D7seg_display/cclk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
D7seg_display/cclk|    2.190|         |         |         |
mclk              |    3.261|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_clkdiv2/mclk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
Inst_clkdiv2/mclk|    1.876|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_clkdiv2/q_1
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_1                         |    7.981|         |         |         |
UART_Wrapper/uart_baudClock_inst/baud_clk|    3.862|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_debounce4/cclk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Inst_debounce4/cclk|    1.165|         |         |         |
mclk               |    3.261|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_Wrapper/uart_baudClock_inst/baud_clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
N1                                       |         |    6.261|         |         |
UART_Wrapper/uart_baudClock_inst/baud_clk|    6.052|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Inst_clkdiv2/q_1|    1.950|         |         |         |
mclk            |    3.890|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufLed_reg/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |         |         |    4.263|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |         |         |    5.767|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.462|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.465|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.502|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.444|         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufO_reg/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |         |         |    4.465|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |         |         |    5.966|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.462|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.465|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.502|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.444|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    1.840|         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufSwitch_reg/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |         |         |    4.161|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/RI/clk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
mclk                                   |    4.363|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/RI/clk|    2.417|         |         |         |
my_Master/Inst_Hmemory64/clk           |    2.032|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
mclk                        |    3.938|         |         |         |
my_Master/Inst_Hmemory64/clk|    1.598|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/Rwait/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |    3.261|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|    1.128|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_CUnit/clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                        |         |         |    4.148|         |
my_Master/Inst_HSUcore/HSU_CUnit/RI/clk                     |    3.977|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/RI_ready/clk               |    3.264|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/Rwait/clk                  |    1.599|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                        |    6.094|         |    1.436|         |
my_Master/Inst_Hmemory64/clk                                |         |         |    2.711|         |
my_Master/Inst_IP_Wait/clk                                  |    4.911|         |         |         |
my_Master/clock                                             |    5.273|         |         |         |
my_Master/slaves[0].One_salve/Actiity_reg/clk               |         |    5.992|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/clk|         |    4.073|         |         |
my_Master/slaves[1].One_salve/Actiity_reg/clk               |         |    5.890|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/clk|         |    3.971|         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.753|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   10.415|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    3.150|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    3.689|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    3.726|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |    3.668|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |    3.064|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |    3.021|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    2.636|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    2.881|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    2.738|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    2.864|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    7.284|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    6.061|         |
my_Master/clock                                                          |         |         |    6.423|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |    4.753|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |    6.237|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk|         |    1.322|         |         |
my_Master/Inst_IP_Wait/clk                   |    6.061|         |         |         |
my_Master/clock                              |    6.423|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.753|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   10.558|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    3.473|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    3.792|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |    4.369|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    4.372|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    4.408|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |    4.351|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |    3.747|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |    3.704|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    2.702|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    2.947|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    2.804|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    2.930|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    7.427|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    6.023|         |
my_Master/clock                                                          |         |         |    6.385|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
mclk                                        |    4.651|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk|         |    1.783|         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.078|         |
my_Master/BufSwitch_reg/clk                                              |         |         |    4.637|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.524|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    9.538|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.369|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.167|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |   10.061|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.589|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.703|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.415|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                               |         |         |    4.068|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    5.513|         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                          |         |         |    4.392|         |
my_Master/Inst_IPfibo/Fibo_gen/clk                                       |         |         |    4.858|         |
my_Master/Inst_IPwaitBt/BufO_reg/clk                                     |         |         |    3.588|         |
my_Master/clock                                                          |         |         |    7.182|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.040|         |
my_Master/BufSwitch_reg/clk                                              |         |         |    4.637|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.298|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    9.889|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.700|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.706|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.600|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.796|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.910|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.622|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                               |         |         |    4.068|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    5.476|         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                          |         |         |    4.392|         |
my_Master/Inst_IPfibo/Fibo_gen/clk                                       |         |         |    4.858|         |
my_Master/Inst_IPwaitBt/BufO_reg/clk                                     |         |         |    3.588|         |
my_Master/clock                                                          |         |         |    6.932|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.040|         |
my_Master/BufSwitch_reg/clk                                              |         |         |    4.637|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.317|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.105|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.916|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.706|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.600|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.815|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.929|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.641|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                               |         |         |    4.068|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    5.476|         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                          |         |         |    4.392|         |
my_Master/Inst_IPfibo/Fibo_gen/clk                                       |         |         |    4.858|         |
my_Master/Inst_IPwaitBt/BufO_reg/clk                                     |         |         |    3.588|         |
my_Master/clock                                                          |         |         |    6.932|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.144|         |
my_Master/BufSwitch_reg/clk                                              |         |         |    4.637|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.393|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.181|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.992|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.706|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.606|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.891|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.005|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.717|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                               |         |         |    4.068|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    5.579|         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                          |         |         |    4.392|         |
my_Master/Inst_IPfibo/Fibo_gen/clk                                       |         |         |    4.858|         |
my_Master/Inst_IPwaitBt/BufO_reg/clk                                     |         |         |    3.588|         |
my_Master/clock                                                          |         |         |    6.932|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.263|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.545|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.669|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   11.466|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.367|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.758|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   11.043|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.157|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.869|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                               |         |         |    3.528|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    5.698|         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                          |         |         |    4.030|         |
my_Master/Inst_IPfibo/Fibo_gen/clk                                       |         |         |    4.496|         |
my_Master/clock                                                          |         |         |    6.932|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.465|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/Inst_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.849|         |
my_Master/Inst_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.973|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   11.770|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.671|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |   10.062|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   11.347|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.461|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   11.173|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk                               |         |         |    3.528|         |
my_Master/Inst_IP_Wait/clk                                               |         |         |    5.901|         |
my_Master/Inst_IPdataStack/DatastackTop_reg/clk                          |         |         |    4.030|         |
my_Master/Inst_IPfibo/Fibo_gen/clk                                       |         |         |    4.496|         |
my_Master/clock                                                          |         |         |    6.932|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |    4.651|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    2.462|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    2.465|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    2.502|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    2.444|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    1.840|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    1.798|         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.651|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   12.901|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    1.438|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk            |         |         |    2.105|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    9.966|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
my_Master/Inst_HSUcore/HSU_CUnit/clk        |         |         |   11.582|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk |         |         |    8.646|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.651|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   12.901|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    1.438|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk            |         |         |    2.105|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    9.966|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
my_Master/Inst_HSUcore/HSU_CUnit/clk        |         |         |   11.582|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk |         |         |    8.646|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.651|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.925|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    1.438|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk            |         |         |    2.105|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.794|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
my_Master/Inst_HSUcore/HSU_CUnit/clk        |         |         |   11.040|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk |         |         |    7.910|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                     |         |         |    4.651|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                     |         |         |   11.421|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    1.438|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk            |         |         |    2.105|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.486|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
my_Master/Inst_HSUcore/HSU_CUnit/clk        |         |         |   10.153|         |
my_Master/Inst_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/Inst_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/Inst_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk |         |         |    7.166|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
mclk                                       |    4.095|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk       |    9.122|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/ram3p/clk|    3.441|         |         |         |
my_Master/Inst_IP_Wait/clk                 |    8.211|         |         |         |
my_Master/clock                            |    8.573|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_Hmemory64/Inst_returnstack/clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.827|         |
my_Master/Inst_Hmemory64/Inst_returnstack/clk|         |         |    3.897|         |
my_Master/Inst_Hmemory64/clk                 |         |         |    3.421|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_Hmemory64/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |    6.512|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |    2.119|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    8.269|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    8.026|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    8.165|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    8.233|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    7.666|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    7.644|         |         |
my_Master/Inst_Hmemory64/Inst_returnstack/clk         |         |    6.061|         |         |
my_Master/Inst_Hmemory64/clk                          |   11.628|         |         |         |
my_Master/Inst_IP_Wait/clk                            |    4.512|         |         |         |
my_Master/clock                                       |    9.866|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_Hmemory64/flag_ortree/clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
mclk                        |         |         |    3.938|         |
my_Master/Inst_Hmemory64/clk|         |         |    1.128|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Com32/Wait_reg/clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
mclk                                |         |         |    5.365|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk|         |         |    6.828|         |
my_Master/Inst_IP_Com32/Wait_reg/clk|         |         |    2.078|         |
my_Master/clock                     |         |         |    4.686|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Tic/Inst_Tic_counter/clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
mclk                                      |         |         |    3.261|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk      |         |         |    5.852|         |
my_Master/Inst_IP_Tic/Inst_Tic_counter/clk|         |         |    3.078|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Wait/Wait_reg/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |    4.651|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |    6.750|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    3.577|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    3.555|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    3.573|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    3.496|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    2.802|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    2.622|         |         |
my_Master/Inst_IP_Wait/Wait_reg/clk                   |    2.636|         |         |         |
my_Master/Inst_IP_Wait/clk                            |    4.430|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IP_Wait/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |    3.011|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |   10.485|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    7.312|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    7.194|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    7.105|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    6.945|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    5.806|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    5.625|         |         |
my_Master/Inst_IP_Wait/Wait_reg/clk                   |    6.353|         |         |         |
my_Master/Inst_IP_Wait/clk                            |    8.165|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPdataStack/DatastackTop_reg/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |         |         |    4.651|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |         |         |    5.406|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.668|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.671|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.708|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.650|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    2.046|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    2.004|         |
my_Master/Inst_IPdataStack/Inst_datastack/clk         |         |         |    4.211|         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPdataStack/Inst_datastack/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |         |         |    4.216|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                  |         |         |    6.486|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.650|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.370|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.428|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.343|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    2.027|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    1.999|         |
my_Master/Inst_IPdataStack/Inst_datastack/clk         |         |         |    3.092|         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPfibo/Fibo_gen/clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
my_Master/Inst_IPfibo/Fibo_gen/clk|    2.462|         |         |         |
my_Master/clock                   |    3.855|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPfibo/Fibo_reg/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
mclk                                                  |    4.651|         |         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    2.668|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    2.671|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    2.708|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    2.650|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    2.046|         |         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    2.004|         |         |
my_Master/Inst_IPfibo/Fibo_reg/clk                    |    3.143|         |         |         |
my_Master/clock                                       |    2.933|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Inst_IPwaitBt/BufO_reg/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |         |         |    4.073|         |
my_Master/clock|         |         |    3.097|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/clock
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_1                                                           |    6.283|         |         |         |
Inst_debounce4/cclk                                                        |    1.599|         |         |         |
mclk                                                                       |    4.166|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                       |    4.742|         |    8.834|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                       |         |    5.769|    4.568|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                     |         |    5.507|    4.571|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                     |         |    5.789|    4.607|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                         |         |    5.848|    4.550|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_1/clk                           |         |    5.250|    3.946|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_2/clk                             |         |    5.090|    3.903|         |
my_Master/Inst_Hmemory64/clk                                               |    6.497|         |         |         |
my_Master/Inst_IP_Com32/Wait_reg/clk                                       |         |    2.574|         |         |
my_Master/Inst_IPfibo/Fibo_reg/clk                                         |    6.207|         |         |         |
my_Master/clock                                                            |    6.151|         |    6.692|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                  |         |         |    6.971|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    4.654|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    4.662|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    4.699|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    4.641|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    4.019|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    3.991|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                  |         |         |    6.085|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    3.768|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    3.775|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    3.812|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    3.755|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    3.133|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    3.104|         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Actiity_reg/clk
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
mclk                                                |         |         |    4.863|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                |         |         |    6.334|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk|         |         |    3.440|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.827|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk|         |         |    3.897|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                 |         |         |    3.421|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/clk
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                             |    6.504|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                             |    6.601|         |         |         |
my_Master/slaves[0].One_salve/Actiity_reg/clk                                    |         |    6.499|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/Inst_returnstack/clk                |         |    6.061|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o|         |    7.461|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o|         |    7.442|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o|         |    7.423|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o|         |    7.404|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o|         |    7.385|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o |         |   12.405|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o |         |   12.405|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o |         |   12.405|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o |         |   12.439|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o |         |   12.452|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o |         |   12.684|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o |         |    7.499|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o |         |    7.480|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                                 |   12.507|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk        |         |    7.713|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk      |         |    7.476|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk      |         |    7.614|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk          |         |    7.683|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk            |         |    7.098|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk              |         |    7.085|         |         |
my_Master/slaves[0].One_salve/clock                                              |    9.858|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_Hmemory64/flag_ortree/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |         |         |    3.938|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk            |         |         |    3.355|         |
my_Master/slaves[0].One_salve/Actiity_reg/clk   |         |         |    3.253|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk|         |         |    1.334|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                          |         |         |    3.261|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk|         |         |    3.440|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk     |         |         |    5.073|         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |         |         |    4.651|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk          |         |         |    4.211|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                  |         |         |    4.959|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.653|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.661|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.697|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.640|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    2.018|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    1.989|         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |         |         |    4.216|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/Inst_datastack/clk          |         |         |    3.092|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                  |         |         |    6.038|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.637|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.360|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.417|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.333|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    1.999|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    1.984|         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk|    2.462|         |         |         |
my_Master/slaves[0].One_salve/clock                   |    3.855|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |    4.651|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk                     |    3.143|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    2.653|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    2.661|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    2.697|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    2.640|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    2.018|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    1.989|         |         |
my_Master/slaves[0].One_salve/clock                                        |    2.933|         |         |         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                        |    4.363|         |         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk            |    2.032|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk|    2.411|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |    3.938|         |         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk|    1.598|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
mclk                                                     |    3.261|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk|    1.128|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                              |         |         |    4.148|         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                  |         |         |    2.711|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk      |    3.925|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk|    3.264|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk         |         |         |    1.436|         |
my_Master/slaves[0].One_salve/clock                               |    4.643|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.753|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   10.415|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    3.150|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |    3.671|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    3.678|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    3.715|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |    3.658|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |    3.036|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |    3.007|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    2.636|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    2.881|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    2.738|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    2.864|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    7.284|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    5.830|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                              |    4.753|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk         |    6.237|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk|         |    1.322|         |         |
my_Master/slaves[0].One_salve/clock                               |    5.830|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.753|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   10.558|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    3.456|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    3.150|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |    3.671|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    3.678|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    3.715|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |    3.658|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |    3.036|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |    3.007|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    2.702|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    2.947|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    2.804|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    2.930|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    7.427|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    5.793|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |    4.651|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk|         |    1.783|         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.078|         |
my_Master/clock                                                                               |         |         |    5.164|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.528|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.815|         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.281|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.723|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    9.799|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.611|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.139|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |   10.033|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.981|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.110|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.836|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    8.540|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.040|         |
my_Master/clock                                                                               |         |         |    4.924|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.298|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    9.889|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.687|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.695|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.589|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.753|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.882|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.608|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    8.300|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.040|         |
my_Master/clock                                                                               |         |         |    4.924|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.317|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.105|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.903|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.695|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.589|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.772|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.901|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.627|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    8.300|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.144|         |
my_Master/clock                                                                               |         |         |    4.924|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.393|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.181|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.979|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.695|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.596|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.848|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.977|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    8.300|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.263|         |
my_Master/clock                                                                               |         |         |    4.924|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.545|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.669|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   11.453|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.357|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.748|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   11.000|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.129|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.855|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    8.300|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.465|         |
my_Master/clock                                                                               |         |         |    4.924|         |
my_Master/slaves[0].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[0].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.849|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.973|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   11.757|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.661|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |   10.052|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   11.304|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.433|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   11.159|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[0].One_salve/clock                                                           |         |         |    8.300|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |    4.651|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    2.447|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    2.455|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    2.491|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    2.434|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    1.812|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    1.783|         |         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   12.901|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk            |         |         |    2.105|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    9.966|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   11.582|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    8.646|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   12.901|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk            |         |         |    2.105|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    9.966|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   11.582|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    8.646|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.925|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk            |         |         |    2.105|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.794|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   11.040|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    7.910|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.421|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk            |         |         |    2.105|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.486|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   10.153|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    7.166|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                            |    4.095|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk       |    9.122|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk|    3.441|         |         |         |
my_Master/slaves[0].One_salve/clock                             |    7.980|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[0].One_salve/clock
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_1                                                                |    6.728|         |         |         |
mclk                                                                            |    6.216|         |         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o|         |    5.287|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o|         |    5.287|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o|         |    5.287|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o|         |    5.321|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o|         |    5.334|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o|         |    5.566|         |         |
my_Master/slaves[0].One_salve/Inst_Hmemory64/clk                                |    6.497|         |         |         |
my_Master/slaves[0].One_salve/Inst_IPfibo/Fibo_reg/clk                          |    6.207|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_CUnit/clk                       |    4.518|         |         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk       |         |    5.754|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk     |         |    5.497|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk     |         |    5.778|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk         |         |    5.838|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk           |         |    5.221|         |         |
my_Master/slaves[0].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk             |         |    5.076|         |         |
my_Master/slaves[0].One_salve/clock                                             |    6.151|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Actiity_reg/clk
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
mclk                                                |         |         |    4.863|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                |         |         |    6.334|         |
my_Master/Inst_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk|         |         |    3.453|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |         |         |    4.827|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk|         |         |    3.897|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                 |         |         |    3.421|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mclk                                         |         |         |    4.084|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk         |         |         |    4.299|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk|         |         |    4.197|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/clk
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                             |    6.504|         |         |         |
my_Master/Inst_HSUcore/HSU_CUnit/clk                                             |    6.601|         |         |         |
my_Master/slaves[1].One_salve/Actiity_reg/clk                                    |         |    6.499|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/Inst_returnstack/clk                |         |    6.061|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[10]_AND_168_o|         |    7.461|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[11]_AND_166_o|         |    7.442|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[12]_AND_164_o|         |    7.423|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[13]_AND_162_o|         |    7.404|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[14]_AND_160_o|         |    7.385|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o |         |   12.405|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o |         |   12.405|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o |         |   12.405|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o |         |   12.439|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o |         |   12.452|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o |         |   12.684|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[8]_AND_172_o |         |    7.499|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[9]_AND_170_o |         |    7.480|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                                 |   12.507|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk        |         |    7.713|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk      |         |    7.476|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk      |         |    7.614|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk          |         |    7.683|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk            |         |    7.098|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk              |         |    7.085|         |         |
my_Master/slaves[1].One_salve/clock                                              |    9.858|         |         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_Hmemory64/flag_ortree/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |         |         |    3.938|         |
my_Master/Inst_HSUcore/HSU_CUnit/clk            |         |         |    3.355|         |
my_Master/slaves[1].One_salve/Actiity_reg/clk   |         |         |    3.253|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk|         |         |    1.334|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                          |         |         |    3.261|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk|         |         |    3.440|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk     |         |         |    5.073|         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |         |         |    4.651|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk          |         |         |    4.211|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                  |         |         |    4.959|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.653|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.661|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.697|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.640|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    2.018|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    1.989|         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |         |         |    4.216|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/Inst_datastack/clk          |         |         |    3.092|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                  |         |         |    6.038|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |         |    2.637|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |         |    2.360|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |         |    2.417|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |         |    2.333|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |         |    1.999|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |         |    1.984|         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk|    2.462|         |         |         |
my_Master/slaves[1].One_salve/clock                   |    3.855|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |    4.651|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk                     |    3.143|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    2.653|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    2.661|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    2.697|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    2.640|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    2.018|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    1.989|         |         |
my_Master/slaves[1].One_salve/clock                                        |    2.933|         |         |         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                        |    4.363|         |         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk            |    2.032|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk|    2.411|         |         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
mclk                                            |    3.938|         |         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk|    1.598|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/Rwait/clk
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
mclk                                                     |    3.261|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk|    1.128|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                              |         |         |    4.148|         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                  |         |         |    2.711|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI/clk      |    3.925|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/RI_ready/clk|    3.264|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk         |         |         |    1.436|         |
my_Master/slaves[1].One_salve/clock                               |    4.658|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.753|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   10.415|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    3.150|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |    3.671|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    3.678|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    3.715|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |    3.658|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |    3.036|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |    3.007|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    2.636|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    2.881|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    2.738|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    2.864|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    7.284|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    5.845|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                              |    4.753|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk         |    6.237|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk|         |    1.322|         |         |
my_Master/slaves[1].One_salve/clock                               |    5.845|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.753|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   10.558|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    3.456|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    3.150|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |    3.671|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    3.678|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    3.715|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |    3.658|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |    3.036|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |    3.007|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    2.702|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    2.947|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    2.804|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    2.930|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    7.427|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    5.807|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                             |    4.651|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk|         |    1.783|         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.078|         |
my_Master/clock                                                                               |         |         |    5.132|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.528|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.815|         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.281|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.723|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    9.799|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.611|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.139|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |   10.166|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.981|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.110|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.836|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    8.307|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.040|         |
my_Master/clock                                                                               |         |         |    4.892|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.298|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |    9.889|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.687|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.678|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.705|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.753|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.882|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.608|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    8.067|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.040|         |
my_Master/clock                                                                               |         |         |    4.892|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.317|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.105|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.903|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.678|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.705|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.772|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.901|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.627|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    8.067|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.144|         |
my_Master/clock                                                                               |         |         |    4.892|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.393|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.181|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   10.979|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |    9.678|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.705|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   10.848|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   10.977|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    8.067|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.263|         |
my_Master/clock                                                                               |         |         |    4.892|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.545|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.669|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   11.453|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.357|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |    9.748|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   11.000|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.129|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   10.855|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    8.067|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.465|         |
my_Master/clock                                                                               |         |         |    4.892|         |
my_Master/slaves[1].One_salve/Inst_IP_Tic/Inst_Tic_counter/clk                                |         |         |    3.288|         |
my_Master/slaves[1].One_salve/Inst_IPdataStack/DatastackTop_reg/clk                           |         |         |    4.575|         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_gen/clk                                        |         |         |    5.041|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.314|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2latch/clk                            |         |         |    8.849|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nlatch/clk                             |         |         |   10.973|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk                     |         |         |   11.757|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk                   |         |         |   10.661|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk                   |         |         |   10.052|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk                       |         |         |   11.304|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk                         |         |         |   11.433|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk                           |         |         |   11.159|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    3.458|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    3.703|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    3.560|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    3.686|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.183|         |
my_Master/slaves[1].One_salve/clock                                                           |         |         |    8.067|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                       |    4.651|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk  |         |    2.447|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk|         |    2.455|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk|         |    2.491|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk    |         |    2.434|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk      |         |    1.812|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk        |         |    1.783|         |         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   12.901|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk            |         |         |    2.105|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    9.966|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_1/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   11.582|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    8.646|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   12.901|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk            |         |         |    2.105|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    9.966|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_2/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   11.582|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    8.646|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.925|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk            |         |         |    2.105|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.794|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_3/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   11.040|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    7.910|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                                                          |         |         |    4.651|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                                     |         |         |   11.421|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk                             |         |         |    2.602|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk                              |         |         |    2.830|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk                              |         |         |    2.704|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/BankTop_reg/clk|         |         |    1.438|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk            |         |         |    2.105|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk                              |         |         |    8.486|         |
----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/Inst_stack/XLXI_4/clk
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk        |         |         |   10.153|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/N2prim/clk|         |         |    2.255|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Nprim/clk |         |         |    2.483|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tprim/clk |         |         |    2.357|         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk |         |         |    7.166|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
mclk                                                            |    4.095|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk       |    9.122|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/ram3p/clk|    3.441|         |         |         |
my_Master/slaves[1].One_salve/clock                             |    7.995|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/slaves[1].One_salve/clock
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
Inst_clkdiv2/q_1                                                                |    6.728|         |         |         |
mclk                                                                            |    6.216|         |         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[2]_AND_184_o|         |    5.287|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[3]_AND_182_o|         |    5.287|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[4]_AND_180_o|         |    5.287|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[5]_AND_178_o|         |    5.321|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[6]_AND_176_o|         |    5.334|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/StartHomade_Startadres[7]_AND_174_o|         |    5.566|         |         |
my_Master/slaves[1].One_salve/Inst_Hmemory64/clk                                |    6.497|         |         |         |
my_Master/slaves[1].One_salve/Inst_IPfibo/Fibo_reg/clk                          |    6.207|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_CUnit/clk                       |    4.518|         |         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_0/clk       |         |    5.754|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_0/clk     |         |    5.497|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_0_1_1/clk     |         |    5.778|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_0_1/clk         |         |    5.838|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_1_1/clk           |         |    5.221|         |         |
my_Master/slaves[1].One_salve/Slave_HSUcore/HSU_hstack/Tlatch_2/clk             |         |    5.076|         |         |
my_Master/slaves[1].One_salve/clock                                             |    6.151|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 44.39 secs
 
--> 


Total memory usage is 234128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  152 (   0 filtered)
Number of infos    :   42 (   0 filtered)

