<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: SAM System Clock Management Driver (SYSTEM CLOCK)</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">SAM System Clock Management Driver (SYSTEM CLOCK)</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__gclk__gen__config.html">system_gclk_gen_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic Clock Generator configuration structure.  <a href="structsystem__gclk__gen__config.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__gclk__chan__config.html">system_gclk_chan_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic Clock configuration structure.  <a href="structsystem__gclk__chan__config.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__xosc__config.html">system_clock_source_xosc_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for XOSC.  <a href="structsystem__clock__source__xosc__config.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__xosc32k__config.html">system_clock_source_xosc32k_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for XOSC32K.  <a href="structsystem__clock__source__xosc32k__config.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__osc8m__config.html">system_clock_source_osc8m_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for OSC8M.  <a href="structsystem__clock__source__osc8m__config.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__osc32k__config.html">system_clock_source_osc32k_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for OSC32K.  <a href="structsystem__clock__source__osc32k__config.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsystem__clock__source__dfll__config.html">system_clock_source_dfll_config</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for DFLL.  <a href="structsystem__clock__source__dfll__config.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1ab9bb87560ad127ed982591b7d67311">gclk_generator</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231">GCLK_GENERATOR_0</a>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">List of available GCLK generators.  <a href="group__asfdoc__sam0__system__clock__group.html#ga1ab9bb87560ad127ed982591b7d67311">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6a5226fe65f283da094a3d1bd6c5692f">system_xosc32k_startup</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692faa91d598f764710a4266770238e413717">SYSTEM_XOSC32K_STARTUP_0</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa762b4a74172784915df68700e51d4e0f">SYSTEM_XOSC32K_STARTUP_32</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3">SYSTEM_XOSC32K_STARTUP_2048</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0">SYSTEM_XOSC32K_STARTUP_4096</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e">SYSTEM_XOSC32K_STARTUP_16384</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087">SYSTEM_XOSC32K_STARTUP_32768</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49">SYSTEM_XOSC32K_STARTUP_65536</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2">SYSTEM_XOSC32K_STARTUP_131072</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Available start-up times for the XOSC32K.  <a href="group__asfdoc__sam0__system__clock__group.html#ga6a5226fe65f283da094a3d1bd6c5692f">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga93797ad2901b27dd84fa8b7edc9bb5c5">system_xosc_startup</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee">SYSTEM_XOSC_STARTUP_1</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555">SYSTEM_XOSC_STARTUP_2</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff">SYSTEM_XOSC_STARTUP_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0">SYSTEM_XOSC_STARTUP_8</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432">SYSTEM_XOSC_STARTUP_16</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0">SYSTEM_XOSC_STARTUP_32</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2">SYSTEM_XOSC_STARTUP_64</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9">SYSTEM_XOSC_STARTUP_128</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46">SYSTEM_XOSC_STARTUP_256</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631">SYSTEM_XOSC_STARTUP_512</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e">SYSTEM_XOSC_STARTUP_1024</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a">SYSTEM_XOSC_STARTUP_2048</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f">SYSTEM_XOSC_STARTUP_4096</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4">SYSTEM_XOSC_STARTUP_8192</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229">SYSTEM_XOSC_STARTUP_16384</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50">SYSTEM_XOSC_STARTUP_32768</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Available start-up times for the XOSC.  <a href="group__asfdoc__sam0__system__clock__group.html#ga93797ad2901b27dd84fa8b7edc9bb5c5">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf2f527fc5dd85dcf1c7091d6059d05cb">system_osc32k_startup</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39">SYSTEM_OSC32K_STARTUP_3</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec">SYSTEM_OSC32K_STARTUP_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9">SYSTEM_OSC32K_STARTUP_6</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07">SYSTEM_OSC32K_STARTUP_10</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a">SYSTEM_OSC32K_STARTUP_18</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6">SYSTEM_OSC32K_STARTUP_34</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c">SYSTEM_OSC32K_STARTUP_66</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa">SYSTEM_OSC32K_STARTUP_130</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Available start-up times for the OSC32K.  <a href="group__asfdoc__sam0__system__clock__group.html#gaf2f527fc5dd85dcf1c7091d6059d05cb">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1ee1b0be167bd253038400d9c6d0cbef">system_osc8m_div</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1ee1b0be167bd253038400d9c6d0cbefa564fc679b9f90127b6666b6bced33463">SYSTEM_OSC8M_DIV_1</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1ee1b0be167bd253038400d9c6d0cbefa5484854b8a0bb16902b603dd8024d76d">SYSTEM_OSC8M_DIV_2</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1ee1b0be167bd253038400d9c6d0cbefa6f70022cf44a05a464d1a5af02ceed1b">SYSTEM_OSC8M_DIV_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga1ee1b0be167bd253038400d9c6d0cbefa23f917a883d385d557b7e9ee9b80e14c">SYSTEM_OSC8M_DIV_8</a>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Division prescalers for the internal 8MHz system clock.  <a href="group__asfdoc__sam0__system__clock__group.html#ga1ee1b0be167bd253038400d9c6d0cbef">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gac2e75dd14e805255aa11f5d7fc41b12e">system_osc8m_frequency_range</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac2e75dd14e805255aa11f5d7fc41b12eac5944f501f38e9a7977adc284718d914">SYSTEM_OSC8M_FREQUENCY_RANGE_4_TO_6</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac2e75dd14e805255aa11f5d7fc41b12ea3dce70db9bd774fda44dddc7ee696672">SYSTEM_OSC8M_FREQUENCY_RANGE_6_TO_8</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac2e75dd14e805255aa11f5d7fc41b12ea6577a603b473039bc40689e9cafb415e">SYSTEM_OSC8M_FREQUENCY_RANGE_8_TO_11</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac2e75dd14e805255aa11f5d7fc41b12ea6cf9e419674c782b14267ee452889195">SYSTEM_OSC8M_FREQUENCY_RANGE_11_TO_15</a>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency range for the internal 8MHz RC oscillator.  <a href="group__asfdoc__sam0__system__clock__group.html#gac2e75dd14e805255aa11f5d7fc41b12e">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga30e9b73868506309f3dc4935fbe9ce4b">system_main_clock_div</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7">SYSTEM_MAIN_CLOCK_DIV_1</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4">SYSTEM_MAIN_CLOCK_DIV_2</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b">SYSTEM_MAIN_CLOCK_DIV_4</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d">SYSTEM_MAIN_CLOCK_DIV_8</a>, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9">SYSTEM_MAIN_CLOCK_DIV_16</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b">SYSTEM_MAIN_CLOCK_DIV_32</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b">SYSTEM_MAIN_CLOCK_DIV_64</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110">SYSTEM_MAIN_CLOCK_DIV_128</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main CPU and APB/AHB bus clock source prescaler values.  <a href="group__asfdoc__sam0__system__clock__group.html#ga30e9b73868506309f3dc4935fbe9ce4b">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gab463f9d80799466f12321e6252493e70">system_clock_external</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56">SYSTEM_CLOCK_EXTERNAL_CRYSTAL</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3">SYSTEM_CLOCK_EXTERNAL_CLOCK</a>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock source types.  <a href="group__asfdoc__sam0__system__clock__group.html#gab463f9d80799466f12321e6252493e70">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf264d9ce05843104cb8a393b1d9ddfa2">system_clock_dfll_loop_mode</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a">SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b">SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED</a> =  SYSCTRL_DFLLCTRL_MODE
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Operating modes of the DFLL clock source.  <a href="group__asfdoc__sam0__system__clock__group.html#gaf264d9ce05843104cb8a393b1d9ddfa2">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6ce68deec62f12bb85ddb2f8c103ada5">system_clock_dfll_wakeup_lock</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e">SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c">SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE</a> =  SYSCTRL_DFLLCTRL_LLAW
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Locking behavior for the DFLL during device wake-up.  <a href="group__asfdoc__sam0__system__clock__group.html#ga6ce68deec62f12bb85ddb2f8c103ada5">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf9b0eb010541f1d7c8af3eeb0573043d">system_clock_dfll_stable_tracking</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21">SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a">SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK</a> =  SYSCTRL_DFLLCTRL_STABLE
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fine tracking behavior for the DFLL once a lock has been acquired.  <a href="group__asfdoc__sam0__system__clock__group.html#gaf9b0eb010541f1d7c8af3eeb0573043d">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga04ee95a872995397e3db9cf1494721e3">system_clock_dfll_chill_cycle</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01">SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3">SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE</a> =  SYSCTRL_DFLLCTRL_CCDIS
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chill-cycle behavior of the DFLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga04ee95a872995397e3db9cf1494721e3">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga56ab87696abcd4e0103d6259386017ae">system_clock_dfll_quick_lock</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616">SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c">SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE</a> =  SYSCTRL_DFLLCTRL_QLDIS
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QuickLock settings for the DFLL module.  <a href="group__asfdoc__sam0__system__clock__group.html#ga56ab87696abcd4e0103d6259386017ae">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> { <br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a7a76d4184666899a7b6c4e7f49395f3d">SYSTEM_CLOCK_SOURCE_OSC8M</a> =  GCLK_SOURCE_OSC8M, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7">SYSTEM_CLOCK_SOURCE_OSC32K</a> =  GCLK_SOURCE_OSC32K, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a">SYSTEM_CLOCK_SOURCE_XOSC</a> =  GCLK_SOURCE_XOSC, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360">SYSTEM_CLOCK_SOURCE_XOSC32K</a> =  GCLK_SOURCE_XOSC32K, 
<br/>
&#160;&#160;<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212">SYSTEM_CLOCK_SOURCE_DFLL</a> =  GCLK_SOURCE_DFLL48M, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288">SYSTEM_CLOCK_SOURCE_ULP32K</a> =  GCLK_SOURCE_OSCULP32K, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea">SYSTEM_CLOCK_SOURCE_GCLKIN</a> =  GCLK_SOURCE_GCLKIN, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef">SYSTEM_CLOCK_SOURCE_GCLKGEN1</a> =  GCLK_SOURCE_GCLKGEN1
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Available clock sources in the system.  <a href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__asfdoc__sam0__system__clock__group.html#gac4ca1e52df2ab46c663dc51b51f9f2d5">system_clock_apb_bus</a> { <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de">SYSTEM_CLOCK_APB_APBA</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2">SYSTEM_CLOCK_APB_APBB</a>, 
<a class="el" href="group__asfdoc__sam0__system__clock__group.html#ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a">SYSTEM_CLOCK_APB_APBC</a>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">List of APB peripheral buses.  <a href="group__asfdoc__sam0__system__clock__group.html#gac4ca1e52df2ab46c663dc51b51f9f2d5">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Generic Clock Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e73072514e6300d60f18039ca47bf09"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_init" ref="ga2e73072514e6300d60f18039ca47bf09" args="(void)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_init</b> (void)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Generic Clock Management (Generators)</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfd3360ccc8abb013f66b11ff44a5d0d"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_gen_set_config" ref="gacfd3360ccc8abb013f66b11ff44a5d0d" args="(const uint8_t generator, struct system_gclk_gen_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_gen_set_config</b> (const uint8_t generator, struct <a class="el" href="structsystem__gclk__gen__config.html">system_gclk_gen_config</a> *const config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bad007fcf1f649a3919dcc72dccea8b"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_gen_enable" ref="ga2bad007fcf1f649a3919dcc72dccea8b" args="(const uint8_t generator)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_gen_enable</b> (const uint8_t generator)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98a280a22a780c05e87c676f8c651dc3"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_gen_disable" ref="ga98a280a22a780c05e87c676f8c651dc3" args="(const uint8_t generator)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_gen_disable</b> (const uint8_t generator)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga113af9a430f74e082401383109e4eefd"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_gen_is_enabled" ref="ga113af9a430f74e082401383109e4eefd" args="(const uint8_t generator)" -->
bool&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_gen_is_enabled</b> (const uint8_t generator)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Generic Clock Management (Channels)</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dfbe40e700101f619ddc5b4eb83d78b"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_set_config" ref="ga0dfbe40e700101f619ddc5b4eb83d78b" args="(const uint8_t channel, struct system_gclk_chan_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_set_config</b> (const uint8_t channel, struct <a class="el" href="structsystem__gclk__chan__config.html">system_gclk_chan_config</a> *const config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53e46ab144632c877a635ab70a7b51e1"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_enable" ref="ga53e46ab144632c877a635ab70a7b51e1" args="(const uint8_t channel)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_enable</b> (const uint8_t channel)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1b945c9deba13fe8640563de4e11a53"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_disable" ref="gaa1b945c9deba13fe8640563de4e11a53" args="(const uint8_t channel)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_disable</b> (const uint8_t channel)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2467f733c23f6ad18e58a4f60deae0bb"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_is_enabled" ref="ga2467f733c23f6ad18e58a4f60deae0bb" args="(const uint8_t channel)" -->
bool&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_is_enabled</b> (const uint8_t channel)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59856030d55e3e50091116ffe930a356"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_lock" ref="ga59856030d55e3e50091116ffe930a356" args="(const uint8_t channel)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_lock</b> (const uint8_t channel)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga343a0b14dce2d7f2724382292ac1d8ef"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_is_locked" ref="ga343a0b14dce2d7f2724382292ac1d8ef" args="(const uint8_t channel)" -->
bool&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_is_locked</b> (const uint8_t channel)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Generic Clock Frequency Retrieval</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5cd7b482ee14413084669c32eef84cb"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_gen_get_hz" ref="gaf5cd7b482ee14413084669c32eef84cb" args="(const uint8_t generator)" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_gen_get_hz</b> (const uint8_t generator)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6683b93425b58d6c94b850419dd4c860"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_gclk_chan_get_hz" ref="ga6683b93425b58d6c94b850419dd4c860" args="(const uint8_t channel)" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>system_gclk_chan_get_hz</b> (const uint8_t channel)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
External Oscillator Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd16e7e13de08d55c028620d845a5cb5"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_xosc_set_config" ref="gacd16e7e13de08d55c028620d845a5cb5" args="(struct system_clock_source_xosc_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_xosc_set_config</b> (struct <a class="el" href="structsystem__clock__source__xosc__config.html">system_clock_source_xosc_config</a> *const config)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
External 32KHz Oscillator Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga076bff009d78de95a0b2c9672f62b224"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_xosc32k_set_config" ref="ga076bff009d78de95a0b2c9672f62b224" args="(struct system_clock_source_xosc32k_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_xosc32k_set_config</b> (struct <a class="el" href="structsystem__clock__source__xosc32k__config.html">system_clock_source_xosc32k_config</a> *const config)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Internal 32KHz Oscillator Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c110273354846e5a6cf877d6180296f"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_osc32k_set_config" ref="ga9c110273354846e5a6cf877d6180296f" args="(struct system_clock_source_osc32k_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_osc32k_set_config</b> (struct <a class="el" href="structsystem__clock__source__osc32k__config.html">system_clock_source_osc32k_config</a> *const config)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Internal 8MHz Oscillator Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab96253dd348ce56a591acfcd4ecda01f"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_osc8m_set_config" ref="gab96253dd348ce56a591acfcd4ecda01f" args="(struct system_clock_source_osc8m_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_osc8m_set_config</b> (struct <a class="el" href="structsystem__clock__source__osc8m__config.html">system_clock_source_osc8m_config</a> *const config)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Internal DFLL Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa15073d0d4bd347bf8855ac20fd1b93c"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_dfll_set_config" ref="gaa15073d0d4bd347bf8855ac20fd1b93c" args="(struct system_clock_source_dfll_config *const config)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_dfll_set_config</b> (struct <a class="el" href="structsystem__clock__source__dfll__config.html">system_clock_source_dfll_config</a> *const config)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Clock Source Management</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b801cecbdb70ee5eec6e556dc659997"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_write_calibration" ref="ga9b801cecbdb70ee5eec6e556dc659997" args="(const enum system_clock_source system_clock_source, const uint16_t calibration_value, const uint8_t freq_range)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_write_calibration</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>, const uint16_t calibration_value, const uint8_t freq_range)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1e70dd9d08ec72e6a1cbef848ff8189"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_enable" ref="gad1e70dd9d08ec72e6a1cbef848ff8189" args="(const enum system_clock_source system_clock_source)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_enable</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacea9ce7a68fc3b0b2a46f3a8c3d6d89b"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_disable" ref="gacea9ce7a68fc3b0b2a46f3a8c3d6d89b" args="(const enum system_clock_source clk_source)" -->
enum <a class="el" href="group__group__sam0__utils__status__codes.html#ga751c892e5a46b8e7d282085a5a5bf151">status_code</a>&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_disable</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> clk_source)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f18617c9770bf1c3ab8fdac5081e65e"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_is_ready" ref="ga2f18617c9770bf1c3ab8fdac5081e65e" args="(const enum system_clock_source clk_source)" -->
bool&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_is_ready</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> clk_source)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1894d901b7ed10e4c1e52a784c8962be"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_source_get_hz" ref="ga1894d901b7ed10e4c1e52a784c8962be" args="(const enum system_clock_source clk_source)" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_source_get_hz</b> (const enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a> clk_source)</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
System Clock Initialization</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga128236c1939f726786521434d8488b37"></a><!-- doxytag: member="asfdoc_sam0_system_clock_group::system_clock_init" ref="ga128236c1939f726786521434d8488b37" args="(void)" -->
void&#160;</td><td class="memItemRight" valign="bottom"><b>system_clock_init</b> (void)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<p>This driver for Atmel&reg; | SMART ARM&reg;-based microcontrollers provides an interface for the configuration and management of the device's clocking related functions. This includes the various clock sources, bus clocks, and generic clocks within the device, with functions to manage the enabling, disabling, source selection, and prescaling of clocks to various internal peripherals.</p>
<p>The following peripherals are used by this module:</p>
<ul>
<li>GCLK (Generic Clock Management)</li>
<li>PM (Power Management)</li>
<li>SYSCTRL (Clock Source Control)</li>
</ul>
<p>The following devices can use this module:</p>
<ul>
<li>Atmel | SMART SAM D20/D21</li>
<li>Atmel | SMART SAM R21</li>
<li>Atmel | SMART SAM D10/D11</li>
<li>Atmel | SMART SAM DA0/DA1</li>
</ul>
<p>The outline of this documentation is as follows:</p>
<ul>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_prerequisites">Prerequisites</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_module_overview">Module Overview</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_special_considerations">Special Considerations</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_extra_info">Extra Information</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_examples">Examples</a></li>
<li><a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_api_overview">API Overview</a></li>
</ul>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_prerequisites"></a>
Prerequisites</h2>
<p>There are no prerequisites for this module.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_module_overview"></a>
Module Overview</h2>
<p>The SAM devices contain a sophisticated clocking system, which is designed to give the maximum flexibility to the user application. This system allows a system designer to tune the performance and power consumption of the device in a dynamic manner, to achieve the best trade-off between the two for a particular application.</p>
<p>This driver provides a set of functions for the configuration and management of the various clock related functionality within the device.</p>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_features"></a>
Driver Feature Macro Definition</h3>
<table class="doxtable">
<tr>
<th>Driver Feature Macro </th><th>Supported devices  </th></tr>
<tr>
<td>FEATURE_SYSTEM_CLOCK_DPLL </td><td>SAMD21, SAMR21, SAMD10, SAMD11, SAMDAx  </td></tr>
</table>
<dl class="note"><dt><b>Note:</b></dt><dd>The specific features are only available in the driver when the selected device supports those features.</dd></dl>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_clock_sources"></a>
Clock Sources</h3>
<p>The SAM devices have a number of master clock source modules, each of which being capable of producing a stabilized output frequency, which can then be fed into the various peripherals and modules within the device.</p>
<p>Possible clock source modules include internal R/C oscillators, internal DFLL modules, as well as external crystal oscillators and/or clock inputs.</p>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_cpu_clock"></a>
CPU / Bus Clocks</h3>
<p>The CPU and AHB/APBx buses are clocked by the same physical clock source (referred in this module as the Main Clock), however the APBx buses may have additional prescaler division ratios set to give each peripheral bus a different clock speed.</p>
<p>The general main clock tree for the CPU and associated buses is shown in <a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_module_clock_tree">the figure below</a>.</p>
<p><a class="anchor" id="asfdoc_sam0_system_clock_module_clock_tree"></a> </p>
<div align="center">
</div>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_clock_masking"></a>
Clock Masking</h3>
<p>To save power, the input clock to one or more peripherals on the AHB and APBx buses can be masked away - when masked, no clock is passed into the module. Disabling of clocks of unused modules will prevent all access to the masked module, but will reduce the overall device power consumption.</p>
<h3><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_gclk"></a>
Generic Clocks</h3>
<p>Within the SAM devices there are a number of Generic Clocks; these are used to provide clocks to the various peripheral clock domains in the device in a standardized manner. One or more master source clocks can be selected as the input clock to a Generic Clock Generator, which can prescale down the input frequency to a slower rate for use in a peripheral.</p>
<p>Additionally, a number of individually selectable Generic Clock Channels are provided, which multiplex and gate the various generator outputs for one or more peripherals within the device. This setup allows for a single common generator to feed one or more channels, which can then be enabled or disabled individually as required.</p>
<p><a class="anchor" id="asfdoc_sam0_system_clock_module_chain_overview"></a> </p>
<div align="center">
</div>
<h4><a class="anchor" id="asfdoc_sam0_system_clock_module_chain_example"></a>
Clock Chain Example</h4>
<p>An example setup of a complete clock chain within the device is shown in <a class="el" href="group__asfdoc__sam0__system__clock__group.html#asfdoc_sam0_system_clock_module_chain_example_fig">the figure below</a>.</p>
<p><a class="anchor" id="asfdoc_sam0_system_clock_module_chain_example_fig"></a> </p>
<div align="center">
</div>
<h4><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_gclk_generators"></a>
Generic Clock Generators</h4>
<p>Each Generic Clock generator within the device can source its input clock from one of the provided Source Clocks, and prescale the output for one or more Generic Clock Channels in a one-to-many relationship. The generators thus allow for several clocks to be generated of different frequencies, power usages, and accuracies, which can be turned on and off individually to disable the clocks to multiple peripherals as a group.</p>
<h4><a class="anchor" id="asfdoc_sam0_system_clock_module_overview_gclk_channels"></a>
Generic Clock Channels</h4>
<p>To connect a Generic Clock Generator to a peripheral within the device, a Generic Clock Channel is used. Each peripheral or peripheral group has an associated Generic Clock Channel, which serves as the clock input for the peripheral(s). To supply a clock to the peripheral module(s), the associated channel must be connected to a running Generic Clock Generator and the channel enabled.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_special_considerations"></a>
Special Considerations</h2>
<p>There are no special considerations for this module.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_extra_info"></a>
Extra Information</h2>
<p>For extra information, see <a class="el" href="asfdoc_sam0_system_clock_extra.html">Extra Information for SYSTEM CLOCK Driver</a>. This includes:</p>
<ul>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_acronyms">Acronyms</a></li>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_dependencies">Dependencies</a></li>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_errata">Errata</a></li>
<li><a class="el" href="asfdoc_sam0_system_clock_extra.html#asfdoc_sam0_system_clock_extra_history">Module History</a></li>
</ul>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_examples"></a>
Examples</h2>
<p>For a list of examples related to this driver, see <a class="el" href="asfdoc_sam0_system_clock_exqsg.html">Examples for System Clock Driver</a>.</p>
<h2><a class="anchor" id="asfdoc_sam0_system_clock_api_overview"></a>
API Overview</h2>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga1ab9bb87560ad127ed982591b7d67311"></a><!-- doxytag: member="gclk.h::gclk_generator" ref="ga1ab9bb87560ad127ed982591b7d67311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1ab9bb87560ad127ed982591b7d67311">gclk_generator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>List of available GCLK generators. </p>
<p>List of Available GCLK generators. This enum is used in the peripheral device drivers to select the GCLK generator to be used for its operation.</p>
<p>The number of GCLK generators available is device dependent. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231"></a><!-- doxytag: member="GCLK_GENERATOR_0" ref="gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231" args="" -->GCLK_GENERATOR_0</em>&nbsp;</td><td>
<p>GCLK generator channel 0 </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gac4ca1e52df2ab46c663dc51b51f9f2d5"></a><!-- doxytag: member="clock_feature.h::system_clock_apb_bus" ref="gac4ca1e52df2ab46c663dc51b51f9f2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gac4ca1e52df2ab46c663dc51b51f9f2d5">system_clock_apb_bus</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>List of APB peripheral buses. </p>
<p>Available bus clock domains on the APB bus. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de"></a><!-- doxytag: member="SYSTEM_CLOCK_APB_APBA" ref="ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de" args="" -->SYSTEM_CLOCK_APB_APBA</em>&nbsp;</td><td>
<p>Peripheral bus A on the APB bus. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2"></a><!-- doxytag: member="SYSTEM_CLOCK_APB_APBB" ref="ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2" args="" -->SYSTEM_CLOCK_APB_APBB</em>&nbsp;</td><td>
<p>Peripheral bus B on the APB bus. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a"></a><!-- doxytag: member="SYSTEM_CLOCK_APB_APBC" ref="ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a" args="" -->SYSTEM_CLOCK_APB_APBC</em>&nbsp;</td><td>
<p>Peripheral bus C on the APB bus. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga04ee95a872995397e3db9cf1494721e3"></a><!-- doxytag: member="clock_feature.h::system_clock_dfll_chill_cycle" ref="ga04ee95a872995397e3db9cf1494721e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga04ee95a872995397e3db9cf1494721e3">system_clock_dfll_chill_cycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Chill-cycle behavior of the DFLL module. </p>
<p>DFLL chill-cycle behavior modes of the DFLL module. A chill cycle is a period of time when the DFLL output frequency is not measured by the unit, to allow the output to stabilize after a change in the input clock source. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE" ref="gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01" args="" -->SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE</em>&nbsp;</td><td>
<p>Enable a chill cycle, where the DFLL output frequency is not measured. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE" ref="gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3" args="" -->SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE</em>&nbsp;</td><td>
<p>Disable a chill cycle, where the DFLL output frequency is not measured. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf264d9ce05843104cb8a393b1d9ddfa2"></a><!-- doxytag: member="clock_feature.h::system_clock_dfll_loop_mode" ref="gaf264d9ce05843104cb8a393b1d9ddfa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf264d9ce05843104cb8a393b1d9ddfa2">system_clock_dfll_loop_mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Operating modes of the DFLL clock source. </p>
<p>Available operating modes of the DFLL clock source module. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN" ref="ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a" args="" -->SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN</em>&nbsp;</td><td>
<p>The DFLL is operating in open loop mode with no feedback. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED" ref="ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b" args="" -->SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED</em>&nbsp;</td><td>
<p>The DFLL is operating in closed loop mode with frequency feedback from a low frequency reference clock. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga56ab87696abcd4e0103d6259386017ae"></a><!-- doxytag: member="clock_feature.h::system_clock_dfll_quick_lock" ref="ga56ab87696abcd4e0103d6259386017ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga56ab87696abcd4e0103d6259386017ae">system_clock_dfll_quick_lock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>QuickLock settings for the DFLL module. </p>
<p>DFLL QuickLock settings for the DFLL module, to allow for a faster lock of the DFLL output frequency at the expense of accuracy. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE" ref="gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616" args="" -->SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE</em>&nbsp;</td><td>
<p>Enable the QuickLock feature for looser lock requirements on the DFLL. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE" ref="gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c" args="" -->SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE</em>&nbsp;</td><td>
<p>Disable the QuickLock feature for strict lock requirements on the DFLL. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf9b0eb010541f1d7c8af3eeb0573043d"></a><!-- doxytag: member="clock_feature.h::system_clock_dfll_stable_tracking" ref="gaf9b0eb010541f1d7c8af3eeb0573043d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf9b0eb010541f1d7c8af3eeb0573043d">system_clock_dfll_stable_tracking</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fine tracking behavior for the DFLL once a lock has been acquired. </p>
<p>DFLL fine tracking behavior modes after a lock has been acquired. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK" ref="ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21" args="" -->SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK</em>&nbsp;</td><td>
<p>Keep tracking after the DFLL has gotten a fine lock. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK" ref="ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a" args="" -->SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK</em>&nbsp;</td><td>
<p>Stop tracking after the DFLL has gotten a fine lock. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6ce68deec62f12bb85ddb2f8c103ada5"></a><!-- doxytag: member="clock_feature.h::system_clock_dfll_wakeup_lock" ref="ga6ce68deec62f12bb85ddb2f8c103ada5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6ce68deec62f12bb85ddb2f8c103ada5">system_clock_dfll_wakeup_lock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Locking behavior for the DFLL during device wake-up. </p>
<p>DFLL lock behavior modes on device wake-up from sleep. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP" ref="gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e" args="" -->SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP</em>&nbsp;</td><td>
<p>Keep DFLL lock when the device wakes from sleep. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c"></a><!-- doxytag: member="SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE" ref="gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c" args="" -->SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE</em>&nbsp;</td><td>
<p>Lose DFLL lock when the devices wakes from sleep. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gab463f9d80799466f12321e6252493e70"></a><!-- doxytag: member="clock_feature.h::system_clock_external" ref="gab463f9d80799466f12321e6252493e70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gab463f9d80799466f12321e6252493e70">system_clock_external</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External clock source types. </p>
<p>Available external clock source types. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56"></a><!-- doxytag: member="SYSTEM_CLOCK_EXTERNAL_CRYSTAL" ref="ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56" args="" -->SYSTEM_CLOCK_EXTERNAL_CRYSTAL</em>&nbsp;</td><td>
<p>The external clock source is a crystal oscillator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3"></a><!-- doxytag: member="SYSTEM_CLOCK_EXTERNAL_CLOCK" ref="ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3" args="" -->SYSTEM_CLOCK_EXTERNAL_CLOCK</em>&nbsp;</td><td>
<p>The connected clock source is an external logic level clock signal. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga86882dc960f2552722e9713da97fcc58"></a><!-- doxytag: member="clock_feature.h::system_clock_source" ref="ga86882dc960f2552722e9713da97fcc58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga86882dc960f2552722e9713da97fcc58">system_clock_source</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Available clock sources in the system. </p>
<p>Clock sources available to the GCLK generators. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a7a76d4184666899a7b6c4e7f49395f3d"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_OSC8M" ref="gga86882dc960f2552722e9713da97fcc58a7a76d4184666899a7b6c4e7f49395f3d" args="" -->SYSTEM_CLOCK_SOURCE_OSC8M</em>&nbsp;</td><td>
<p>Internal 8MHz RC oscillator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_OSC32K" ref="gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7" args="" -->SYSTEM_CLOCK_SOURCE_OSC32K</em>&nbsp;</td><td>
<p>Internal 32KHz RC oscillator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_XOSC" ref="gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a" args="" -->SYSTEM_CLOCK_SOURCE_XOSC</em>&nbsp;</td><td>
<p>External oscillator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_XOSC32K" ref="gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360" args="" -->SYSTEM_CLOCK_SOURCE_XOSC32K</em>&nbsp;</td><td>
<p>External 32KHz oscillator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_DFLL" ref="gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212" args="" -->SYSTEM_CLOCK_SOURCE_DFLL</em>&nbsp;</td><td>
<p>Digital Frequency Locked Loop (DFLL). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_ULP32K" ref="gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288" args="" -->SYSTEM_CLOCK_SOURCE_ULP32K</em>&nbsp;</td><td>
<p>Internal Ultra Low Power 32KHz oscillator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_GCLKIN" ref="gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea" args="" -->SYSTEM_CLOCK_SOURCE_GCLKIN</em>&nbsp;</td><td>
<p>Generator input pad. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef"></a><!-- doxytag: member="SYSTEM_CLOCK_SOURCE_GCLKGEN1" ref="gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef" args="" -->SYSTEM_CLOCK_SOURCE_GCLKGEN1</em>&nbsp;</td><td>
<p>Generic clock generator one output. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga30e9b73868506309f3dc4935fbe9ce4b"></a><!-- doxytag: member="clock_feature.h::system_main_clock_div" ref="ga30e9b73868506309f3dc4935fbe9ce4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga30e9b73868506309f3dc4935fbe9ce4b">system_main_clock_div</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Main CPU and APB/AHB bus clock source prescaler values. </p>
<p>Available division ratios for the CPU and APB/AHB bus clocks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_1" ref="gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7" args="" -->SYSTEM_MAIN_CLOCK_DIV_1</em>&nbsp;</td><td>
<p>Divide Main clock by one. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_2" ref="gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4" args="" -->SYSTEM_MAIN_CLOCK_DIV_2</em>&nbsp;</td><td>
<p>Divide Main clock by two. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_4" ref="gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b" args="" -->SYSTEM_MAIN_CLOCK_DIV_4</em>&nbsp;</td><td>
<p>Divide Main clock by four. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_8" ref="gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d" args="" -->SYSTEM_MAIN_CLOCK_DIV_8</em>&nbsp;</td><td>
<p>Divide Main clock by eight. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_16" ref="gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9" args="" -->SYSTEM_MAIN_CLOCK_DIV_16</em>&nbsp;</td><td>
<p>Divide Main clock by 16. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_32" ref="gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b" args="" -->SYSTEM_MAIN_CLOCK_DIV_32</em>&nbsp;</td><td>
<p>Divide Main clock by 32. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_64" ref="gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b" args="" -->SYSTEM_MAIN_CLOCK_DIV_64</em>&nbsp;</td><td>
<p>Divide Main clock by 64. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110"></a><!-- doxytag: member="SYSTEM_MAIN_CLOCK_DIV_128" ref="gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110" args="" -->SYSTEM_MAIN_CLOCK_DIV_128</em>&nbsp;</td><td>
<p>Divide Main clock by 128. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf2f527fc5dd85dcf1c7091d6059d05cb"></a><!-- doxytag: member="clock_feature.h::system_osc32k_startup" ref="gaf2f527fc5dd85dcf1c7091d6059d05cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gaf2f527fc5dd85dcf1c7091d6059d05cb">system_osc32k_startup</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Available start-up times for the OSC32K. </p>
<p>Available internal 32KHz oscillator start-up times, as a number of internal OSC32K clock cycles. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_3" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39" args="" -->SYSTEM_OSC32K_STARTUP_3</em>&nbsp;</td><td>
<p>Wait three clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_4" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec" args="" -->SYSTEM_OSC32K_STARTUP_4</em>&nbsp;</td><td>
<p>Wait four clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_6" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9" args="" -->SYSTEM_OSC32K_STARTUP_6</em>&nbsp;</td><td>
<p>Wait six clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_10" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07" args="" -->SYSTEM_OSC32K_STARTUP_10</em>&nbsp;</td><td>
<p>Wait ten clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_18" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a" args="" -->SYSTEM_OSC32K_STARTUP_18</em>&nbsp;</td><td>
<p>Wait 18 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_34" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6" args="" -->SYSTEM_OSC32K_STARTUP_34</em>&nbsp;</td><td>
<p>Wait 34 clock cycles until the clock source is considered stable </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_66" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c" args="" -->SYSTEM_OSC32K_STARTUP_66</em>&nbsp;</td><td>
<p>Wait 66 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa"></a><!-- doxytag: member="SYSTEM_OSC32K_STARTUP_130" ref="ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa" args="" -->SYSTEM_OSC32K_STARTUP_130</em>&nbsp;</td><td>
<p>Wait 130 clock cycles until the clock source is considered stable. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1ee1b0be167bd253038400d9c6d0cbef"></a><!-- doxytag: member="clock_feature.h::system_osc8m_div" ref="ga1ee1b0be167bd253038400d9c6d0cbef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga1ee1b0be167bd253038400d9c6d0cbef">system_osc8m_div</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Division prescalers for the internal 8MHz system clock. </p>
<p>Available prescalers for the internal 8MHz (nominal) system clock. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga1ee1b0be167bd253038400d9c6d0cbefa564fc679b9f90127b6666b6bced33463"></a><!-- doxytag: member="SYSTEM_OSC8M_DIV_1" ref="gga1ee1b0be167bd253038400d9c6d0cbefa564fc679b9f90127b6666b6bced33463" args="" -->SYSTEM_OSC8M_DIV_1</em>&nbsp;</td><td>
<p>Do not divide the 8MHz RC oscillator output. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1ee1b0be167bd253038400d9c6d0cbefa5484854b8a0bb16902b603dd8024d76d"></a><!-- doxytag: member="SYSTEM_OSC8M_DIV_2" ref="gga1ee1b0be167bd253038400d9c6d0cbefa5484854b8a0bb16902b603dd8024d76d" args="" -->SYSTEM_OSC8M_DIV_2</em>&nbsp;</td><td>
<p>Divide the 8MHz RC oscillator output by two. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1ee1b0be167bd253038400d9c6d0cbefa6f70022cf44a05a464d1a5af02ceed1b"></a><!-- doxytag: member="SYSTEM_OSC8M_DIV_4" ref="gga1ee1b0be167bd253038400d9c6d0cbefa6f70022cf44a05a464d1a5af02ceed1b" args="" -->SYSTEM_OSC8M_DIV_4</em>&nbsp;</td><td>
<p>Divide the 8MHz RC oscillator output by four. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1ee1b0be167bd253038400d9c6d0cbefa23f917a883d385d557b7e9ee9b80e14c"></a><!-- doxytag: member="SYSTEM_OSC8M_DIV_8" ref="gga1ee1b0be167bd253038400d9c6d0cbefa23f917a883d385d557b7e9ee9b80e14c" args="" -->SYSTEM_OSC8M_DIV_8</em>&nbsp;</td><td>
<p>Divide the 8MHz RC oscillator output by eight. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gac2e75dd14e805255aa11f5d7fc41b12e"></a><!-- doxytag: member="clock_feature.h::system_osc8m_frequency_range" ref="gac2e75dd14e805255aa11f5d7fc41b12e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#gac2e75dd14e805255aa11f5d7fc41b12e">system_osc8m_frequency_range</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Frequency range for the internal 8MHz RC oscillator. </p>
<p>Internal 8MHz RC oscillator frequency range setting </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggac2e75dd14e805255aa11f5d7fc41b12eac5944f501f38e9a7977adc284718d914"></a><!-- doxytag: member="SYSTEM_OSC8M_FREQUENCY_RANGE_4_TO_6" ref="ggac2e75dd14e805255aa11f5d7fc41b12eac5944f501f38e9a7977adc284718d914" args="" -->SYSTEM_OSC8M_FREQUENCY_RANGE_4_TO_6</em>&nbsp;</td><td>
<p>Frequency range 4MHz to 6MHz. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggac2e75dd14e805255aa11f5d7fc41b12ea3dce70db9bd774fda44dddc7ee696672"></a><!-- doxytag: member="SYSTEM_OSC8M_FREQUENCY_RANGE_6_TO_8" ref="ggac2e75dd14e805255aa11f5d7fc41b12ea3dce70db9bd774fda44dddc7ee696672" args="" -->SYSTEM_OSC8M_FREQUENCY_RANGE_6_TO_8</em>&nbsp;</td><td>
<p>Frequency range 6MHz to 8MHz. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggac2e75dd14e805255aa11f5d7fc41b12ea6577a603b473039bc40689e9cafb415e"></a><!-- doxytag: member="SYSTEM_OSC8M_FREQUENCY_RANGE_8_TO_11" ref="ggac2e75dd14e805255aa11f5d7fc41b12ea6577a603b473039bc40689e9cafb415e" args="" -->SYSTEM_OSC8M_FREQUENCY_RANGE_8_TO_11</em>&nbsp;</td><td>
<p>Frequency range 8MHz to 11MHz. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggac2e75dd14e805255aa11f5d7fc41b12ea6cf9e419674c782b14267ee452889195"></a><!-- doxytag: member="SYSTEM_OSC8M_FREQUENCY_RANGE_11_TO_15" ref="ggac2e75dd14e805255aa11f5d7fc41b12ea6cf9e419674c782b14267ee452889195" args="" -->SYSTEM_OSC8M_FREQUENCY_RANGE_11_TO_15</em>&nbsp;</td><td>
<p>Frequency range 11MHz to 15MHz. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6a5226fe65f283da094a3d1bd6c5692f"></a><!-- doxytag: member="clock_feature.h::system_xosc32k_startup" ref="ga6a5226fe65f283da094a3d1bd6c5692f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga6a5226fe65f283da094a3d1bd6c5692f">system_xosc32k_startup</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Available start-up times for the XOSC32K. </p>
<p>Available external 32KHz oscillator start-up times, as a number of external clock cycles. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692faa91d598f764710a4266770238e413717"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_0" ref="gga6a5226fe65f283da094a3d1bd6c5692faa91d598f764710a4266770238e413717" args="" -->SYSTEM_XOSC32K_STARTUP_0</em>&nbsp;</td><td>
<p>Wait zero clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa762b4a74172784915df68700e51d4e0f"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_32" ref="gga6a5226fe65f283da094a3d1bd6c5692fa762b4a74172784915df68700e51d4e0f" args="" -->SYSTEM_XOSC32K_STARTUP_32</em>&nbsp;</td><td>
<p>Wait 32 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_2048" ref="gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3" args="" -->SYSTEM_XOSC32K_STARTUP_2048</em>&nbsp;</td><td>
<p>Wait 2048 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_4096" ref="gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0" args="" -->SYSTEM_XOSC32K_STARTUP_4096</em>&nbsp;</td><td>
<p>Wait 4096 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_16384" ref="gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e" args="" -->SYSTEM_XOSC32K_STARTUP_16384</em>&nbsp;</td><td>
<p>Wait 16384 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_32768" ref="gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087" args="" -->SYSTEM_XOSC32K_STARTUP_32768</em>&nbsp;</td><td>
<p>Wait 32768 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_65536" ref="gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49" args="" -->SYSTEM_XOSC32K_STARTUP_65536</em>&nbsp;</td><td>
<p>Wait 65536 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2"></a><!-- doxytag: member="SYSTEM_XOSC32K_STARTUP_131072" ref="gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2" args="" -->SYSTEM_XOSC32K_STARTUP_131072</em>&nbsp;</td><td>
<p>Wait 131072 clock cycles until the clock source is considered stable. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga93797ad2901b27dd84fa8b7edc9bb5c5"></a><!-- doxytag: member="clock_feature.h::system_xosc_startup" ref="ga93797ad2901b27dd84fa8b7edc9bb5c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__asfdoc__sam0__system__clock__group.html#ga93797ad2901b27dd84fa8b7edc9bb5c5">system_xosc_startup</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Available start-up times for the XOSC. </p>
<p>Available external oscillator start-up times, as a number of external clock cycles. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_1" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee" args="" -->SYSTEM_XOSC_STARTUP_1</em>&nbsp;</td><td>
<p>Wait one clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_2" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555" args="" -->SYSTEM_XOSC_STARTUP_2</em>&nbsp;</td><td>
<p>Wait two clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_4" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff" args="" -->SYSTEM_XOSC_STARTUP_4</em>&nbsp;</td><td>
<p>Wait four clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_8" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0" args="" -->SYSTEM_XOSC_STARTUP_8</em>&nbsp;</td><td>
<p>Wait eight clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_16" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432" args="" -->SYSTEM_XOSC_STARTUP_16</em>&nbsp;</td><td>
<p>Wait 16 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_32" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0" args="" -->SYSTEM_XOSC_STARTUP_32</em>&nbsp;</td><td>
<p>Wait 32 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_64" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2" args="" -->SYSTEM_XOSC_STARTUP_64</em>&nbsp;</td><td>
<p>Wait 64 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_128" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9" args="" -->SYSTEM_XOSC_STARTUP_128</em>&nbsp;</td><td>
<p>Wait 128 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_256" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46" args="" -->SYSTEM_XOSC_STARTUP_256</em>&nbsp;</td><td>
<p>Wait 256 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_512" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631" args="" -->SYSTEM_XOSC_STARTUP_512</em>&nbsp;</td><td>
<p>Wait 512 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_1024" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e" args="" -->SYSTEM_XOSC_STARTUP_1024</em>&nbsp;</td><td>
<p>Wait 1024 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_2048" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a" args="" -->SYSTEM_XOSC_STARTUP_2048</em>&nbsp;</td><td>
<p>Wait 2048 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_4096" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f" args="" -->SYSTEM_XOSC_STARTUP_4096</em>&nbsp;</td><td>
<p>Wait 4096 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_8192" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4" args="" -->SYSTEM_XOSC_STARTUP_8192</em>&nbsp;</td><td>
<p>Wait 8192 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_16384" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229" args="" -->SYSTEM_XOSC_STARTUP_16384</em>&nbsp;</td><td>
<p>Wait 16384 clock cycles until the clock source is considered stable. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50"></a><!-- doxytag: member="SYSTEM_XOSC_STARTUP_32768" ref="gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50" args="" -->SYSTEM_XOSC_STARTUP_32768</em>&nbsp;</td><td>
<p>Wait 32768 clock cycles until the clock source is considered stable. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:14 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
