Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2


 Netlist Reading Time = 0.0 seconds
Imported the file:
   Z:\windows\lvr_fw\lvr_fw_manuel\synthesis\top_lvr_fw.edn

The Import command succeeded ( 00:00:02 )
Info: The design Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb was last modified
      by software version 11.9.2.1.
Opened an existing Libero design Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb.
'BA_NAME' set to 'top_lvr_fw_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'Z:\windows\lvr_fw\lvr_fw_manuel\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:01 )
Warning: You changed the output filename from
         'Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw' to
         'Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-09_lvr_fw'. This may impact Libero. Do you
         wish to continue? [YES]
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3PN250
Package     : 100 VQFP
Source      : Z:\windows\lvr_fw\lvr_fw_manuel\synthesis\top_lvr_fw.edn
Format      : EDIF
Topcell     : top_lvr_fw
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: Top level port MODE_WDT_EN is not connected to any IO pad
Warning: Top level port MODE_DIAG_NORMB is not connected to any IO pad
Warning: Top level port TEMP_FAILSAFE_EN is not connected to any IO pad
Warning: Top level port RX_FPGA is not connected to any IO pad
Warning: Top level port ADDR_SEL<4> is not connected to any IO pad
Warning: Top level port ADDR_SEL<3> is not connected to any IO pad
Warning: Top level port ADDR_SEL<2> is not connected to any IO pad
Warning: Top level port ADDR_SEL<1> is not connected to any IO pad
Warning: Top level port ADDR_SEL<0> is not connected to any IO pad
Warning: Top level port UNUSED_1 is not connected to any IO pad
Warning: Top level port UNUSED_2 is not connected to any IO pad
Warning: Top level port J11_25_TCONN is not connected to any IO pad
Warning: Top level port J11_27_TCONN is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        69

    Total macros optimized  69

There were 0 error(s) and 13 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   1279  Total:   6144   (20.82%)
    IO (W/ clocks)             Used:     64  Total:     68   (94.12%)
    GLOBAL (Chip+Quadrant)     Used:      5  Total:     18   (27.78%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 5      | 6  (83.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 847          | 847
    SEQ     | 432          | 432

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 18            | 0            | 0
    Output I/O                            | 46            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 3     | 29     | 0
    LVCMOS15                        | 1.50v | N/A   | 15    | 17     | 0

I/O Placement:

    Locked  :  55 ( 85.94% )
    Placed  :   9 ( 14.06% )
    UnPlaced:   0

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    327     CLK_NET       Net   : CLK_5M_GL_c_c
                          Driver: CLK_5M_GL_inferred_clock
                          Source: NETLIST
    235     SET/RESET_NET Net   : MASTER_RST_B
                          Driver: MASTER_RST_B_RNI5KT3
                          Source: NETLIST
    126     SET/RESET_NET Net   : spi_rst_b
                          Driver: SCA_RESET_OUT_pad_RNI93NH_0
                          Source: NETLIST
    72      CLK_NET       Net   : db_sca_clk_out_c
                          Driver: SPI_CLK_BUF
                          Source: NETLIST
    70      SET/RESET_NET Net   : spi_slave_pm/SPI_CLR
                          Driver: spi_slave_pm/SPI_CLR_RNIS247
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    33      CLK_NET       Net   : I_SPI_RX_STRB
                          Driver: spi_slave_pm/I_SPI_RX_STRB
    22      INT_NET       Net   : CONTROL56/N_230_0
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75[4]
    22      INT_NET       Net   : CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
    22      INT_NET       Net   : CONTROL34/N_230_0
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3[4]
    22      INT_NET       Net   : CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
    22      INT_NET       Net   : CONTROL12/N_230_0
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2[4]
    22      INT_NET       Net   : CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
    22      INT_NET       Net   : CONTROL78/N_230_0
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6[4]
    22      INT_NET       Net   : CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
    21      INT_NET       Net   : TX_PROMPT/un9_cnt_val
                          Driver: TX_PROMPT/CNT_VAL_RNI8TCI1[20]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    33      CLK_NET       Net   : I_SPI_RX_STRB
                          Driver: spi_slave_pm/I_SPI_RX_STRB
    22      INT_NET       Net   : CONTROL56/N_230_0
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75[4]
    22      INT_NET       Net   : CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
    22      INT_NET       Net   : CONTROL34/N_230_0
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3[4]
    22      INT_NET       Net   : CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
    22      INT_NET       Net   : CONTROL12/N_230_0
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2[4]
    22      INT_NET       Net   : CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
    22      INT_NET       Net   : CONTROL78/N_230_0
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6[4]
    22      INT_NET       Net   : CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
    21      INT_NET       Net   : TX_PROMPT/un9_cnt_val
                          Driver: TX_PROMPT/CNT_VAL_RNI8TCI1[20]

The Compile command succeeded ( 00:00:01 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Aug 09 14:47:02 2019

Placer Finished: Fri Aug 09 14:47:11 2019
Total Placer CPU Time:     00:00:09

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Fri Aug 09 14:47:14 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Fri Aug 09 14:47:27 2019
Total CPU Time:     00:00:11            Total Elapsed Time: 00:00:13
Total Memory Usage: 178.9 Mbytes
                        o - o - o - o - o - o

status 257
Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:33 )

The Export-map command succeeded ( 00:00:08 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-09_lvr_fw.stp
CHECKSUM: 461F

The Generate programming file command succeeded ( 00:00:46 )
Warning: You changed the output filename from
         'Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw' to
         'Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0a_lvr_fw'. This may impact Libero. Do you
         wish to continue? [YES]

The Export-map command succeeded ( 00:00:09 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0a_lvr_fw.stp
CHECKSUM: 0289

The Generate programming file command succeeded ( 00:00:11 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Aug 09 14:59:47 2019

Placer Finished: Fri Aug 09 14:59:57 2019
Total Placer CPU Time:     00:00:10

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Fri Aug 09 15:00:01 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Fri Aug 09 15:00:13 2019
Total CPU Time:     00:00:11            Total Elapsed Time: 00:00:12
Total Memory Usage: 179.9 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:33 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3PN250
Package     : 100 VQFP
Source      : Z:\windows\lvr_fw\lvr_fw_manuel\synthesis\top_lvr_fw.edn
Format      : EDIF
Topcell     : top_lvr_fw
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: Top level port MODE_WDT_EN is not connected to any IO pad
Warning: Top level port MODE_DIAG_NORMB is not connected to any IO pad
Warning: Top level port TEMP_FAILSAFE_EN is not connected to any IO pad
Warning: Top level port RX_FPGA is not connected to any IO pad
Warning: Top level port ADDR_SEL<4> is not connected to any IO pad
Warning: Top level port ADDR_SEL<3> is not connected to any IO pad
Warning: Top level port ADDR_SEL<2> is not connected to any IO pad
Warning: Top level port ADDR_SEL<1> is not connected to any IO pad
Warning: Top level port ADDR_SEL<0> is not connected to any IO pad
Warning: Top level port UNUSED_1 is not connected to any IO pad
Warning: Top level port UNUSED_2 is not connected to any IO pad
Warning: Top level port J11_25_TCONN is not connected to any IO pad
Warning: Top level port J11_27_TCONN is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        69

    Total macros optimized  69

There were 0 error(s) and 13 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   1279  Total:   6144   (20.82%)
    IO (W/ clocks)             Used:     64  Total:     68   (94.12%)
    GLOBAL (Chip+Quadrant)     Used:      5  Total:     18   (27.78%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 5      | 6  (83.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 847          | 847
    SEQ     | 432          | 432

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 18            | 0            | 0
    Output I/O                            | 46            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 3     | 29     | 0
    LVCMOS15                        | 1.50v | N/A   | 15    | 17     | 0

I/O Placement:

    Locked  :  55 ( 85.94% )
    Placed  :   9 ( 14.06% )
    UnPlaced:   0

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    327     CLK_NET       Net   : CLK_5M_GL_c_c
                          Driver: CLK_5M_GL_inferred_clock
                          Source: NETLIST
    235     SET/RESET_NET Net   : MASTER_RST_B
                          Driver: MASTER_RST_B_RNI5KT3
                          Source: NETLIST
    126     SET/RESET_NET Net   : spi_rst_b
                          Driver: SCA_RESET_OUT_pad_RNI93NH_0
                          Source: NETLIST
    72      CLK_NET       Net   : db_sca_clk_out_c
                          Driver: SPI_CLK_BUF
                          Source: NETLIST
    70      SET/RESET_NET Net   : spi_slave_pm/SPI_CLR
                          Driver: spi_slave_pm/SPI_CLR_RNIS247
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    33      CLK_NET       Net   : I_SPI_RX_STRB
                          Driver: spi_slave_pm/I_SPI_RX_STRB
    22      INT_NET       Net   : CONTROL56/N_230_0
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75[4]
    22      INT_NET       Net   : CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
    22      INT_NET       Net   : CONTROL34/N_230_0
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3[4]
    22      INT_NET       Net   : CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
    22      INT_NET       Net   : CONTROL12/N_230_0
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2[4]
    22      INT_NET       Net   : CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
    22      INT_NET       Net   : CONTROL78/N_230_0
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6[4]
    22      INT_NET       Net   : CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
    21      INT_NET       Net   : TX_PROMPT/un9_cnt_val
                          Driver: TX_PROMPT/CNT_VAL_RNI8TCI1[20]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    33      CLK_NET       Net   : I_SPI_RX_STRB
                          Driver: spi_slave_pm/I_SPI_RX_STRB
    22      INT_NET       Net   : CONTROL56/N_230_0
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75[4]
    22      INT_NET       Net   : CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
                          Driver: CONTROL56/SEQUENCER_STATE_RNI1A75_0[4]
    22      INT_NET       Net   : CONTROL34/N_230_0
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3[4]
    22      INT_NET       Net   : CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
                          Driver: CONTROL34/SEQUENCER_STATE_RNIPDU3_0[4]
    22      INT_NET       Net   : CONTROL12/N_230_0
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2[4]
    22      INT_NET       Net   : CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
                          Driver: CONTROL12/SEQUENCER_STATE_RNIHHL2_0[4]
    22      INT_NET       Net   : CONTROL78/N_230_0
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6[4]
    22      INT_NET       Net   : CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
                          Driver: CONTROL78/SEQUENCER_STATE_RNI96G6_0[4]
    21      INT_NET       Net   : TX_PROMPT/un9_cnt_val
                          Driver: TX_PROMPT/CNT_VAL_RNI8TCI1[20]

The Compile command succeeded ( 00:00:01 )
Warning: You changed the output filename from
         'Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw' to
         'Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0a_lvr_fw'. This may impact Libero. Do you
         wish to continue? [YES]
Warning: The following files already exist:
         
         Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0a_lvr_fw.stp
         
         Do you want to replace the files? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Aug 09 15:01:04 2019

Placer Finished: Fri Aug 09 15:01:13 2019
Total Placer CPU Time:     00:00:09

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Fri Aug 09 15:01:17 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Fri Aug 09 15:01:30 2019
Total CPU Time:     00:00:12            Total Elapsed Time: 00:00:13
Total Memory Usage: 179.7 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:33 )

The Export-map command succeeded ( 00:00:08 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0a_lvr_fw.stp
CHECKSUM: 0289

The Generate programming file command succeeded ( 00:00:44 )
Design saved to file Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb.
Wrote pin report to file:
Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file:
Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

