{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from transformers import AutoTokenizer, AutoModelForSequenceClassification\n",
    "import torch\n",
    "import json\n",
    "# , num_labels=4, ignore_mismatched_sizes\n",
    "model = AutoModelForSequenceClassification.from_pretrained('cross-encoder/ms-marco-MiniLM-L-12-v2')\n",
    "tokenizer = AutoTokenizer.from_pretrained('cross-encoder/ms-marco-MiniLM-L-12-v2')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {},
   "outputs": [],
   "source": [
    "s = open(\"../prompt_engineering/gpt-3_semantic_search/1_top_quality.json\")\n",
    "first = json.load(s)\n",
    "s = open(\"../prompt_engineering/gpt-3_semantic_search/2_decent_enough_to_keep.json\")\n",
    "second = json.load(s)\n",
    "s = open(\"../prompt_engineering/gpt-3_semantic_search/3_to_delete.json\")\n",
    "third = json.load(s)\n",
    "s = open(\"../prompt_engineering/gpt-3_semantic_search/4_invalid_items.json\")\n",
    "fourth = json.load(s)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 113,
   "metadata": {},
   "outputs": [],
   "source": [
    "questions = []\n",
    "answers = []\n",
    "labels = []\n",
    "qa = []\n",
    "for n, dataset in enumerate([first, second, third, fourth]):\n",
    "    for row in dataset:\n",
    "        labels.append(n)\n",
    "        questions.append(row['GPT-3-Semantic-Search-Generations']['question'])\n",
    "        answers.append(row['GPT-3-Semantic-Search-Generations']['answer'])\n",
    "        qa.append(row['GPT-3-Semantic-Search-Generations']['question'] + row['GPT-3-Semantic-Search-Generations']['answer'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 114,
   "metadata": {},
   "outputs": [],
   "source": [
    "from sklearn.model_selection import train_test_split\n",
    "train_qa, test_qa, train_labels, test_labels = train_test_split(qa, labels, test_size=.2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 115,
   "metadata": {},
   "outputs": [],
   "source": [
    "encoded_train_qa = tokenizer(train_qa, truncation=True, padding=True)\n",
    "encoded_test_qa = tokenizer(test_qa, truncation=True, padding=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 116,
   "metadata": {},
   "outputs": [],
   "source": [
    "import torch\n",
    "\n",
    "class filtered_data(torch.utils.data.Dataset):\n",
    "    def __init__(, encodings, labels):\n",
    "        .encodings = encodings\n",
    "        .labels = labels\n",
    "\n",
    "    def __getitem__(, idx):\n",
    "        item = {key: torch.tensor(val[idx]) for key, val in .encodings.items()}\n",
    "        item['labels'] = torch.tensor(.labels[idx])\n",
    "        return item\n",
    "\n",
    "    def __len__():\n",
    "        return len(.labels)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 117,
   "metadata": {},
   "outputs": [],
   "source": [
    "train_data = filtered_data(encoded_train_qa, train_labels)\n",
    "test_data = filtered_data(encoded_test_qa, test_labels)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 118,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "PyTorch: setting up devices\n",
      "The default value for the training argument `--report_to` will change in v5 (from all installed integrations to none). In v5, you will need to use `--report_to all` to get the same behavior as now. You should start updating your code and make this info disappear :-).\n"
     ]
    }
   ],
   "source": [
    "from transformers import TrainingArguments\n",
    "\n",
    "training_args = TrainingArguments(output_dir=\"test_trainer\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 119,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "PyTorch: setting up devices\n",
      "The default value for the training argument `--report_to` will change in v5 (from all installed integrations to none). In v5, you will need to use `--report_to all` to get the same behavior as now. You should start updating your code and make this info disappear :-).\n"
     ]
    }
   ],
   "source": [
    "from transformers import TrainingArguments, Trainer\n",
    "\n",
    "training_args = TrainingArguments(output_dir=\"test_trainer\", evaluation_strategy=\"epoch\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 120,
   "metadata": {},
   "outputs": [],
   "source": [
    "trainer = Trainer(\n",
    "    model=model,\n",
    "    args=training_args,\n",
    "    train_dataset=train_data,\n",
    "    eval_dataset=test_data,\n",
    "    tokenizer=tokenizer\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 121,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "***** Running training *****\n",
      "  Num examples = 133\n",
      "  Num Epochs = 3\n",
      "  Instantaneous batch size per device = 8\n",
      "  Total train batch size (w. parallel, distributed & accumulation) = 8\n",
      "  Gradient Accumulation steps = 1\n",
      "  Total optimization steps = 51\n"
     ]
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "e496fb26e6fa49ada4db85892eee3420",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/51 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "***** Running Evaluation *****\n",
      "  Num examples = 34\n",
      "  Batch size = 8\n"
     ]
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "f9f3384ef3f3422f8cb124daaabad9ed",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/5 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'eval_loss': 1.2938010692596436, 'eval_runtime': 1.092, 'eval_samples_per_second': 31.136, 'eval_steps_per_second': 4.579, 'epoch': 1.0}\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "***** Running Evaluation *****\n",
      "  Num examples = 34\n",
      "  Batch size = 8\n"
     ]
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "9ee76e85f8114a5280233a6a72815fe3",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/5 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'eval_loss': 1.2010902166366577, 'eval_runtime': 1.1088, 'eval_samples_per_second': 30.663, 'eval_steps_per_second': 4.509, 'epoch': 2.0}\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "***** Running Evaluation *****\n",
      "  Num examples = 34\n",
      "  Batch size = 8\n"
     ]
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "e6cbcfccdae24bf4bf88a1cc567d5062",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/5 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n",
      "\n",
      "Training completed. Do not forget to share your model on huggingface.co/models =)\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'eval_loss': 1.1651407480239868, 'eval_runtime': 1.1235, 'eval_samples_per_second': 30.262, 'eval_steps_per_second': 4.45, 'epoch': 3.0}\n",
      "{'train_runtime': 45.1822, 'train_samples_per_second': 8.831, 'train_steps_per_second': 1.129, 'train_loss': 1.2540463466270297, 'epoch': 3.0}\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "TrainOutput(global_step=51, training_loss=1.2540463466270297, metrics={'train_runtime': 45.1822, 'train_samples_per_second': 8.831, 'train_steps_per_second': 1.129, 'train_loss': 1.2540463466270297, 'epoch': 3.0})"
      ]
     },
     "execution_count": 121,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "trainer.train()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 125,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "# import evaluate\n",
    "\n",
    "metric = evaluate.load(\"accuracy\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 126,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "EvaluationModule(name: \"accuracy\", module_type: \"metric\", features: {'predictions': Value(dtype='int32', id=None), 'references': Value(dtype='int32', id=None)}, usage: \"\"\"\n",
      "Args:\n",
      "    predictions (`list` of `int`): Predicted labels.\n",
      "    references (`list` of `int`): Ground truth labels.\n",
      "    normalize (`boolean`): If set to False, returns the number of correctly classified samples. Otherwise, returns the fraction of correctly classified samples. Defaults to True.\n",
      "    sample_weight (`list` of `float`): Sample weights Defaults to None.\n",
      "\n",
      "Returns:\n",
      "    accuracy (`float` or `int`): Accuracy score. Minimum possible value is 0. Maximum possible value is 1.0, or the number of examples input, if `normalize` is set to `True`.. A higher score means higher accuracy.\n",
      "\n",
      "Examples:\n",
      "\n",
      "    Example 1-A simple example\n",
      "        >>> accuracy_metric = evaluate.load(\"accuracy\")\n",
      "        >>> results = accuracy_metric.compute(references=[0, 1, 2, 0, 1, 2], predictions=[0, 1, 1, 2, 1, 0])\n",
      "        >>> print(results)\n",
      "        {'accuracy': 0.5}\n",
      "\n",
      "    Example 2-The same as Example 1, except with `normalize` set to `False`.\n",
      "        >>> accuracy_metric = evaluate.load(\"accuracy\")\n",
      "        >>> results = accuracy_metric.compute(references=[0, 1, 2, 0, 1, 2], predictions=[0, 1, 1, 2, 1, 0], normalize=False)\n",
      "        >>> print(results)\n",
      "        {'accuracy': 3.0}\n",
      "\n",
      "    Example 3-The same as Example 1, except with `sample_weight` set.\n",
      "        >>> accuracy_metric = evaluate.load(\"accuracy\")\n",
      "        >>> results = accuracy_metric.compute(references=[0, 1, 2, 0, 1, 2], predictions=[0, 1, 1, 2, 1, 0], sample_weight=[0.5, 2, 0.7, 0.5, 9, 0.4])\n",
      "        >>> print(results)\n",
      "        {'accuracy': 0.8778625954198473}\n",
      "\"\"\", stored examples: 0)\n"
     ]
    }
   ],
   "source": [
    "print(metric)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pytorch_lightning as pl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "import random\n",
    "s = open(\"/Users/joshuamin/Desktop/Internships/UIUC_chatbot_data_generator/prompt_engineering/gpt-3_semantic_search/1_top_quality.json\")\n",
    "first = json.load(s)\n",
    "s = open(\"/Users/joshuamin/Desktop/Internships/UIUC_chatbot_data_generator//prompt_engineering/gpt-3_semantic_search/2_decent_enough_to_keep.json\")\n",
    "second = json.load(s)\n",
    "s = open(\"/Users/joshuamin/Desktop/Internships/UIUC_chatbot_data_generator//prompt_engineering/gpt-3_semantic_search/3_to_delete.json\")\n",
    "third = json.load(s)\n",
    "s = open(\"/Users/joshuamin/Desktop/Internships/UIUC_chatbot_data_generator//prompt_engineering/gpt-3_semantic_search/4_invalid_items.json\")\n",
    "fourth = json.load(s)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "bad_data = []\n",
    "for dataset in [third, fourth]:\n",
    "    for row in dataset:\n",
    "        bad_data.append(row['GPT-3-Semantic-Search-Generations']['answer'])\n",
    "\n",
    "triplets = []\n",
    "for dataset in [first, second]:\n",
    "    for row in dataset:\n",
    "        \"TODO equality check for negs\"\n",
    "        triplets.append([row['GPT-3-Semantic-Search-Generations']['question'], row['GPT-3-Semantic-Search-Generations']['answer'],[random.choice(bad_data), random.choice(bad_data), random.choice(bad_data)]])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The design process for a digital FSM includes six steps: developing an '\n",
      "  'abstract model, specifying I/O behavior, completing the specification, '\n",
      "  'choosing a state representation, calculating logic expressions, and '\n",
      "  'implementing with flip-flops and gates.'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'An FSM must be initialized to ensure that it starts in a known state and to '\n",
      "  'avoid undefined behavior. Without initialization, an FSM may produce '\n",
      "  'incorrect results or may not work at all.'),\n",
      " ('What is a multiplexer?\\\\n',\n",
      "  '\\n'\n",
      "  'A multiplexer is a digital logic block that allows one digital signal to '\n",
      "  'select which of several others is forwarded to an output. The simplest form '\n",
      "  'of the multiplexer is the 2-to-1 multiplexer, which has two inputs from the '\n",
      "  'left and one from the top. The top input allows us to choose which of the '\n",
      "  'left inputs is forwarded to the output.'),\n",
      " ('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The design process for a digital FSM typically consists of six steps: (1) '\n",
      "  'developing an abstract model, (2) specifying I/O behavior, (3) completing '\n",
      "  'the specification, (4) choosing a state representation, (5) calculating '\n",
      "  'logic expressions, and (6) implementing with flip-flops and gates.'),\n",
      " ('What is a multiplexer?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'A multiplexer is a device that allows multiple signals to be routed onto a '\n",
      "  'single channel. This is done by selecting one of several input signals and '\n",
      "  'connecting it to the output. Multiplexers are used in a variety of '\n",
      "  'applications, such as telecommunications and computer networking.'),\n",
      " (' How are next-state variables and output signals implemented in a FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'A FSM is implemented as a digital system, with all states represented as '\n",
      "  'patterns using a fixed number of bits, all inputs translated into bits, and '\n",
      "  'all outputs translated into bits. Transition rules must be complete, '\n",
      "  'meaning that given any state of the FSM and any pattern of input bits, a '\n",
      "  'transition must be defined from that state to another state. Outputs for a '\n",
      "  'digital FSM are calculated using Boolean logic expressions.'),\n",
      " (' How does one use abstraction to simplify an implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'Abstraction is the process of simplifying a complex system by identifying '\n",
      "  'the most important aspects of that system and ignoring the rest. In the '\n",
      "  'context of implementation, abstraction can be used to simplify a design by '\n",
      "  'identifying the most important features of the design and ignoring the '\n",
      "  'rest. This can make the design more manageable and easier to understand.'),\n",
      " (' Why is it important to make implicit assumptions clear in the design '\n",
      "  'process?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few reasons why it is important to make implicit assumptions '\n",
      "  'clear in the design process. First, if assumptions are not made clear, it '\n",
      "  'can lead to confusion and misunderstanding among the team members working '\n",
      "  'on the design. Second, making assumptions explicit can help to ensure that '\n",
      "  'everyone is on the same page and working towards the same goal. Finally, '\n",
      "  'explicit assumptions can help to prevent errors and mistakes in the design '\n",
      "  'process.'),\n",
      " (\" How does the choice of an FSM's input and output behavior affect the \"\n",
      "  'design process?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of an FSM's input and output behavior affects the design process \"\n",
      "  'by determining the set of possible states and the set of possible outputs. '\n",
      "  'The set of possible states is determined by the set of possible inputs, and '\n",
      "  'the set of possible outputs is determined by the set of possible outputs.'),\n",
      " (' What is a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code is a sequence of N-bit patterns that includes all possible '\n",
      "  'patterns such that any two adjacent patterns differ in only one bit. The '\n",
      "  'code is actually a cycle: the first and last patterns also differ in only '\n",
      "  'one bit.  You can construct a Gray code recursively as follows: for an '\n",
      "  '(N+1)-bit Gray code, write the sequence for an N-bit Gray code, then add a '\n",
      "  '0 in front of all patterns. After this sequence, append a second copy of '\n",
      "  'the N-bit Gray code in reverse order, then put a 1 in front of all patterns '\n",
      "  'in the second copy.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is a device that is used to count the number of '\n",
      "  'operations in a logic expression. The device works by counting the number '\n",
      "  'of variables in the expression and adding the number of operations. The '\n",
      "  'device is used to optimize logic expressions by reducing the number of '\n",
      "  'operations needed to implement the logic function.'),\n",
      " (' What is the transition diagram for a two-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The transition diagram for a two-bit Gray code counter is a loop with the '\n",
      "  'counter moving from one state to the next each cycle. Each state in the '\n",
      "  \"diagram is marked with the internal state value S_1S_0 (before the ``/'') \"\n",
      "  \"and the output Z_1Z_0 (after the ``/''), which are always equal for this \"\n",
      "  'counter.'),\n",
      " (\" How do you develop the implementation for a Gray code counter?', '\",\n",
      "  '\\n'\n",
      "  'The implementation for a Gray code counter is developed by first filling in '\n",
      "  'the K-maps for the next-state values, then deriving algebraic expressions. '\n",
      "  'The next-state logic is then used to develop the implementation.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is a type of digital counter that is used to count the '\n",
      "  'number of clock pulses. It is named after Frank Gray, who invented the code '\n",
      "  'in 1953. The main advantage of a Gray code counter over other types of '\n",
      "  'counters is that it is less likely to produce errors when counting.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is used in applications where a digital value must be '\n",
      "  'changed incrementally with the least number of steps. This is because a '\n",
      "  'Gray code counter only changes one bit at a time, which minimizes the '\n",
      "  'number of digital values that must be changed.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is a type of digital counter that uses a Gray code to '\n",
      "  'generate its output. The input to a Gray code counter is a digital signal '\n",
      "  'that represents the number of clock pulses that have been applied to the '\n",
      "  'counter. The output of a Gray code counter is a digital signal that '\n",
      "  'represents the number of clock pulses that have been applied to the '\n",
      "  'counter, plus one.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'A Gray code counter is designed by first creating a transition diagram that '\n",
      "  'shows the states and outputs of the counter. Next, the next-state logic is '\n",
      "  'developed by creating K-maps for the next-state values and deriving '\n",
      "  'algebraic expressions. Finally, the next-state logic is implemented in a '\n",
      "  'diagram.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is used in applications where a digital value must be '\n",
      "  'changed incrementally with the least number of steps. This is because a '\n",
      "  'Gray code counter only changes one bit at a time, which minimizes the '\n",
      "  'number of digital values that must be changed.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is a type of digital counter that uses a Gray code to '\n",
      "  'generate its output. The input to a Gray code counter is a digital signal '\n",
      "  'that represents the number of clock pulses that have been applied to the '\n",
      "  'counter. The output of a Gray code counter is a digital signal that '\n",
      "  'represents the number of clock pulses that have been applied to the '\n",
      "  'counter, plus one.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'A Gray code counter is designed by first creating a transition diagram that '\n",
      "  'shows the states and outputs of the counter. Next, the next-state logic is '\n",
      "  'developed by creating K-maps for the next-state values and deriving '\n",
      "  'algebraic expressions. Finally, the next-state logic is implemented in a '\n",
      "  'diagram.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'A Gray code counter is designed by first creating a transition diagram that '\n",
      "  'shows the states and outputs of the counter. Next, the next-state logic is '\n",
      "  'developed by creating K-maps for the next-state values and deriving '\n",
      "  'algebraic expressions. Finally, the next-state logic is implemented in a '\n",
      "  'diagram.'),\n",
      " (' What is the fully-specified transition diagram for a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fully-specified transition diagram for a three-bit Gray code counter is '\n",
      "  'as follows:\\n'\n",
      "  '\\n'\n",
      "  'The states of the counter form a loop, with the counter moving from one '\n",
      "  'state to the next each cycle.\\n'\n",
      "  '\\n'\n",
      "  'Each state in the diagram is marked with the internal state value S_2S_1S_0 '\n",
      "  '(before \" / \") and the output Z_2Z_1Z_0 (after \" / \").\\n'\n",
      "  '\\n'\n",
      "  'Based on the transition diagram, the next-state values S_2^+, S_1^+, and '\n",
      "  'S_0^+ can be filled in as shown.'),\n",
      " (' What is the equation for the next-state logic of a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next-state logic for a three-bit Gray code counter is as follows:\\n'\n",
      "  '\\n'\n",
      "  'S_2^+ = S_2 + S_0\\n'\n",
      "  'S_1^+ = S_2\\n'\n",
      "  'S_0^+ = S_2 S_1'),\n",
      " (' What is the implementation diagram for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The implementation diagram for a three-bit Gray code counter is a logic '\n",
      "  'diagram that shows the inputs, outputs, and next-state logic for the '\n",
      "  'counter. The diagram is ordered from left to right as '\n",
      "  '{{S_0}}S_0{{S_1}}S_1{{S_2}}S_2, which makes it easy to read and check for '\n",
      "  'correctness.'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The color mapping for a three-bit RGB encoding system is a system where '\n",
      "  'colors are represented by a combination of red, green, and blue light. The '\n",
      "  'color mapping for such a system is shown to the right. Imagine that you are '\n",
      "  'charged with creating a counter to drive a light through a sequence of '\n",
      "  'colors.'),\n",
      " (' What is a K-map?\\\\n',\n",
      "  '\\n'\n",
      "  'A Karnaugh map is a graphical representation of a Boolean function that '\n",
      "  'helps to simplify the function. The map consists of a grid of squares, each '\n",
      "  'of which corresponds to a possible combination of input values. The map is '\n",
      "  'used to find groups of product terms that are implicants of the function.'),\n",
      " (' What is the purpose of an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'An abstract model is a simplified representation of a system, typically '\n",
      "  'used to aid in understanding the system. In the context of logic '\n",
      "  'optimization, an abstract model can be used to help understand the '\n",
      "  'tradeoffs between different logic expressions.'),\n",
      " (' What is the difference between a next-state table and a transition '\n",
      "  'diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'A next-state table lists all of the possible states that the FSM can be in, '\n",
      "  'as well as the inputs and outputs for each state. A transition diagram '\n",
      "  'shows the order in which the states will be visited, based on the inputs '\n",
      "  'and outputs.'),\n",
      " (' What is the purpose of an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'An FSM is a finite state machine, which is a mathematical model of '\n",
      "  'computation used to design both computer programs and digital logic '\n",
      "  'circuits. It is an abstract machine that can be in one of a finite number '\n",
      "  'of states.'),\n",
      " (' What are the benefits of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'There are several benefits of using an FSM. One benefit is that an FSM can '\n",
      "  'be used to implement a wide range of logic functions. Another benefit is '\n",
      "  'that an FSM can be used to construct larger memories from multiple smaller '\n",
      "  'memories. Finally, an FSM can be used to reduce the number of pins needed '\n",
      "  'on a chip.'),\n",
      " (' What are the disadvantages of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few disadvantages of using an FSM. First, if the FSM is not '\n",
      "  'designed carefully, it can be hard to understand and debug. Second, an FSM '\n",
      "  'can use more resources than a simpler design, such as a state machine. '\n",
      "  'Finally, an FSM can be more difficult to change or extend than a simpler '\n",
      "  'design.'),\n",
      " (' How do you design an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'One way to design an FSM is to start with a flow chart of the program to be '\n",
      "  'implemented. This flow chart can be used to identify high-level states that '\n",
      "  'can be implemented in a fixed number of clock cycles. Another way to design '\n",
      "  'an FSM is to start with a list of components that are needed to implement '\n",
      "  'the program. This list of components can be used to identify high-level '\n",
      "  'states that can be implemented in a fixed number of clock cycles.'),\n",
      " (\" How do you implement an FSM?']\",\n",
      "  '\\n'\n",
      "  'The FSM is implemented using registers, counters, and a comparator. The '\n",
      "  'comparator is used to implement the if statement in the program. The '\n",
      "  'registers and counters are used to implement the variables idx and min in '\n",
      "  'the program. The memory is used to implement the array values in the '\n",
      "  'program.'),\n",
      " (' What is the two-bit Gray code?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The two-bit Gray code is a sequence of two-bit patterns that includes all '\n",
      "  'possible patterns such that any two adjacent patterns differ in only one '\n",
      "  'bit. The code is actually a cycle: the first and last patterns also differ '\n",
      "  'in only one bit.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code is a sequence of patterns that includes all possible patterns '\n",
      "  'such that any two adjacent patterns differ in only one bit. The code is '\n",
      "  'actually a cycle: the first and last patterns also differ in only one bit. '\n",
      "  'You can construct a Gray code recursively as follows: for an (N+1)-bit Gray '\n",
      "  'code, write the sequence for an N-bit Gray code, then add a 0 in front of '\n",
      "  'all patterns.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code is a sequence of patterns that includes all possible patterns '\n",
      "  'such that any two adjacent patterns differ in only one bit. The code is '\n",
      "  'actually a cycle: the first and last patterns also differ in only one bit. '\n",
      "  'You can construct a Gray code recursively as follows: for an (N+1)-bit Gray '\n",
      "  'code, write the sequence for an N-bit Gray code, then add a 0 in front of '\n",
      "  'all patterns.'),\n",
      " (' What do the states represent in the transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'The states in the transition diagram represent the different colors of the '\n",
      "  'stoplight. The first two states are red, followed by yellow, and then '\n",
      "  'green. The last two states are again red.'),\n",
      " (' What does the uninterrupted counting cycle represent?\\\\n',\n",
      "  '\\n'\n",
      "  'The uninterrupted counting cycle represents the duration of each state in '\n",
      "  'the FSM. This is used to calculate the duration of each state in the FSM '\n",
      "  'when F=0.'),\n",
      " ('What is the output behavior?\\\\n ',\n",
      "  '\\n'\n",
      "  'The output behavior is that the add3 procedure takes three integers as '\n",
      "  'arguments, adds them together, and returns the sum. The procedure is called '\n",
      "  'with the constants 10, 20, and 30, and the result is printed. By the '\n",
      "  'calling convention, when the call is made, R0 must contain the value 10, R1 '\n",
      "  'the value 20, and R2 the value 30.'),\n",
      " ('What is the purpose of using a Gray code?\\\\n ',\n",
      "  '\\n'\n",
      "  'The purpose of using a Gray code is to create a sequence of patterns that '\n",
      "  'includes all possible patterns such that any two adjacent patterns differ '\n",
      "  'in only one bit. The code is actually a cycle: the first and last patterns '\n",
      "  'also differ in only one bit.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'If the user presses the \"go\" button while in state {COUNT A}, then the '\n",
      "  'outputs are C_L=11 and C_M=01. This means that the user will get one and a '\n",
      "  'half servings of lychee and a half serving of mango.'),\n",
      " (' What should happen if the user presses both buttons while in state { HALT '\n",
      "  'A}?\", \"\\\\n',\n",
      "  '\\n'\n",
      "  'There are two possible ways that the user could press both buttons while in '\n",
      "  'state { HALT A}. The first way is that the user could press the \"halt\" '\n",
      "  'button and then the \"go\" button. In this case, the FSM would move to state '\n",
      "  '{ HALT A} and then to state { COUNT B}. The second way is that the user '\n",
      "  'could press the \"go\" button and then the \"halt\" button. In this case, the '\n",
      "  'FSM would move to state { COUNT B} and then to state { HALT A}.'),\n",
      " (' How do you determine what should happen if a user presses both buttons '\n",
      "  '(HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses both buttons (HG=11), the ice cream cup overflows. This '\n",
      "  'is because the outputs are C_L=11 and C_M=10, so our dispenser releases a '\n",
      "  'full serving of each flavor, or two servings total.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'If the \"halt\" button is pressed (HG=10), the logic outputs C_L=00 and '\n",
      "  'C_M=00, so the dispenser gives no ice cream. If both buttons are pressed '\n",
      "  '(HG=11), the outputs are C_L=11 and C_M=11, so the dispenser gives two '\n",
      "  'servings of each flavor, or four servings total.'),\n",
      " (' Why is it important to consider all possible input conditions from all '\n",
      "  'possible states?\\\\n',\n",
      "  '\\n'\n",
      "  'One important reason to consider all possible input conditions from all '\n",
      "  'possible states is that it can help ensure that a design is correct. For '\n",
      "  'example, if a design only ever receives input values that are within a '\n",
      "  'certain range, it is possible that the design is not actually correct for '\n",
      "  'all input values. Considering all possible input conditions can help catch '\n",
      "  'errors like this.\\n'\n",
      "  '\\n'\n",
      "  'Another reason to consider all possible input conditions is that it can '\n",
      "  'help optimize a design. For example, if a design only ever receives input '\n",
      "  'values that are within a certain range, it is possible to simplify the '\n",
      "  'design or make it more efficient. Considering all possible input conditions '\n",
      "  'can help identify opportunities for optimization.'),\n",
      " (' How can a transition diagram help with this process?\\\\n',\n",
      "  '\\n'\n",
      "  'A transition diagram can help with this process by helping to identify the '\n",
      "  'most important metrics and by helping to balance the design effectively '\n",
      "  'according to those metrics.'),\n",
      " (' How can the state table form make the missing parts of the specification '\n",
      "  'even more obvious?\\\\n',\n",
      "  '\\n'\n",
      "  'The state table form of a specification can make the missing parts of the '\n",
      "  'specification more obvious by showing the different states that the system '\n",
      "  'can be in and the transitions between those states. This can help to '\n",
      "  'identify what parts of the specification are missing and what needs to be '\n",
      "  'added in order to complete the specification.'),\n",
      " (\" What should happen if a user presses the ``go'' button (HG=01)?\\\\n\",\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the machine should dispense one '\n",
      "  'and a half servings of lychee and a half serving of mango.'),\n",
      " (' How does the choice of state representation affect design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'The choice of state representation affects design complexity in a few ways. '\n",
      "  'First, it can affect the number of bits needed to represent the states. '\n",
      "  'Second, it can affect the number of possible states that can be '\n",
      "  'represented. Third, it can affect the number of transitions that need to be '\n",
      "  'considered when designing the state machine.'),\n",
      " (' What is the right strategy for selecting a state representation?\\\\n',\n",
      "  '\\n'\n",
      "  'The right strategy is to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary. The resulting implementation will be easier to design and to '\n",
      "  'debug than an implementation in which only the global behavior has any '\n",
      "  'meaning.'),\n",
      " (' Why is it often best to start by selecting a representation that makes '\n",
      "  'sense to a human?\\\\n',\n",
      "  '\\n'\n",
      "  'One reason it is often best to start by selecting a representation that '\n",
      "  'makes sense to a human is that it can be easier to understand and work '\n",
      "  'with. Additionally, starting with a representation that makes sense to a '\n",
      "  'human can help ensure that the final product is also easy to understand and '\n",
      "  'use.'),\n",
      " (' How can the use of abstraction in selecting a state representation lead to '\n",
      "  \"a better design?', '\\\\n\",\n",
      "  '\\n'\n",
      "  'Abstraction in selecting a state representation can lead to a better design '\n",
      "  'by allowing the engineer to focus on the important aspects of the problem '\n",
      "  'and ignoring the details that are not important. This can help to simplify '\n",
      "  'the problem and make it easier to find a solution.'),\n",
      " (' How does the number of state bits affect the design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'The number of state bits affects the design complexity because it '\n",
      "  'determines the number of possible states that the FSM can be in. A larger '\n",
      "  'number of state bits means that there are more possible states and the '\n",
      "  'design must be able to handle all of them.'),\n",
      " (' Why is it important to use abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  'Abstraction is important when selecting a state representation because it '\n",
      "  'allows the designer to select a representation that makes sense to a human, '\n",
      "  'even if it requires more bits than are strictly necessary. The resulting '\n",
      "  'implementation will be easier to design and to debug than an implementation '\n",
      "  'in which only the global behavior has any meaning.'),\n",
      " (' How does the choice of state representation affect the design of the '\n",
      "  'FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'Different state representations can lead to different FSM designs. For '\n",
      "  'example, if states are represented as patterns using a fixed number of '\n",
      "  'bits, all inputs must be translated into bits, and all outputs must be '\n",
      "  'translated into bits. If an FSM is implemented as a digital system, all '\n",
      "  'states must be represented as patterns using a fixed number of bits, all '\n",
      "  'inputs must be translated into bits, and all outputs must be translated '\n",
      "  'into bits.'),\n",
      " (' How does the use of abstraction in selecting a representation impact the '\n",
      "  \"design metrics?']\",\n",
      "  '\\n'\n",
      "  'Abstraction in selecting a representation can impact the design metrics by '\n",
      "  'reducing the number of metrics that need to be considered. This can '\n",
      "  'simplify the process of designing a solution and make it easier to find an '\n",
      "  'optimal solution.'),\n",
      " (' What is the value of HOLD when the counter is in the COUNT A state and '\n",
      "  'S_2=0?\\\\n',\n",
      "  '\\n'\n",
      "  'HOLD is 1 when the counter is in the COUNT A state and S_2=0. This is '\n",
      "  'because the counter is already halted and we didn\\'t press the \"go\" '\n",
      "  'button.'),\n",
      " (' What is the value of HOLD when the counter is in the HALT A state and '\n",
      "  'S_2=1?\\\\n',\n",
      "  '\\n'\n",
      "  'HOLD = H + S_2\\n'\n",
      "  '\\n'\n",
      "  'When the counter is in the HALT A state and S_2=1, HOLD = 1. This is '\n",
      "  'because the counter should stop (move into a halted state without changing '\n",
      "  'value) when H is true, and in the halted states, when S_2=1, the counter '\n",
      "  'stops (stays in a halted state) when H+ is true.'),\n",
      " (' What is the value of S_2 when the counter is in the COUNT A state and '\n",
      "  'HOLD=0?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of S_2 when the counter is in the COUNT A state and HOLD=0 is '\n",
      "  'undefined. This is because, as the passage states, overflow occurs when '\n",
      "  'either both operands are negative or both operands are positive. If both '\n",
      "  'operands are negative, then the resulting sum S is equal to C. However, if '\n",
      "  'both operands are positive, then the resulting sum S is less than C. Thus, '\n",
      "  'it is impossible to determine the value of S_2 without knowing the values '\n",
      "  'of both operands.'),\n",
      " (' What is the purpose of the HOLD variable?\\\\n',\n",
      "  '\\n'\n",
      "  'The HOLD variable is used to save energy. When a chip finishes its work, it '\n",
      "  'can turn itself off, saving energy. This variable allows the chip to turn '\n",
      "  'itself off when it is finished, saving energy.'),\n",
      " ('What are the concrete aspects of our first few examples?\\\\n',\n",
      "  '\\n'\n",
      "  \"The first few examples in the passage are of two-level logic, DeMorgan's \"\n",
      "  'law, and SOP form. Two-level logic is a popular way of expressing logic '\n",
      "  \"functions, and DeMorgan's law is a way to simplify expressions. SOP form is \"\n",
      "  'a way of representing a logic function.'),\n",
      " (\"How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\", \\'\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for the FSM's internal state affects the \"\n",
      "  'complexity of the implementation in terms of the number of states, the '\n",
      "  'number of inputs, the number of outputs, and the number of transition '\n",
      "  'rules.'),\n",
      " ('What are the concrete aspects of the design process?\\\\n',\n",
      "  '\\n'\n",
      "  'The design process involves the manipulation of logic expressions in order '\n",
      "  'to optimize them for specific metrics, such as cost, power, or performance. '\n",
      "  'Today, this manipulation is performed almost entirely by computers, with '\n",
      "  'human engineers supplying the logic functions of interest and imposing '\n",
      "  'constraints on the process.'),\n",
      " ('What is an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'An abstract model is a mathematical model that is used to describe a '\n",
      "  'system. It is usually simplified and does not include all the details of '\n",
      "  'the system.'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'An FSM must be initialized to ensure that it starts in a known state. This '\n",
      "  'allows the FSM to function correctly and avoid any potential problems that '\n",
      "  'could arise from an unknown starting state.'),\n",
      " (' How is a digital FSM designed from an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'From the passage, it seems that a digital FSM is designed from an abstract '\n",
      "  'model by first identifying a finite set of states, a set of possible '\n",
      "  'inputs, a set of possible outputs, and a set of transition rules. Then, the '\n",
      "  'FSM is implemented as a digital system by representing all states as '\n",
      "  'patterns using a fixed number of bits, translating all inputs into bits, '\n",
      "  'and translating all outputs into bits. Finally, transition rules are '\n",
      "  'defined so that given any state of the FSM and any pattern of input bits, a '\n",
      "  'transition is defined from that state to another state.'),\n",
      " (' What is the design process for a counter with a number of states that is '\n",
      "  'not a power of two?\\\\n',\n",
      "  '\\n'\n",
      "  'The design process for a counter with a number of states that is not a '\n",
      "  'power of two is to choose a representation for the states that makes sense '\n",
      "  'to a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.'),\n",
      " (\" How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\"]',\n",
      "  '\\n'\n",
      "  \"The choice of representation for the FSM's internal state affects the \"\n",
      "  'complexity of the implementation. If the states are represented as bit '\n",
      "  'patterns, the transition rules must be complete. If the states are '\n",
      "  'represented as abstract states, the outputs for each state must be '\n",
      "  'specified.'),\n",
      " (' How does the choice of state representation affect the implementation of '\n",
      "  'an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The choice of state representation affects the implementation of an FSM in '\n",
      "  'terms of the number of gates and inverters required, as well as the delay '\n",
      "  'of the overall design. A serial comparator design based on the 2-bit slice '\n",
      "  'variant, for example, requires 24 gates and 10 inverters, which is not much '\n",
      "  'larger than the earlier serial design. In terms of gate delays, however, '\n",
      "  'the new design is identical, meaning that comparisons are finished in half '\n",
      "  'the time. More realistic area and timing metrics show slightly more '\n",
      "  'difference between the two designs. These differences can dominate the '\n",
      "  'results if the design is not carefully considered.'),\n",
      " (' Why is it important for the components of a digital system to be '\n",
      "  'compatible?\"]',\n",
      "  '\\n'\n",
      "  'One important reason for the compatibility of components in a digital '\n",
      "  'system is that it helps to ensure that the system will function correctly. '\n",
      "  'If the components are not compatible, the system may not work correctly, or '\n",
      "  'may not work at all. Additionally, compatibility among components can help '\n",
      "  'to reduce the cost of manufacturing the system, as well as the cost of '\n",
      "  'maintaining and repairing the system.'),\n",
      " (' What are the inputs to a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The inputs to a Gray code counter are the current state of the counter and '\n",
      "  'the clock signal. The clock signal triggers the state change of the '\n",
      "  'counter.'),\n",
      " (' What are the inputs to the counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The inputs to the counter are the coins that are inserted into the machine. '\n",
      "  'The machine will track the value of the coins in terms of nickels and will '\n",
      "  'reject any coins that are inserted that would cause the value to exceed the '\n",
      "  'maximum value that the machine can track.'),\n",
      " (' What is the difference between a Gray code counter and a regular '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code counter is a type of counter that uses a Gray code, which is a '\n",
      "  'cycle over all bit patterns of a certain length in which consecutive '\n",
      "  'patterns differ in exactly one bit. A regular counter is a type of counter '\n",
      "  'that does not use a Gray code.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The internal state value for the third bit gray code counter is '\n",
      "  'S_2S_1S_0=001. This is because when HOLD=1, the next-state logic for S_1^+ '\n",
      "  'and S_0^+  reduces to S_1^+=S_1 and S_0^+=S_0; in other words, the counter '\n",
      "  'stops counting and simply stays in its  current state.  When HOLD=0, these '\n",
      "  'equations become S_1^+=S_0 and S_0^+={{S_1}}, which produces the repeating '\n",
      "  'sequence for S_1S_0 of 00, 01, 11, 10, as desired.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The output for the third bit gray code counter would be either 0 or 1. If '\n",
      "  'the input is 0, the output is 1. If the input is 1, the output is 0.'),\n",
      " (' What is the next state value for S2?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The internal state value for the third bit gray code counter is '\n",
      "  'S_2S_1S_0=001. This is because when HOLD=1, the next-state logic for S_1^+ '\n",
      "  'and S_0^+  reduces to S_1^+=S_1 and S_0^+=S_0; in other words, the counter '\n",
      "  'stops counting and simply stays in its  current state.  When HOLD=0, these '\n",
      "  'equations become S_1^+=S_0 and S_0^+={{S_1}}, which produces the repeating '\n",
      "  'sequence for S_1S_0 of 00, 01, 11, 10, as desired.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The output for the third bit gray code counter would be either 0 or 1. If '\n",
      "  'the input is 0, the output is 1. If the input is 1, the output is 0.'),\n",
      " (' What are the next-state values for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next-state values for a three-bit Gray code counter are as follows: '\n",
      "  'S_2^+=0, S_1^+=S_0, and S_0^+={{S_1}}.'),\n",
      " (' How are the vertical lines carrying the current state values and their '\n",
      "  'inverses back to the next state logic inputs ordered in a three-bit Gray '\n",
      "  'code counter?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'The vertical lines carrying the current state values and their inverses '\n",
      "  'back to the next state logic inputs are ordered from left to right (on the '\n",
      "  'left side of the figure) as {{S_0}}S_0{{S_1}}S_1{{S_2}}S_2.'),\n",
      " (' How does adding a third bit to a Gray code counter increase design '\n",
      "  'complexity?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'Adding a third bit to a Gray code counter increases design complexity '\n",
      "  'because it requires an additional carry bit. This carry bit must be '\n",
      "  'propagated through the adder bit slice logic, which increases the number of '\n",
      "  'logic gates required and the overall complexity of the design.'),\n",
      " (' How can you reduce design complexity by making use of common algebraic '\n",
      "  'terms and sub-expressions?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'One way to reduce design complexity is to make use of common algebraic '\n",
      "  'terms and sub-expressions. This can help to simplify the design and make it '\n",
      "  \"easier to understand. Another way to reduce complexity is to use DeMorgan's \"\n",
      "  'laws to simplify the expression. This can help to reduce the number of '\n",
      "  'gates needed and make the design more efficient.'),\n",
      " (' Why is it important to have a reasonable order when designing any logic '\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'It is important to have a reasonable order when designing any logic diagram '\n",
      "  'because it can help simplify the design process and make it easier to '\n",
      "  'understand the function of the logic diagram. Additionally, it can help to '\n",
      "  'ensure that the logic diagram is compatible with other products that may be '\n",
      "  'used in the same system.'),\n",
      " (\" How does the counter's implementation diagram simplify understanding the \"\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  \"The counter's implementation diagram simplifies understanding the diagram \"\n",
      "  'by breaking it down into smaller, more manageable pieces. By doing this, it '\n",
      "  'is easier to see how the various parts of the diagram interact with each '\n",
      "  'other. Additionally, it makes it easier to identify potential problems or '\n",
      "  'areas for improvement.'),\n",
      " (' What is the purpose of the vertical lines carrying the current state '\n",
      "  'values and their inverses back to the next state logic inputs?\"]',\n",
      "  '\\n'\n",
      "  'The purpose of the vertical lines carrying the current state values and '\n",
      "  'their inverses back to the next state logic inputs is to ensure that the '\n",
      "  'state of the FSM is always consistent. This is necessary for safety '\n",
      "  'reasons, as the FSM must always ensure that the lights on one or both roads '\n",
      "  'are red at all times.'),\n",
      " (' What are the next-state values for S_2, S_1, and S_0?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The next-state values for S_2, S_1, and S_0 are given in the table to the '\n",
      "  'right. The states of S act like a counter, and by examining the '\n",
      "  'connections, we can derive equations for the next state and draw a '\n",
      "  'transition diagram. There are six states in the loop defined by the '\n",
      "  'next-state logic, with the two remaining states converging into the loop '\n",
      "  'after a single cycle.'),\n",
      " (' What is the equation for S_2^+?\\', \"\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The equation for S_2^+ is as follows: S_2^+ = A + B + C, where A is the '\n",
      "  'carry bit, B is the first bit being added, and C is the second bit being '\n",
      "  'added. If an overflow occurs, then S_2^+ = C.'),\n",
      " (\" Given that we need three flip-flops, can we choose to use the counter's \"\n",
      "  'internal state directly as our output values?\\\\n',\n",
      "  '\\n'\n",
      "  \"Yes, we can choose to use the counter's internal state directly as our \"\n",
      "  'output values. This is because the colors we need to produce as outputs are '\n",
      "  \"all unique bit patterns. By using the counter's internal state directly as \"\n",
      "  'our output values, we can simplify our design.'),\n",
      " (' What is a fully-specified transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'A fully-specified transition diagram is a diagram that specifies all of the '\n",
      "  'states that a system can be in, as well as all of the transitions between '\n",
      "  'those states. This allows for a clear understanding of the behavior of the '\n",
      "  'system.'),\n",
      " (' What are the next-state logic equations?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The next-state logic equations are the functions that describe the '\n",
      "  'relationship between the current state of the system and the next state of '\n",
      "  'the system. These functions can be represented in either SOP or POS form. '\n",
      "  \"DeMorgan's law can be used to simplify these functions by replacing OR \"\n",
      "  'gates with NAND gates, or AND gates with NOR gates.'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n',\n",
      "  '\\n'\n",
      "  'The color mapping for a three-bit RGB encoding system is that the colors '\n",
      "  'are produced by unique bit patterns. The states form a loop, and are marked '\n",
      "  'with the internal state value S_2S_1S_0 and the output RGB.'),\n",
      " (\" What are the next-state values for S_2, S_1, and S_0?']\",\n",
      "  '\\nThe next-state values for S_2, S_1, and S_0 are all 1.'),\n",
      " ('What happens in the next cycle?\\\\n',\n",
      "  '\\n'\n",
      "  'The timer is set to 0, and the state of the FSM is changed to the next '\n",
      "  'state in the sequence. The new state of the FSM determines the duration of '\n",
      "  'the next state, and the timer is set accordingly.'),\n",
      " ('What could be going wrong?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'One possibility is that the FSM is not resetting properly, so it starts in '\n",
      "  'an unexpected state. Another possibility is that there is a race condition '\n",
      "  'in the FSM, so that it can get into an unexpected state if the inputs '\n",
      "  'change too quickly.'),\n",
      " ('What is the issue with the FSM getting into unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The issue with the FSM getting into unexpected states is that it can cause '\n",
      "  'the output of the circuit to glitch. This can be problematic in some '\n",
      "  'applications where a stable output is required.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM can get into unexpected states if the inputs are not set properly. '\n",
      "  'For example, if the input is set to 111, the FSM will stay in the WHITE '\n",
      "  'state indefinitely.'),\n",
      " ('What is the initial state of the three flip-flops in our implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is the 0 '\n",
      "  'state. This is because we have an explicit mechanism for initialization '\n",
      "  'that forces each flip-flop into the 0 state. Alternatively, we could add '\n",
      "  'some extra logic to our design that would allow us to force the FSM into '\n",
      "  'any specific state in the next cycle.'),\n",
      " ('What is the first approach to making use of the flip-flop design?\\\\n',\n",
      "  '\\n'\n",
      "  'The first approach is to use the flip-flop design to add a single bit and '\n",
      "  'pass any necessary information into another copy of itself. By using copies '\n",
      "  'of this bit-sliced adder circuit, we can mimic our approach as humans and '\n",
      "  'build adders of any size.'),\n",
      " (' What is the initial state of the three flip-flops in our '\n",
      "  'implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops is unknown unless we have an '\n",
      "  'explicit mechanism for initialization. Initialization can work in two ways. '\n",
      "  'The first approach makes use of the flip-flop design. As you know, a '\n",
      "  'flip-flop is built from a pair of latches, and we can make use of the '\n",
      "  'internal reset lines on these latches to force each flip-flop into the 0 '\n",
      "  'state (or the 1 state) using an additional input. Alternatively, we can add '\n",
      "  'some extra logic to our design.'),\n",
      " (' How can we make use of the internal reset lines on the latches to force '\n",
      "  'each flip-flop into the 0 state?\\\\n',\n",
      "  '\\n'\n",
      "  'One way to make use of the internal reset lines on the latches is to force '\n",
      "  'each flip-flop into the 0 state. This can be done by connecting the reset '\n",
      "  'lines of the latches to a 0 voltage source.'),\n",
      " (' How can we add multiplexers to each of our flip-flop inputs to choose '\n",
      "  \"between normal operation and forcing the FSM into a specific state?']\",\n",
      "  '\\n'\n",
      "  'The passage discusses the design of a serial comparator using a bit-sliced '\n",
      "  'approach. This approach leads to a design with 24 gates and 10 inverters, '\n",
      "  'which is not much larger than the earlier serial design. However, the new '\n",
      "  'design is identical in terms of gate delays, meaning that a comparison can '\n",
      "  'be finished in half the time.'),\n",
      " (' What does the second version of the table imply about the buttons?\\\\n',\n",
      "  '\\n'\n",
      "  'The second version of the table implies that the buttons are not placed in '\n",
      "  'the most ergonomic way possible. The buttons are too close together and '\n",
      "  'there is not enough space between the buttons and the edge of the table.'),\n",
      " (' What are the two states in the first column of the table?\\\\n',\n",
      "  '\\n'\n",
      "  'The two states in the first column of the table are the states of the FSM '\n",
      "  'when F=0. In this case, the timer is set only when the state S changes, and '\n",
      "  'we can find the duration of each state by analyzing the muxes.'),\n",
      " (' What are the four counting states?\\\\n',\n",
      "  '\\n'\n",
      "  'The four counting states are:\\n'\n",
      "  '\\n'\n",
      "  '1) State A: The timer is set to A when S_2=0. The duration of this state is '\n",
      "  'A.\\n'\n",
      "  '\\n'\n",
      "  '2) State B: The timer is set to B when S_0=1. The duration of this state is '\n",
      "  'B.\\n'\n",
      "  '\\n'\n",
      "  '3) State C: The timer is set to C when S_0=0. The duration of this state is '\n",
      "  'C.\\n'\n",
      "  '\\n'\n",
      "  '4) State D: The timer is set to D when S_2=1. The duration of this state is '\n",
      "  'D.'),\n",
      " (' What are the four halted states?\\\\n',\n",
      "  '\\n'\n",
      "  'There are four halted states: Halt A, Halt B, Halt C, and Halt D. In each '\n",
      "  'of these states, the counter retains its current value until the user '\n",
      "  'presses the \"go\" button.'),\n",
      " (' What is the input behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'The input behavior of the machine is based on the type of coin inserted and '\n",
      "  'the selection of an item for purchase. If the user inserts a coin that is '\n",
      "  'not a nickel, the machine will reject the coin and remain in the same '\n",
      "  'state. If the user inserts a nickel, the machine will transition to the '\n",
      "  'next state and accept the coin. If the user selects an item for purchase, '\n",
      "  'the machine will release the item if the user has inserted enough money. '\n",
      "  'Otherwise, the machine will remain in the same state.'),\n",
      " (' What is the output behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'The output behavior is that the add3 procedure takes three integers as '\n",
      "  'arguments, adds them together, and returns the sum. The procedure is called '\n",
      "  'with the constants 10, 20, and 30, and the result is printed. By the '\n",
      "  'calling convention, when the call is made, R0 must contain the value 10, R1 '\n",
      "  'the value 20, and R2 the value 30.'),\n",
      " (\" What does the ``go'' button do?\\\\n\",\n",
      "  '\\n'\n",
      "  'The \"go\" button initiates a system call that causes the processor to enter '\n",
      "  'kernel mode and execute the instructions associated with the system call. '\n",
      "  'These instructions are part of the operating system and are used to perform '\n",
      "  'the desired action, such as printing a character to the console.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'A Gray code is a sequence of patterns that includes all possible patterns '\n",
      "  'such that any two adjacent patterns differ in only one bit. The code is '\n",
      "  'actually a cycle: the first and last patterns also differ in only one bit. '\n",
      "  'You can construct a Gray code recursively as follows: for an (N+1)-bit Gray '\n",
      "  'code, write the sequence for an N-bit Gray code, then add a 0 in front of '\n",
      "  'all patterns.'),\n",
      " (' How many input bits are there?\\', \" ', '\\nThere are two input bits.'),\n",
      " ('What would happen if we didn\\'t use a Gray code?\"]',\n",
      "  '\\n'\n",
      "  \"If we didn't use a Gray code, we would have to compare two expressions to \"\n",
      "  'determine whether they represent the same logic function. This would be a '\n",
      "  'test of logical equivalence, and is an important part of hardware design. '\n",
      "  'However, tools today provide help with this problem, so it is not necessary '\n",
      "  'to use a Gray code.'),\n",
      " (\" What should happen if the user presses the ``halt'' button while in state \"\n",
      "  '{ COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'There is no explicit answer to this question in the passage. However, based '\n",
      "  \"on the information given, it seems that if the user presses the ``halt'' \"\n",
      "  'button while in state { COUNT A}, the system should reset to state { HALT '\n",
      "  'A}.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'HALT A}?\\\\n',\n",
      "  '\\n'\n",
      "  \"There are two possible outcomes when the user presses the ``go'' button \"\n",
      "  'while in state { HALT A}. The first outcome is that the FSM moves to state '\n",
      "  '{ COUNT B}, which is the next state in the sequence. The second outcome is '\n",
      "  'that the FSM resets to state { COUNT A}, which is the initial state.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\"]',\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains in the \"\n",
      "  'halted state. If both buttons are pressed (HG=11), the counter also remains '\n",
      "  'in the halted state.'),\n",
      " (' How many states does an FSM need in order to have eight states?\\\\nA: 3 '\n",
      "  '\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM needs at least three states in order to have eight states. This is '\n",
      "  'because there are three possible items that can be purchased, and each item '\n",
      "  'can be purchased in one of two ways (with or without enough money).'),\n",
      " (' What is the right strategy for choosing a representation?\\\\nA: The right '\n",
      "  'strategy is to start by selecting a representation that makes sense to a '\n",
      "  \"human, even if it requires more bits than are strictly necessary.', '\\\\n\",\n",
      "  '\\n'\n",
      "  'The right strategy for choosing a representation is to start by selecting a '\n",
      "  'representation that makes sense to a human, even if it requires more bits '\n",
      "  'than are strictly necessary. This will make the design process simpler and '\n",
      "  'more efficient in the long run.'),\n",
      " (' What are the benefits of using abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  'Abstraction is a powerful tool that can help simplify complex problems. '\n",
      "  'When selecting a state representation, abstraction can help identify the '\n",
      "  'most important aspects of the problem and ignore irrelevant details. This '\n",
      "  'can make it easier to find a solution that is both effective and '\n",
      "  'efficient.'),\n",
      " (' Why is it important to start with a representation that makes sense to a '\n",
      "  'human?\\\\n',\n",
      "  '\\n'\n",
      "  'One reason it is important to start with a representation that makes sense '\n",
      "  'to a human is that humans must supply the logic functions of interest, and '\n",
      "  'must program the acceptable transformations between equivalent forms. A '\n",
      "  'second reason is that the complexity of the problem is a good way to '\n",
      "  'introduce you to real engineering. Finally, the contextual information will '\n",
      "  'help you to develop a better understanding of finite state machines and '\n",
      "  'higher-level abstractions that form the core of digital systems and are '\n",
      "  'still defined directly by humans today.'),\n",
      " (' What is the value of S_2 when the counter is in the HALT A state and '\n",
      "  'HOLD=1?\\\\n',\n",
      "  '\\n'\n",
      "  'S_2 is 1 when the counter is in the HALT A state and HOLD=1. This is '\n",
      "  'because when S_2=1, the counter is halted, and when HOLD=1, the counter '\n",
      "  'should retain its current value.'),\n",
      " (' What is the value of S_1S_0 when the counter is in the COUNT A state and '\n",
      "  \"HOLD=1?', '\\\\n\\\\n\",\n",
      "  '\\n'\n",
      "  'The value of S_1S_0 when the counter is in the COUNT A state and HOLD=1 is '\n",
      "  '01.'),\n",
      " (' What is the value of HOLD when the counter is counting?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is counting is 0. The value of HOLD when '\n",
      "  'the counter is halted is 1.')]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "[('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of our FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " ('What is a multiplexer?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " ('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " ('What is a multiplexer?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'From the passage, it can be inferred that logical completeness does not '\n",
      "  'necessarily help with efficient design of logic functions. In other words, '\n",
      "  'a single Boolean logic function can be expressed in many different ways. '\n",
      "  'Therefore, it is important for engineers to learn how to develop an '\n",
      "  'efficient implementation of a function, as well as how to determine whether '\n",
      "  'two logic expressions are identical without actually writing out truth '\n",
      "  'tables.'),\n",
      " (' How are next-state variables and output signals implemented in a FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' How does one use abstraction to simplify an implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (' Why is it important to make implicit assumptions clear in the design '\n",
      "  'process?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (\" How does the choice of an FSM's input and output behavior affect the \"\n",
      "  'design process?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What is a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways, and learning how to develop an efficient implementation of '\n",
      "  'a function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that you will start to learn in the coming months.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What is the transition diagram for a two-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of our FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (\" How do you develop the implementation for a Gray code counter?', '\",\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the fully-specified transition diagram for a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (' What is the equation for the next-state logic of a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " (' What is the implementation diagram for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'From the passage, it can be inferred that logical completeness does not '\n",
      "  'necessarily help with efficient design of logic functions. In other words, '\n",
      "  'a single Boolean logic function can be expressed in many different ways. '\n",
      "  'Therefore, it is important for engineers to learn how to develop an '\n",
      "  'efficient implementation of a function, as well as how to determine whether '\n",
      "  'two logic expressions are identical without actually writing out truth '\n",
      "  'tables.'),\n",
      " (' What is a K-map?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What is the purpose of an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The light should be red on one or both roads at all times. If a road has a '\n",
      "  'green light, the controller should show a yellow light before showing a red '\n",
      "  'light to give drivers some warning and allow them to slow down. Finally, '\n",
      "  'for fairness, the controller should alternate green lights between the two '\n",
      "  'roads.'),\n",
      " (' What is the difference between a next-state table and a transition '\n",
      "  'diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the purpose of an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (' What are the benefits of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The transition diagram for the color sequencer is a loop of six states, '\n",
      "  'with the two remaining states converging into the loop after a single '\n",
      "  'cycle. The lights are all red in both of these states, which is necessary '\n",
      "  'for safety. The timer is set only when the state S changes, and the '\n",
      "  'duration of each state is calculated by analyzing the muxes.'),\n",
      " (' What are the disadvantages of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (' How do you design an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (\" How do you implement an FSM?']\",\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (' What is the two-bit Gray code?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways, and learning how to develop an efficient implementation of '\n",
      "  'a function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that you will start to learn in the coming months.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What do the states represent in the transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " (' What does the uninterrupted counting cycle represent?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " ('What is the output behavior?\\\\n ',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " ('What is the purpose of using a Gray code?\\\\n ',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What should happen if the user presses both buttons while in state { HALT '\n",
      "  'A}?\", \"\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' How do you determine what should happen if a user presses both buttons '\n",
      "  '(HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' Why is it important to consider all possible input conditions from all '\n",
      "  'possible states?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' How can a transition diagram help with this process?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' How can the state table form make the missing parts of the specification '\n",
      "  'even more obvious?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (\" What should happen if a user presses the ``go'' button (HG=01)?\\\\n\",\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' How does the choice of state representation affect design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways. Learning how to develop an efficient implementation of a '\n",
      "  'function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that students will learn in the coming months.'),\n",
      " (' What is the right strategy for selecting a state representation?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (' Why is it often best to start by selecting a representation that makes '\n",
      "  'sense to a human?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' How can the use of abstraction in selecting a state representation lead to '\n",
      "  \"a better design?', '\\\\n\",\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. In making this choice, engineers typically '\n",
      "  'consider a variety of factors, including cost, performance, '\n",
      "  'manufacturability, and reliability.'),\n",
      " (' How does the number of state bits affect the design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' Why is it important to use abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " (' How does the choice of state representation affect the design of the '\n",
      "  'FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' How does the use of abstraction in selecting a representation impact the '\n",
      "  \"design metrics?']\",\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' What is the value of HOLD when the counter is in the COUNT A state and '\n",
      "  'S_2=0?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (' What is the value of HOLD when the counter is in the HALT A state and '\n",
      "  'S_2=1?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the value of S_2 when the counter is in the COUNT A state and '\n",
      "  'HOLD=0?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What is the purpose of the HOLD variable?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " ('What are the concrete aspects of our first few examples?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (\"How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\", \\'\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways, and learning how to develop an efficient implementation of '\n",
      "  'a function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that you will start to learn in the coming months.'),\n",
      " ('What are the concrete aspects of the design process?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " ('What is an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' How is a digital FSM designed from an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What is the design process for a counter with a number of states that is '\n",
      "  'not a power of two?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " (\" How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\"]',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' How does the choice of state representation affect the implementation of '\n",
      "  'an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " (' Why is it important for the components of a digital system to be '\n",
      "  'compatible?\"]',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (' What are the inputs to a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The light should be red on one or both roads at all times. If a road has a '\n",
      "  'green light, the controller should show a yellow light before showing a red '\n",
      "  'light to give drivers some warning and allow them to slow down. Finally, '\n",
      "  'for fairness, the controller should alternate green lights between the two '\n",
      "  'roads.'),\n",
      " (' What are the inputs to the counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (' What is the difference between a Gray code counter and a regular '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'One possibility is that the FSM is not resetting properly, so it does not '\n",
      "  'start from the expected initial state. Another possibility is that there is '\n",
      "  'a race condition in the FSM, so that it can reach an unexpected state if '\n",
      "  'the inputs change too quickly.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' What is the next state value for S2?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways. Learning how to develop an efficient implementation of a '\n",
      "  'function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that students will learn in the coming months.'),\n",
      " (' What are the next-state values for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " (' How are the vertical lines carrying the current state values and their '\n",
      "  'inverses back to the next state logic inputs ordered in a three-bit Gray '\n",
      "  'code counter?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' How does adding a third bit to a Gray code counter increase design '\n",
      "  'complexity?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' How can you reduce design complexity by making use of common algebraic '\n",
      "  'terms and sub-expressions?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' Why is it important to have a reasonable order when designing any logic '\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (\" How does the counter's implementation diagram simplify understanding the \"\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' What is the purpose of the vertical lines carrying the current state '\n",
      "  'values and their inverses back to the next state logic inputs?\"]',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (' What are the next-state values for S_2, S_1, and S_0?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The purpose of adding a few AND gates and a input is to create a logic '\n",
      "  'function that is more efficient in terms of area and power. This is done by '\n",
      "  'reducing the number of variables in the expression.'),\n",
      " (' What is the equation for S_2^+?\\', \"\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (\" Given that we need three flip-flops, can we choose to use the counter's \"\n",
      "  'internal state directly as our output values?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is a fully-specified transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What are the next-state logic equations?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  \"The desired pattern is the one that represents the number in the 2's \"\n",
      "  \"complement representation. This is because the 2's complement \"\n",
      "  'representation is defined by choosing a set of integers balanced around '\n",
      "  \"zero from the groups. So, if we want to represent a number in the 2's \"\n",
      "  'complement representation, we need to choose the pattern that represents '\n",
      "  'the number in that representation.'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (\" What are the next-state values for S_2, S_1, and S_0?']\",\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " ('What happens in the next cycle?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " ('What could be going wrong?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " ('What is the issue with the FSM getting into unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " ('What is the initial state of the three flip-flops in our implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways. Learning how to develop an efficient implementation of a '\n",
      "  'function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that students will learn in the coming months.'),\n",
      " ('What is the first approach to making use of the flip-flop design?\\\\n',\n",
      "  '\\n'\n",
      "  'The transition diagram for the color sequencer is a loop of six states, '\n",
      "  'with the two remaining states converging into the loop after a single '\n",
      "  'cycle. The lights are all red in both of these states, which is necessary '\n",
      "  'for safety. The timer is set only when the state S changes, and the '\n",
      "  'duration of each state is calculated by analyzing the muxes.'),\n",
      " (' What is the initial state of the three flip-flops in our '\n",
      "  'implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' How can we make use of the internal reset lines on the latches to force '\n",
      "  'each flip-flop into the 0 state?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' How can we add multiplexers to each of our flip-flop inputs to choose '\n",
      "  \"between normal operation and forcing the FSM into a specific state?']\",\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What does the second version of the table imply about the buttons?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " (' What are the two states in the first column of the table?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' What are the four counting states?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What are the four halted states?\\\\n',\n",
      "  '\\n'\n",
      "  \"The desired pattern is the one that represents the number in the 2's \"\n",
      "  \"complement representation. This is because the 2's complement \"\n",
      "  'representation is defined by choosing a set of integers balanced around '\n",
      "  \"zero from the groups. So, if we want to represent a number in the 2's \"\n",
      "  'complement representation, we need to choose the pattern that represents '\n",
      "  'the number in that representation.'),\n",
      " (' What is the input behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " (' What is the output behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (\" What does the ``go'' button do?\\\\n\",\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' How many input bits are there?\\', \" ',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " ('What would happen if we didn\\'t use a Gray code?\"]',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (\" What should happen if the user presses the ``halt'' button while in state \"\n",
      "  '{ COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. In making this choice, engineers typically '\n",
      "  'consider a variety of factors, including cost, performance, '\n",
      "  'manufacturability, and reliability.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'HALT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\"]',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' How many states does an FSM need in order to have eight states?\\\\nA: 3 '\n",
      "  '\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (' What is the right strategy for choosing a representation?\\\\nA: The right '\n",
      "  'strategy is to start by selecting a representation that makes sense to a '\n",
      "  \"human, even if it requires more bits than are strictly necessary.', '\\\\n\",\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (' What are the benefits of using abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' Why is it important to start with a representation that makes sense to a '\n",
      "  'human?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What is the value of S_2 when the counter is in the HALT A state and '\n",
      "  'HOLD=1?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What is the value of S_1S_0 when the counter is in the COUNT A state and '\n",
      "  \"HOLD=1?', '\\\\n\\\\n\",\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " (' What is the value of HOLD when the counter is counting?\\\\n',\n",
      "  '\\n'\n",
      "  'The design continues by choosing a state representation that makes sense to '\n",
      "  'a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.')]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "[('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'The purpose of adding a few AND gates and a input is to create a logic '\n",
      "  'function that is more efficient in terms of area and power. This is done by '\n",
      "  'reducing the number of variables in the expression.'),\n",
      " ('What is a multiplexer?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " ('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " ('What is a multiplexer?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' How are next-state variables and output signals implemented in a FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (' How does one use abstraction to simplify an implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'One possibility is that the FSM is not resetting properly, so it does not '\n",
      "  'start from the expected initial state. Another possibility is that there is '\n",
      "  'a race condition in the FSM, so that it can reach an unexpected state if '\n",
      "  'the inputs change too quickly.'),\n",
      " (' Why is it important to make implicit assumptions clear in the design '\n",
      "  'process?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (\" How does the choice of an FSM's input and output behavior affect the \"\n",
      "  'design process?\\\\n',\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " (' What is a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S0 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1. The top mux selects B when S_0=1, and '\n",
      "  'selects C when S_0=0.'),\n",
      " (' What is the transition diagram for a two-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (\" How do you develop the implementation for a Gray code counter?', '\",\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways, and learning how to develop an efficient implementation of '\n",
      "  'a function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that you will start to learn in the coming months.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. In making this choice, engineers typically '\n",
      "  'consider a variety of factors, including cost, performance, '\n",
      "  'manufacturability, and reliability.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  \"The desired pattern is the one that represents the number in the 2's \"\n",
      "  \"complement representation. This is because the 2's complement \"\n",
      "  'representation is defined by choosing a set of integers balanced around '\n",
      "  \"zero from the groups. So, if we want to represent a number in the 2's \"\n",
      "  'complement representation, we need to choose the pattern that represents '\n",
      "  'the number in that representation.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' What is the fully-specified transition diagram for a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of our FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the equation for the next-state logic of a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S0 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1. The top mux selects B when S_0=1, and '\n",
      "  'selects C when S_0=0.'),\n",
      " (' What is the implementation diagram for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (' What is a K-map?\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " (' What is the purpose of an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What is the difference between a next-state table and a transition '\n",
      "  'diagram?\\\\n',\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' What is the purpose of an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What are the benefits of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " (' What are the disadvantages of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " (' How do you design an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (\" How do you implement an FSM?']\",\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " (' What is the two-bit Gray code?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The light should be red on one or both roads at all times. If a road has a '\n",
      "  'green light, the controller should show a yellow light before showing a red '\n",
      "  'light to give drivers some warning and allow them to slow down. Finally, '\n",
      "  'for fairness, the controller should alternate green lights between the two '\n",
      "  'roads.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' What do the states represent in the transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' What does the uninterrupted counting cycle represent?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " ('What is the output behavior?\\\\n ',\n",
      "  '\\n'\n",
      "  \"The desired pattern is the one that represents the number in the 2's \"\n",
      "  \"complement representation. This is because the 2's complement \"\n",
      "  'representation is defined by choosing a set of integers balanced around '\n",
      "  \"zero from the groups. So, if we want to represent a number in the 2's \"\n",
      "  'complement representation, we need to choose the pattern that represents '\n",
      "  'the number in that representation.'),\n",
      " ('What is the purpose of using a Gray code?\\\\n ',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (' What should happen if the user presses both buttons while in state { HALT '\n",
      "  'A}?\", \"\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " (' How do you determine what should happen if a user presses both buttons '\n",
      "  '(HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S0 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1. The top mux selects B when S_0=1, and '\n",
      "  'selects C when S_0=0.'),\n",
      " (' Why is it important to consider all possible input conditions from all '\n",
      "  'possible states?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (' How can a transition diagram help with this process?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways. Learning how to develop an efficient implementation of a '\n",
      "  'function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that students will learn in the coming months.'),\n",
      " (' How can the state table form make the missing parts of the specification '\n",
      "  'even more obvious?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (\" What should happen if a user presses the ``go'' button (HG=01)?\\\\n\",\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' How does the choice of state representation affect design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What is the right strategy for selecting a state representation?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' Why is it often best to start by selecting a representation that makes '\n",
      "  'sense to a human?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' How can the use of abstraction in selecting a state representation lead to '\n",
      "  \"a better design?', '\\\\n\",\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' How does the number of state bits affect the design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' Why is it important to use abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' How does the choice of state representation affect the design of the '\n",
      "  'FSM?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (' How does the use of abstraction in selecting a representation impact the '\n",
      "  \"design metrics?']\",\n",
      "  '\\n'\n",
      "  'The purpose of adding a few AND gates and a input is to create a logic '\n",
      "  'function that is more efficient in terms of area and power. This is done by '\n",
      "  'reducing the number of variables in the expression.'),\n",
      " (' What is the value of HOLD when the counter is in the COUNT A state and '\n",
      "  'S_2=0?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What is the value of HOLD when the counter is in the HALT A state and '\n",
      "  'S_2=1?\\\\n',\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' What is the value of S_2 when the counter is in the COUNT A state and '\n",
      "  'HOLD=0?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the purpose of the HOLD variable?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " ('What are the concrete aspects of our first few examples?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (\"How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\", \\'\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " ('What are the concrete aspects of the design process?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " ('What is an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' How is a digital FSM designed from an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (' What is the design process for a counter with a number of states that is '\n",
      "  'not a power of two?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (\" How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\"]',\n",
      "  '\\n'\n",
      "  'From the passage, it can be inferred that logical completeness does not '\n",
      "  'necessarily help with efficient design of logic functions. In other words, '\n",
      "  'a single Boolean logic function can be expressed in many different ways. '\n",
      "  'Therefore, it is important for engineers to learn how to develop an '\n",
      "  'efficient implementation of a function, as well as how to determine whether '\n",
      "  'two logic expressions are identical without actually writing out truth '\n",
      "  'tables.'),\n",
      " (' How does the choice of state representation affect the implementation of '\n",
      "  'an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " (' Why is it important for the components of a digital system to be '\n",
      "  'compatible?\"]',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of our FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What are the inputs to a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What are the inputs to the counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What is the difference between a Gray code counter and a regular '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What is the next state value for S2?\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What are the next-state values for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (' How are the vertical lines carrying the current state values and their '\n",
      "  'inverses back to the next state logic inputs ordered in a three-bit Gray '\n",
      "  'code counter?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " (' How does adding a third bit to a Gray code counter increase design '\n",
      "  'complexity?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The design continues by choosing a state representation that makes sense to '\n",
      "  'a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.'),\n",
      " (' How can you reduce design complexity by making use of common algebraic '\n",
      "  'terms and sub-expressions?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " (' Why is it important to have a reasonable order when designing any logic '\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (\" How does the counter's implementation diagram simplify understanding the \"\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' What is the purpose of the vertical lines carrying the current state '\n",
      "  'values and their inverses back to the next state logic inputs?\"]',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (' What are the next-state values for S_2, S_1, and S_0?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' What is the equation for S_2^+?\\', \"\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (\" Given that we need three flip-flops, can we choose to use the counter's \"\n",
      "  'internal state directly as our output values?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " (' What is a fully-specified transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'Interrupts are more powerful than exceptions because they can occur '\n",
      "  'asynchronously with respect to the program. This means that the processor '\n",
      "  'can check for interrupts between instructions, which allows for more '\n",
      "  'flexibility in the design of the processor.'),\n",
      " (' What are the next-state logic equations?\", \\'\\\\n\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (\" What are the next-state values for S_2, S_1, and S_0?']\",\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " ('What happens in the next cycle?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " ('What could be going wrong?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The purpose of adding a few AND gates and a input is to create a logic '\n",
      "  'function that is more efficient in terms of area and power. This is done by '\n",
      "  'reducing the number of variables in the expression.'),\n",
      " ('What is the issue with the FSM getting into unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " ('What is the initial state of the three flip-flops in our implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " ('What is the first approach to making use of the flip-flop design?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of our FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the initial state of the three flip-flops in our '\n",
      "  'implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' How can we make use of the internal reset lines on the latches to force '\n",
      "  'each flip-flop into the 0 state?\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " (' How can we add multiplexers to each of our flip-flop inputs to choose '\n",
      "  \"between normal operation and forcing the FSM into a specific state?']\",\n",
      "  '\\n'\n",
      "  'Interrupts are more powerful than exceptions because they can occur '\n",
      "  'asynchronously with respect to the program. This means that the processor '\n",
      "  'can check for interrupts between instructions, which allows for more '\n",
      "  'flexibility in the design of the processor.'),\n",
      " (' What does the second version of the table imply about the buttons?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' What are the two states in the first column of the table?\\\\n',\n",
      "  '\\n'\n",
      "  \"The desired pattern is the one that represents the number in the 2's \"\n",
      "  \"complement representation. This is because the 2's complement \"\n",
      "  'representation is defined by choosing a set of integers balanced around '\n",
      "  \"zero from the groups. So, if we want to represent a number in the 2's \"\n",
      "  'complement representation, we need to choose the pattern that represents '\n",
      "  'the number in that representation.'),\n",
      " (' What are the four counting states?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' What are the four halted states?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the input behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " (' What is the output behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (\" What does the ``go'' button do?\\\\n\",\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (' How many input bits are there?\\', \" ',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " ('What would happen if we didn\\'t use a Gray code?\"]',\n",
      "  '\\n'\n",
      "  'The light should be red on one or both roads at all times. If a road has a '\n",
      "  'green light, the controller should show a yellow light before showing a red '\n",
      "  'light to give drivers some warning and allow them to slow down. Finally, '\n",
      "  'for fairness, the controller should alternate green lights between the two '\n",
      "  'roads.'),\n",
      " (\" What should happen if the user presses the ``halt'' button while in state \"\n",
      "  '{ COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'The design continues by choosing a state representation that makes sense to '\n",
      "  'a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'HALT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\"]',\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' How many states does an FSM need in order to have eight states?\\\\nA: 3 '\n",
      "  '\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the right strategy for choosing a representation?\\\\nA: The right '\n",
      "  'strategy is to start by selecting a representation that makes sense to a '\n",
      "  \"human, even if it requires more bits than are strictly necessary.', '\\\\n\",\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' What are the benefits of using abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways. Learning how to develop an efficient implementation of a '\n",
      "  'function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that students will learn in the coming months.'),\n",
      " (' Why is it important to start with a representation that makes sense to a '\n",
      "  'human?\\\\n',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (' What is the value of S_2 when the counter is in the HALT A state and '\n",
      "  'HOLD=1?\\\\n',\n",
      "  '\\n'\n",
      "  \"The desired pattern is the one that represents the number in the 2's \"\n",
      "  \"complement representation. This is because the 2's complement \"\n",
      "  'representation is defined by choosing a set of integers balanced around '\n",
      "  \"zero from the groups. So, if we want to represent a number in the 2's \"\n",
      "  'complement representation, we need to choose the pattern that represents '\n",
      "  'the number in that representation.'),\n",
      " (' What is the value of S_1S_0 when the counter is in the COUNT A state and '\n",
      "  \"HOLD=1?', '\\\\n\\\\n\",\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' What is the value of HOLD when the counter is counting?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.')]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "[('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " ('What is a multiplexer?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways, and learning how to develop an efficient implementation of '\n",
      "  'a function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that you will start to learn in the coming months.'),\n",
      " ('What is the design process for a digital FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The transition diagram for the color sequencer is a loop of six states, '\n",
      "  'with the two remaining states converging into the loop after a single '\n",
      "  'cycle. The lights are all red in both of these states, which is necessary '\n",
      "  'for safety. The timer is set only when the state S changes, and the '\n",
      "  'duration of each state is calculated by analyzing the muxes.'),\n",
      " ('What is a multiplexer?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' How are next-state variables and output signals implemented in a FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'There are four states in the second version of the table. The states are A, '\n",
      "  'B, C, and D. A and B are both in the ON state, while C and D are both in '\n",
      "  'the OFF state.'),\n",
      " (' How does one use abstraction to simplify an implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' Why is it important to make implicit assumptions clear in the design '\n",
      "  'process?\\\\n',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (\" How does the choice of an FSM's input and output behavior affect the \"\n",
      "  'design process?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' What is a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The design continues by choosing a state representation that makes sense to '\n",
      "  'a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (' What is the transition diagram for a two-bit Gray code counter?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (\" How do you develop the implementation for a Gray code counter?', '\",\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (' What is the purpose of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What are some applications of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " (' What are the inputs and outputs of a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'Logical completeness does not necessarily help with efficient design of '\n",
      "  'logic functions. A single Boolean logic function can be expressed in many '\n",
      "  'different ways. Learning how to develop an efficient implementation of a '\n",
      "  'function as well as how to determine whether two logic expressions are '\n",
      "  'identical without actually writing out truth tables are important '\n",
      "  'engineering skills that students will learn in the coming months.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (\" How do you design a Gray code counter?']\",\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the fully-specified transition diagram for a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'One possibility is that the FSM is not resetting properly, so it does not '\n",
      "  'start from the expected initial state. Another possibility is that there is '\n",
      "  'a race condition in the FSM, so that it can reach an unexpected state if '\n",
      "  'the inputs change too quickly.'),\n",
      " (' What is the equation for the next-state logic of a three-bit Gray code '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' What is the implementation diagram for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " (' What is a K-map?\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What is the purpose of an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' What is the difference between a next-state table and a transition '\n",
      "  'diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'The purpose of adding a few AND gates and a input is to create a logic '\n",
      "  'function that is more efficient in terms of area and power. This is done by '\n",
      "  'reducing the number of variables in the expression.'),\n",
      " (' What is the purpose of an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (' What are the benefits of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S0 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1. The top mux selects B when S_0=1, and '\n",
      "  'selects C when S_0=0.'),\n",
      " (' What are the disadvantages of using an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (' How do you design an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (\" How do you implement an FSM?']\",\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (' What is the two-bit Gray code?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. In making this choice, engineers typically '\n",
      "  'consider a variety of factors, including cost, performance, '\n",
      "  'manufacturability, and reliability.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (' What do the states represent in the transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (' What does the uninterrupted counting cycle represent?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " ('What is the output behavior?\\\\n ',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " ('What is the purpose of using a Gray code?\\\\n ',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " (' What should happen if the user presses both buttons while in state { HALT '\n",
      "  'A}?\", \"\\\\n',\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model captures the intent of the description and is not particularly '\n",
      "  'thorough nor exact.'),\n",
      " (' How do you determine what should happen if a user presses both buttons '\n",
      "  '(HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' Why is it important to consider all possible input conditions from all '\n",
      "  'possible states?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' How can a transition diagram help with this process?\\\\n',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (' How can the state table form make the missing parts of the specification '\n",
      "  'even more obvious?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (\" What should happen if a user presses the ``go'' button (HG=01)?\\\\n\",\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' How does the choice of state representation affect design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. In making this choice, engineers typically '\n",
      "  'consider a variety of factors, including cost, performance, '\n",
      "  'manufacturability, and reliability.'),\n",
      " (' What is the right strategy for selecting a state representation?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' Why is it often best to start by selecting a representation that makes '\n",
      "  'sense to a human?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " (' How can the use of abstraction in selecting a state representation lead to '\n",
      "  \"a better design?', '\\\\n\",\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' How does the number of state bits affect the design complexity?\\\\n',\n",
      "  '\\n'\n",
      "  \"The choice of representation for an FSM's states can affect the design \"\n",
      "  'complexity because it determines how many bits are needed to represent each '\n",
      "  'state. If more bits are needed to represent a state, then the design will '\n",
      "  'be more complex.'),\n",
      " (' Why is it important to use abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  \"Pressing the ``halt'' button does nothing when the counter is halted. The \"\n",
      "  \"counter remains in the same state until the ``go'' button is pressed.\"),\n",
      " (' How does the choice of state representation affect the design of the '\n",
      "  'FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (' How does the use of abstraction in selecting a representation impact the '\n",
      "  \"design metrics?']\",\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What is the value of HOLD when the counter is in the COUNT A state and '\n",
      "  'S_2=0?\\\\n',\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (' What is the value of HOLD when the counter is in the HALT A state and '\n",
      "  'S_2=1?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' What is the value of S_2 when the counter is in the COUNT A state and '\n",
      "  'HOLD=0?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " (' What is the purpose of the HOLD variable?\\\\n',\n",
      "  '\\n'\n",
      "  'A counter that is \"counting\" is in the process of incrementing, while a '\n",
      "  'counter that is \"halted\" is not incrementing.'),\n",
      " ('What are the concrete aspects of our first few examples?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (\"How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\", \\'\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " ('What are the concrete aspects of the design process?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " ('What is an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " ('What is the need for FSM initialization?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' How is a digital FSM designed from an abstract model?\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " (' What is the design process for a counter with a number of states that is '\n",
      "  'not a power of two?\\\\n',\n",
      "  '\\n'\n",
      "  'One possibility is that the FSM is not resetting properly, so it does not '\n",
      "  'start from the expected initial state. Another possibility is that there is '\n",
      "  'a race condition in the FSM, so that it can reach an unexpected state if '\n",
      "  'the inputs change too quickly.'),\n",
      " (\" How does the choice of representation for the FSM's internal state affect \"\n",
      "  'the complexity of the implementation?\"]',\n",
      "  '\\n'\n",
      "  'The design continues by choosing a state representation that makes sense to '\n",
      "  'a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.'),\n",
      " (' How does the choice of state representation affect the implementation of '\n",
      "  'an FSM?\\\\n',\n",
      "  '\\n'\n",
      "  'The passage states that power consumption is an important metric that '\n",
      "  'engineers must take into account in their designs. However, in some cases, '\n",
      "  'such as desktop and high-end server processors, other metrics (such as '\n",
      "  'performance) may be so important that we always want to operate at the edge '\n",
      "  'of the interesting range. This could be what is going wrong, as engineers '\n",
      "  'are not taking power consumption into account as much as they should be.'),\n",
      " (' Why is it important for the components of a digital system to be '\n",
      "  'compatible?\"]',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What are the inputs to a Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'System calls are initiated with a trap instruction, and system calls are '\n",
      "  'also known as traps. With many architectures, a system call places the '\n",
      "  'processor in privileged or kernel mode, and the instructions that implement '\n",
      "  'the call are considered to be part of the operating system.'),\n",
      " (' What are the inputs to the counter?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\"),\n",
      " (' What is the difference between a Gray code counter and a regular '\n",
      "  'counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The transition diagram for the color sequencer is a loop of six states, '\n",
      "  'with the two remaining states converging into the loop after a single '\n",
      "  'cycle. The lights are all red in both of these states, which is necessary '\n",
      "  'for safety. The timer is set only when the state S changes, and the '\n",
      "  'duration of each state is calculated by analyzing the muxes.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What is the next state value for S2?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What is the internal state value for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the output for the third bit gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S0 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1. The top mux selects B when S_0=1, and '\n",
      "  'selects C when S_0=0.'),\n",
      " (' What are the next-state values for a three-bit Gray code counter?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (' How are the vertical lines carrying the current state values and their '\n",
      "  'inverses back to the next state logic inputs ordered in a three-bit Gray '\n",
      "  'code counter?\\', \"\\\\n',\n",
      "  '\\n'\n",
      "  \"If the ``halt'' button is pressed (HG=10), the counter remains halted in \"\n",
      "  \"state { HALT A}. If both buttons are pressed (HG=11), ``halt'' overrides \"\n",
      "  \"``go,'' but does nothing special if it alone is pressed while the counter \"\n",
      "  'is halted. Thus, input patterns HG=10 and HG=11 also take state { HALT A} '\n",
      "  'back to itself.'),\n",
      " (' How does adding a third bit to a Gray code counter increase design '\n",
      "  'complexity?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " (' How can you reduce design complexity by making use of common algebraic '\n",
      "  'terms and sub-expressions?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The design for the counter is completed by applying the same decisions that '\n",
      "  'were made for the { COUNT A} state to all of the other counting states, and '\n",
      "  'the decisions that were made for the { HALT A} state to all of the other '\n",
      "  'halted states. This results in a design in which states are labeled with '\n",
      "  'both internal state and outputs (S_2S_1S_0/Z_1Z_0).'),\n",
      " (' Why is it important to have a reasonable order when designing any logic '\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (\" How does the counter's implementation diagram simplify understanding the \"\n",
      "  'diagram?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What is the purpose of the vertical lines carrying the current state '\n",
      "  'values and their inverses back to the next state logic inputs?\"]',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' What are the next-state values for S_2, S_1, and S_0?\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " (' What is the equation for S_2^+?\\', \"\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to identify metrics that have no '\n",
      "  'practical impact in current technology, set threshold values for other '\n",
      "  'metrics to simplify reasoning about them, eliminate redundant metrics, '\n",
      "  'calculate linear sums to reduce the count of metrics, and, finally, make '\n",
      "  'use of the notion of Pareto optimality.'),\n",
      " (\" Given that we need three flip-flops, can we choose to use the counter's \"\n",
      "  'internal state directly as our output values?\\\\n',\n",
      "  '\\n'\n",
      "  'The purpose of adding a few AND gates and a input is to create a logic '\n",
      "  'function that is more efficient in terms of area and power. This is done by '\n",
      "  'reducing the number of variables in the expression.'),\n",
      " (' What is a fully-specified transition diagram?\\\\n',\n",
      "  '\\n'\n",
      "  'The light sometimes glows cyan or red briefly before appearing white '\n",
      "  'because the controller must ensure that the lights on one or both roads are '\n",
      "  'red at all times. Similarly, if a road has a green light, the controller '\n",
      "  'should show a yellow light before showing a red light to give drivers some '\n",
      "  'warning and allow them to slow down.'),\n",
      " (' What are the next-state logic equations?\", \\'\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The design continues by choosing a state representation that makes sense to '\n",
      "  'a human, even if it requires more bits than are strictly necessary. The '\n",
      "  'resulting implementation will be easier to design and to debug than an '\n",
      "  'implementation in which only the global behavior has any meaning.'),\n",
      " (' What is the color mapping for a three-bit RGB encoding system?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S2 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1.'),\n",
      " (\" What are the next-state values for S_2, S_1, and S_0?']\",\n",
      "  '\\n'\n",
      "  'The fifth step in the design process is to select an internal '\n",
      "  'representation for the bits necessary to encode the state of the FSM. In '\n",
      "  'practice, for small designs, this representation can be selected by a '\n",
      "  'computer in such a way as to optimize the implementation. However, for '\n",
      "  'large designs, such as the LC-3 instruction set architecture that we study '\n",
      "  'later in this class, humans do most of the work by hand.'),\n",
      " ('What happens in the next cycle?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " ('What could be going wrong?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " ('What is the issue with the FSM getting into unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  'There are a few possible ways to answer this question. One way would be to '\n",
      "  \"say that if the user presses the ``halt'' button while in state { HALT A}, \"\n",
      "  'the system should reset to state { COUNT A}. Another way to answer this '\n",
      "  \"question would be to say that if the user presses the ``halt'' button while \"\n",
      "  'in state { HALT A}, the system should remain in state { HALT A}.'),\n",
      " ('How can the FSM ever get into the unexpected states?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " ('What is the initial state of the three flip-flops in our implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " ('What is the first approach to making use of the flip-flop design?\\\\n',\n",
      "  '\\n'\n",
      "  'If a user presses the \"go\" button (HG=01), the ice cream cup will overflow. '\n",
      "  'This is because the outputs are C_L=11 and C_M=10, which means that the '\n",
      "  'dispenser will release a full serving of each flavor, or two servings '\n",
      "  'total.'),\n",
      " (' What is the initial state of the three flip-flops in our '\n",
      "  'implementation?\\\\n',\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' How can we make use of the internal reset lines on the latches to force '\n",
      "  'each flip-flop into the 0 state?\\\\n',\n",
      "  '\\n'\n",
      "  'When a Turing machine is given an input, it either finishes in a finite '\n",
      "  'number of steps, or it does not. If it does not finish in a finite number '\n",
      "  'of steps, the machine is said to be \"halted.\"'),\n",
      " (' How can we add multiplexers to each of our flip-flop inputs to choose '\n",
      "  \"between normal operation and forcing the FSM into a specific state?']\",\n",
      "  '\\n'\n",
      "  'There are two control buttons: one for the east-west road and one for the '\n",
      "  'north-south road.'),\n",
      " (' What does the second version of the table imply about the buttons?\\\\n',\n",
      "  '\\n'\n",
      "  'The third step in the design process is to evaluate the design using '\n",
      "  'multiple metrics. This includes identifying metrics that have no practical '\n",
      "  'impact in current technology, setting threshold values for other metrics to '\n",
      "  'simplify reasoning about them, eliminating redundant metrics, calculating '\n",
      "  'linear sums to reduce the count of metrics, and making use of the notion of '\n",
      "  'Pareto optimality.'),\n",
      " (' What are the two states in the first column of the table?\\\\n',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (' What are the four counting states?\\\\n',\n",
      "  '\\n'\n",
      "  'From the passage, it can be inferred that logical completeness does not '\n",
      "  'necessarily help with efficient design of logic functions. In other words, '\n",
      "  'a single Boolean logic function can be expressed in many different ways. '\n",
      "  'Therefore, it is important for engineers to learn how to develop an '\n",
      "  'efficient implementation of a function, as well as how to determine whether '\n",
      "  'two logic expressions are identical without actually writing out truth '\n",
      "  'tables.'),\n",
      " (' What are the four halted states?\\\\n',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " (' What is the input behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'From the passage, it can be inferred that logical completeness does not '\n",
      "  'necessarily help with efficient design of logic functions. In other words, '\n",
      "  'a single Boolean logic function can be expressed in many different ways. '\n",
      "  'Therefore, it is important for engineers to learn how to develop an '\n",
      "  'efficient implementation of a function, as well as how to determine whether '\n",
      "  'two logic expressions are identical without actually writing out truth '\n",
      "  'tables.'),\n",
      " (' What is the output behavior?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S1 is 1. This is because the value of S1 is '\n",
      "  'determined by the value of S0, and the value of S0 is 1.'),\n",
      " (\" What does the ``go'' button do?\\\\n\",\n",
      "  '\\n'\n",
      "  'The first step in the design process is to develop an abstract model. This '\n",
      "  'model is a translation of the human language description into a model with '\n",
      "  'states and desired behavior. The model is not particularly thorough or '\n",
      "  'exact at this stage.'),\n",
      " (' What is the purpose of a Gray code?\\\\n',\n",
      "  '\\n'\n",
      "  'The next state value for S0 is 0. This is because the timer is set only '\n",
      "  'when the state S changes, and we can find the duration of each state by '\n",
      "  'analyzing the muxes. The bottom mux selects A when S_2=0, and  selects the '\n",
      "  'output of the top mux when S_2=1. The top mux selects B when S_0=1, and '\n",
      "  'selects C when S_0=0.'),\n",
      " (' How many input bits are there?\\', \" ',\n",
      "  '\\n'\n",
      "  'The design of the counter includes eight states, with three state bits used '\n",
      "  'to keep track of the current state. The choice of representation for an '\n",
      "  \"FSM's states can dramatically affect the design complexity. The right \"\n",
      "  'strategy is thus often to start by selecting a representation that makes '\n",
      "  'sense to a human, even if it requires more bits than are strictly '\n",
      "  'necessary.'),\n",
      " ('What would happen if we didn\\'t use a Gray code?\"]',\n",
      "  '\\n'\n",
      "  \"The ``halt'' button on the ice cream dispenser stops the machine from \"\n",
      "  'dispensing any more ice cream. This is useful if the user wants to stop the '\n",
      "  'machine from dispensing more ice cream, or if the machine is malfunctioning '\n",
      "  'and needs to be stopped.'),\n",
      " (\" What should happen if the user presses the ``halt'' button while in state \"\n",
      "  '{ COUNT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'One possibility is that the FSM is not resetting properly, so it does not '\n",
      "  'start from the expected initial state. Another possibility is that there is '\n",
      "  'a race condition in the FSM, so that it can reach an unexpected state if '\n",
      "  'the inputs change too quickly.'),\n",
      " (\" What should happen if the user presses the ``go'' button while in state { \"\n",
      "  'HALT A}?\\\\n',\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " (\" What if the ``halt'' button is pressed (HG=10), or both buttons are \"\n",
      "  'pressed (HG=11)?\"]',\n",
      "  '\\n'\n",
      "  'The FSM is initialized to one of the six states in the desired loop. This '\n",
      "  'ensures that the lights on both roads are not red when cars are waiting on '\n",
      "  'one of the roads.'),\n",
      " (' How many states does an FSM need in order to have eight states?\\\\nA: 3 '\n",
      "  '\\\\n\\\\n',\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What is the right strategy for choosing a representation?\\\\nA: The right '\n",
      "  'strategy is to start by selecting a representation that makes sense to a '\n",
      "  \"human, even if it requires more bits than are strictly necessary.', '\\\\n\",\n",
      "  '\\n'\n",
      "  'The second step in the design process is to think carefully about metrics '\n",
      "  'of possible interest. Once you have a set of metrics that you feel is '\n",
      "  'complete, your next step is to get rid of as many as you can.'),\n",
      " (' What are the benefits of using abstraction when selecting a state '\n",
      "  'representation?\\\\n',\n",
      "  '\\n'\n",
      "  'The fourth step in the design process is to choose a particular design from '\n",
      "  'the set of possible designs. This choice is made based on a number of '\n",
      "  'factors, including the objectives of the design, the constraints of the '\n",
      "  'problem, and the preferences of the designer.'),\n",
      " (' Why is it important to start with a representation that makes sense to a '\n",
      "  'human?\\\\n',\n",
      "  '\\n'\n",
      "  'From the passage, it can be inferred that logical completeness does not '\n",
      "  'necessarily help with efficient design of logic functions. In other words, '\n",
      "  'a single Boolean logic function can be expressed in many different ways. '\n",
      "  'Therefore, it is important for engineers to learn how to develop an '\n",
      "  'efficient implementation of a function, as well as how to determine whether '\n",
      "  'two logic expressions are identical without actually writing out truth '\n",
      "  'tables.'),\n",
      " (' What is the value of S_2 when the counter is in the HALT A state and '\n",
      "  'HOLD=1?\\\\n',\n",
      "  '\\n'\n",
      "  'The initial state of the three flip-flops in our implementation is 0s and '\n",
      "  '1s. We can use the INIT input to choose between normal operation (INIT=0) '\n",
      "  'of the FSM and forcing the FSM into the next state given by I_2I_1I_0 (when '\n",
      "  'INIT=1).'),\n",
      " (' What is the value of S_1S_0 when the counter is in the COUNT A state and '\n",
      "  \"HOLD=1?', '\\\\n\\\\n\",\n",
      "  '\\n'\n",
      "  'The value of HOLD when the counter is halted is the value of the last input '\n",
      "  'given to the machine.'),\n",
      " (' What is the value of HOLD when the counter is counting?\\\\n',\n",
      "  \"\\nPressing the ``go'' button causes the counter to start counting.\")]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "query_doc_pairs = [[] for _ in  range(4)]\n",
    "import pprint\n",
    "\n",
    "for row in triplets:\n",
    "    # TODO @josh\n",
    "    # row[0] = query\n",
    "    # row[1] = pos\n",
    "    # row[2] = neg\n",
    "    query_text = row[0]\n",
    "    # pos\n",
    "    query_doc_pairs[0].append((query_text, row[1]))\n",
    "    # negs\n",
    "    for neg_id, neg in enumerate(row[2]):\n",
    "        query_doc_pairs[1+neg_id].append((query_text, neg))\n",
    "for row in query_doc_pairs:\n",
    "    pprint.pprint(row)\n",
    "    print('\\n\\n\\n\\n\\n')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.10.8 ('fine')",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.8"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "97442e410859f4c8af42b8c1a3c04aed664916046bf9c54b21f43f1a6473afd8"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
