
---------- Begin Simulation Statistics ----------
final_tick                                 1083302400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183880                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   319411                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.14                       # Real time elapsed on the host
host_tick_rate                               97205853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2049221                       # Number of instructions simulated
sim_ops                                       3559645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001083                       # Number of seconds simulated
sim_ticks                                  1083302400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434921                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24311                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461460                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237046                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434921                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197875                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487267                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11074                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12210                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2352139                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1928055                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24393                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341698                       # Number of branches committed
system.cpu.commit.bw_lim_events                590262                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891831                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2049221                       # Number of instructions committed
system.cpu.commit.committedOps                3559645                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2315861                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722985                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1151237     49.71%     49.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177734      7.67%     57.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169021      7.30%     64.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227607      9.83%     74.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       590262     25.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2315861                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9268                       # Number of function calls committed.
system.cpu.commit.int_insts                   3505479                       # Number of committed integer instructions.
system.cpu.commit.loads                        487426                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2802395     78.73%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1531      0.04%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468388     13.16%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157325      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3559645                       # Class of committed instruction
system.cpu.commit.refs                         656820                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2049221                       # Number of Instructions Simulated
system.cpu.committedOps                       3559645                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.321603                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.321603                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7699                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33345                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48225                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4343                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022839                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4668963                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   290053                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1133196                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24460                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88313                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571839                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2014                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189954                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      487267                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    237779                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2208923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4642                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2825272                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           598                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179919                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             324761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248120                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043207                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2558861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1218904     47.63%     47.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73559      2.87%     50.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58210      2.27%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74953      2.93%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1133235     44.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2558861                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118661                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64806                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4315600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4514400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4544400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77696800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77643600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77627600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77672400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1642340800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28822                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372653                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.512945                       # Inst execution rate
system.cpu.iew.exec_refs                       763512                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189943                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  680915                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604201                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               642                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200625                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4451402                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573569                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34519                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4097443                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3275                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9727                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24460                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15795                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39832                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116773                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31230                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8104                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5752035                       # num instructions consuming a value
system.cpu.iew.wb_count                       4075385                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566463                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3258314                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.504800                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4082271                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6351440                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3524980                       # number of integer regfile writes
system.cpu.ipc                               0.756657                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756657                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26110      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3236059     78.32%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1553      0.04%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41837      1.01%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4257      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6777      0.16%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14871      0.36%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13650      0.33%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7024      0.17%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1986      0.05%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559489     13.54%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178898      4.33%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24451      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13765      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4131965                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88983                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179215                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85825                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127578                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4016872                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10661874                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3989560                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5215650                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4450288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4131965                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18301                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            382                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2558861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669345                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1162680     45.44%     45.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172663      6.75%     52.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298706     11.67%     63.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337358     13.18%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587454     22.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2558861                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.525692                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      237879                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11534                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4219                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604201                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200625                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1545181                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2708257                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  830232                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4887046                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46594                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340183                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25371                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6452                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12007852                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4593935                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6289729                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1163105                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72508                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24460                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                181313                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1402660                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150711                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7301347                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19568                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                873                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205723                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            922                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6177075                       # The number of ROB reads
system.cpu.rob.rob_writes                     9146873                       # The number of ROB writes
system.cpu.timesIdled                            1482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37556                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              409                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          785                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            785                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              163                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1341                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7885                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1341                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12003                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  939840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13344                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11202378                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28981922                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17340                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4105                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23334                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1087                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2078                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2078                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17340                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7617                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49355                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56972                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1251648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1419520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10390                       # Total snoops (count)
system.l2bus.snoopTraffic                       85952                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29806                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013990                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117453                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29389     98.60%     98.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                      417      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29806                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20151600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18613667                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3150399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       234455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234455                       # number of overall hits
system.cpu.icache.overall_hits::total          234455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3323                       # number of overall misses
system.cpu.icache.overall_misses::total          3323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166780800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166780800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166780800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166780800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       237778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       237778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237778                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013975                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013975                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013975                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013975                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50189.828468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50189.828468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50189.828468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50189.828468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2625                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2625                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2625                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2625                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132926000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132926000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50638.476190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50638.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50638.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50638.476190                       # average overall mshr miss latency
system.cpu.icache.replacements                   2369                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166780800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166780800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       237778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50189.828468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50189.828468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132926000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132926000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50638.476190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50638.476190                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.458856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              211899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.446602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.458856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            478181                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           478181                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665482                       # number of overall hits
system.cpu.dcache.overall_hits::total          665482                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34811                       # number of overall misses
system.cpu.dcache.overall_misses::total         34811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1688258399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1688258399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1688258399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1688258399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       700293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       700293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       700293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       700293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049709                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049709                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049709                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48497.842607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48497.842607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48497.842607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48497.842607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.070081                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1741                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2764                       # number of writebacks
system.cpu.dcache.writebacks::total              2764                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576607599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576607599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576607599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241064744                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    817672343                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45827.976395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45827.976395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45827.976395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57246.436476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48691.260823                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1583667600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1583667600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48434.645380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48434.645380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45226.580350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45226.580350                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167286                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104590799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104590799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49475.307001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49475.307001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101547599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101547599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48867.949471                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48867.949471                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4211                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4211                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241064744                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241064744                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57246.436476                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57246.436476                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.413465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.082630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.512895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   225.900570                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1417379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1417379                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             806                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4986                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          892                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6684                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            806                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4986                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          892                       # number of overall hits
system.l2cache.overall_hits::total               6684                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1817                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7596                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3319                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12732                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1817                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7596                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3319                       # number of overall misses
system.l2cache.overall_misses::total            12732                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122980000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519339200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231238186                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    873557386                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122980000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519339200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231238186                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    873557386                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2623                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12582                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4211                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19416                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2623                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12582                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4211                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19416                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.692718                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603720                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.788174                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655748                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.692718                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603720                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.788174                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655748                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67682.993946                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68370.089521                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69671.041277                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68611.167609                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67682.993946                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68370.089521                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69671.041277                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68611.167609                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1341                       # number of writebacks
system.l2cache.writebacks::total                 1341                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           23                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1817                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7588                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3296                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12701                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1817                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7588                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3296                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          643                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13344                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108444000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458393200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204076609                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    770913809                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108444000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458393200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204076609                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38716181                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809629990                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.692718                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603084                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782712                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654151                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.692718                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603084                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782712                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687268                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59682.993946                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60410.279389                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61916.446905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60697.095426                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59682.993946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60410.279389                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61916.446905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60211.790047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60673.710282                       # average overall mshr miss latency
system.l2cache.replacements                      9301                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2764                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2764                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2764                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2764                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          643                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          643                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38716181                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38716181                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60211.790047                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60211.790047                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          734                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              734                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92830400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92830400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646776                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646776                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69070.238095                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69070.238095                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82044400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82044400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645332                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645332                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61181.506339                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61181.506339                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          806                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4252                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5950                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1817                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3319                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11388                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122980000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426508800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231238186                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    780726986                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4211                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17338                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.692718                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595202                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.788174                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656823                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67682.993946                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68219.577735                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69671.041277                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68556.988584                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1817                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3296                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11360                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108444000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376348800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204076609                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    688869409                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.692718                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594726                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782712                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655208                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59682.993946                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60244.725468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61916.446905                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60639.912764                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.970572                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25210                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9301                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.710461                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.094306                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   282.412922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2362.738072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.949334                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.775938                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002953                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068948                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576840                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904778                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1183                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2913                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          934                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1889                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.288818                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313773                       # Number of tag accesses
system.l2cache.tags.data_accesses              313773                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1083302400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       210944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        41152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1817                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7588                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3296                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          643                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13344                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1341                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1341                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107345834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448288493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194723099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37987546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788344972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107345834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107345834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79224416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79224416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79224416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107345834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448288493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194723099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37987546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867569388                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3203611600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375101                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                   591909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.35                       # Real time elapsed on the host
host_tick_rate                               63579402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12509090                       # Number of instructions simulated
sim_ops                                      19739516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002120                       # Number of seconds simulated
sim_ticks                                  2120309200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               269099                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6265                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269375                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             268306                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          269099                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              793                       # Number of indirect misses.
system.cpu.branchPred.lookups                  269528                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      64                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  42198777                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8280386                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6265                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     268864                       # Number of branches committed
system.cpu.commit.bw_lim_events               3493582                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          133181                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10459869                       # Number of instructions committed
system.cpu.commit.committedOps               16179871                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5262201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.074735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.355261                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        58187      1.11%      1.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1375811     26.15%     27.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       174131      3.31%     30.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       160490      3.05%     33.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3493582     66.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5262201                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        680                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                  16173437                       # Number of committed integer instructions.
system.cpu.commit.loads                       1646485                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         6295      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13678337     84.54%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1646369     10.18%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         848141      5.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          360      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16179871                       # Class of committed instruction
system.cpu.commit.refs                        2494986                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10459869                       # Number of Instructions Simulated
system.cpu.committedOps                      16179871                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.506772                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.506772                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                179502                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16380675                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   731843                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4268481                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6334                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                111187                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1661575                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      848664                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      269528                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    830173                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4453805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   229                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10614681                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12668                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050847                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             837208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             268370                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.002478                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5297347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.097362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.494060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   848778     16.02%     16.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19011      0.36%     16.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   529932     10.00%     26.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   269576      5.09%     31.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3630050     68.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5297347                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       927                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      393                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    913170800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    913170800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    913170800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    913170800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    913170400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    913170400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    251128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    251050400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    251128400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    251008000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6483476400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6280                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   269010                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.058875                       # Inst execution rate
system.cpu.iew.exec_refs                      2510235                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     848664                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   29855                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1672243                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               849459                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16313053                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1661571                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               648                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              16214404                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   106                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6334                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   115                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            18577                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25758                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          959                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          203                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6077                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  46505420                       # num instructions consuming a value
system.cpu.iew.wb_count                      16206378                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.307590                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14304623                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.057361                       # insts written-back per cycle
system.cpu.iew.wb_sent                       16206581                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 39466793                       # number of integer regfile reads
system.cpu.int_regfile_writes                15082270                       # number of integer regfile writes
system.cpu.ipc                               1.973272                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.973272                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6361      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13697562     84.47%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 20      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1661730     10.25%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              848488      5.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             204      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            365      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               16215052                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     857                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1722                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          810                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1334                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16207834                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           37725908                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     16205568                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16444970                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16313032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  16215052                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          133181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       615511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5297347                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.060976                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.966135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               62633      1.18%      1.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              204266      3.86%      5.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1332062     25.15%     30.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1446882     27.31%     57.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2251504     42.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5297347                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.058998                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      830173                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            667198                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           487609                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1672243                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              849459                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3048326                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5300773                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   41935                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23320204                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  91462                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   789210                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     42                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              85543374                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16355650                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23573702                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4322273                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    362                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6334                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                137244                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   253496                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1318                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         39845610                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            351                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    303210                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18081671                       # The number of ROB reads
system.cpu.rob.rob_writes                    32661262                       # The number of ROB writes
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            139                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            89                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                44                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      44    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  44                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              94500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               103                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             70                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                44                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                114                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.026316                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.160779                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      111     97.37%     97.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  114                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63196                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       830130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           830130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       830130                       # number of overall hits
system.cpu.icache.overall_hits::total          830130                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             43                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total            43                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2426800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2426800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2426800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2426800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       830173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       830173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       830173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       830173                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56437.209302                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56437.209302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56437.209302                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56437.209302                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2217200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2217200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2217200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2217200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58347.368421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58347.368421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58347.368421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58347.368421                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       830130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          830130                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            43                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2426800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2426800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       830173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       830173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56437.209302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56437.209302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2217200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2217200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58347.368421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58347.368421                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.810811                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1660383                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1660383                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2491435                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2491435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2491435                       # number of overall hits
system.cpu.dcache.overall_hits::total         2491435                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           59                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           59                       # number of overall misses
system.cpu.dcache.overall_misses::total            59                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2384400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2384400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2384400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2384400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491494                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40413.559322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40413.559322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40413.559322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40413.559322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           30                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1059200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1059200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1059200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1087996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36524.137931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36524.137931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36524.137931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33999.875000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     32                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1642934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1642934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2384400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2384400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1642993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1642993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000036                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40413.559322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40413.559322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1059200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1059200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36524.137931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36524.137931                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       848501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         848501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       848501                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       848501                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.781250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.997334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   182.002666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.822263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.177737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4983020                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4983020                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            31                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                45                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           31                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               45                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2114000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       898400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3012400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2114000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       898400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3012400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           38                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           38                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.815789                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.482759                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.642857                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.815789                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.482759                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.642857                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68193.548387                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64171.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66942.222222                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68193.548387                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64171.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66942.222222                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1874000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       786400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2660400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1874000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       786400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2660400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.815789                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.642857                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.815789                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.642857                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60451.612903                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56171.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        59120                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60451.612903                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56171.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        59120                       # average overall mshr miss latency
system.l2cache.replacements                        44                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2114000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       898400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3012400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.815789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482759                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.642857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68193.548387                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64171.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66942.222222                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1874000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       786400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2660400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.815789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60451.612903                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56171.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        59120                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    180                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   44                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.090909                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.001535                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   943.636947                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1952.349021                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   993.012497                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.230380                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476648                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.042725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1170                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2926                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2926                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285645                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714355                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1156                       # Number of tag accesses
system.l2cache.tags.data_accesses                1156                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2120309200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             905528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             422580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1328108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        905528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            905528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           60369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 60369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           60369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            905528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            422580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1388477                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3291354800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11785515                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 18654556                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.07                       # Real time elapsed on the host
host_tick_rate                               81669723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12661063                       # Number of instructions simulated
sim_ops                                      20041554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000088                       # Number of seconds simulated
sim_ticks                                    87743200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34292                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1955                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32733                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14660                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34292                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            19632                       # Number of indirect misses.
system.cpu.branchPred.lookups                   38206                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2566                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1548                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    177185                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    99403                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2010                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      30901                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46586                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           38338                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               151973                       # Number of instructions committed
system.cpu.commit.committedOps                 302038                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       170182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.774794                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.667396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        62908     36.97%     36.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24738     14.54%     51.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16894      9.93%     61.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19056     11.20%     72.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        46586     27.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       170182                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13428                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2267                       # Number of function calls committed.
system.cpu.commit.int_insts                    292630                       # Number of committed integer instructions.
system.cpu.commit.loads                         40552                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1384      0.46%      0.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           224382     74.29%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             974      0.32%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.11%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            591      0.20%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.11%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.06%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1801      0.60%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1920      0.64%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3733      1.24%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.04%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           38202     12.65%     90.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24528      8.12%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2350      0.78%     99.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1206      0.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            302038                       # Class of committed instruction
system.cpu.commit.refs                          66286                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      151973                       # Number of Instructions Simulated
system.cpu.committedOps                        302038                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.443401                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.443401                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           92                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          216                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          388                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26672                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 354979                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    54405                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     95629                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2036                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2482                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       44217                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27290                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                       38206                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27240                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        123352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   671                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         184883                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           337                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4072                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.174172                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              55435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              17226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.842837                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             181224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.020224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    79032     43.61%     43.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8537      4.71%     48.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5135      2.83%     51.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6774      3.74%     54.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    81746     45.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               181224                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     21104                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    11458                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16205600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       273600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       274000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       107600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       107600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       107600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       107600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       804000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       822800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       820800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7254800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7256000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7248800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7255600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      130465200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2433                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    32565                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.482057                       # Inst execution rate
system.cpu.iew.exec_refs                        71460                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27251                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15912                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 46223                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                292                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                48                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                28673                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              340361                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 44209                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2978                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                325101                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   253                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2036                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   333                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2894                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5673                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2939                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2151                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            282                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    367488                       # num instructions consuming a value
system.cpu.iew.wb_count                        323784                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617715                       # average fanout of values written-back
system.cpu.iew.wb_producers                    227003                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.476053                       # insts written-back per cycle
system.cpu.iew.wb_sent                         324436                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   484914                       # number of integer regfile reads
system.cpu.int_regfile_writes                  253420                       # number of integer regfile writes
system.cpu.ipc                               0.692808                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.692808                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1916      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                243086     74.09%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  977      0.30%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   392      0.12%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 696      0.21%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 380      0.12%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  198      0.06%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1949      0.59%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1993      0.61%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3763      1.15%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.06%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                42255     12.88%     90.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26230      8.00%     98.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2645      0.81%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1408      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 328076                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14429                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               28895                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14185                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              16414                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 311731                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             809213                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       309599                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            362311                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     339929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    328076                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 432                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           38334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               729                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            238                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        52197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        181224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.810334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.605801                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               64228     35.44%     35.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19552     10.79%     46.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25668     14.16%     60.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29916     16.51%     76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               41860     23.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          181224                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.495619                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       27298                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           105                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1319                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              751                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                46223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28673                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  139524                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           219358                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   18772                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                340945                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    822                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    56155                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    877                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    63                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                897185                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 350120                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              394356                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     96222                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2075                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2036                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4306                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53436                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             22680                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           527115                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3733                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                222                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4184                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            240                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       463972                       # The number of ROB reads
system.cpu.rob.rob_writes                      691888                       # The number of ROB writes
system.cpu.timesIdled                             670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3687                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               78                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            1                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              1                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::CleanEvict              541                       # Transaction distribution
system.membus.trans_dist::ReadExReq                23                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           605                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        42752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        42752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               628                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 628                       # Request fanout histogram
system.membus.reqLayer2.occupancy              547651                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1354349                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1813                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           145                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2337                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 30                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                30                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1813                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4310                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1220                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5530                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        91904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   124608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               640                       # Total snoops (count)
system.l2bus.snoopTraffic                        2624                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2483                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035038                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.183914                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2396     96.50%     96.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                       87      3.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2483                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              488398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1578736                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1724400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        87743200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        25647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            25647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        25647                       # number of overall hits
system.cpu.icache.overall_hits::total           25647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1593                       # number of overall misses
system.cpu.icache.overall_misses::total          1593                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45772000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45772000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45772000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45772000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27240                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058480                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058480                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058480                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058480                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28733.207784                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28733.207784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28733.207784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28733.207784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37542000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37542000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26125.260960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26125.260960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26125.260960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26125.260960                       # average overall mshr miss latency
system.cpu.icache.replacements                   1437                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        25647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           25647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1593                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28733.207784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28733.207784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26125.260960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26125.260960                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              872893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            515.589486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             55917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            55917                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        66396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            66396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        66396                       # number of overall hits
system.cpu.dcache.overall_hits::total           66396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          656                       # number of overall misses
system.cpu.dcache.overall_misses::total           656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28243200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28243200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28243200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28243200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        67052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        67052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        67052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        67052                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009783                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43053.658537                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43053.658537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43053.658537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43053.658537                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          362                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                35                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          105                       # number of writebacks
system.cpu.dcache.writebacks::total               105                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14320800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14320800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14320800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4131134                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18451934                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41630.232558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41630.232558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41630.232558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65573.555556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45336.447174                       # average overall mshr miss latency
system.cpu.dcache.replacements                    406                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        40654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           40654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26470800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26470800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        41279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        41279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42353.280000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42353.280000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12573200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12573200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40169.968051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40169.968051                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1772400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1772400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57174.193548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57174.193548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1747600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1747600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56374.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56374.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           63                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           63                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4131134                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4131134                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65573.555556                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65573.555556                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2608073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1823.827273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   851.942651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   172.057349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.831975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.168025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          570                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            134510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           134510                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1040                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             161                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1213                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1040                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            161                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total               1213                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           396                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           182                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               629                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          396                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          182                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           51                       # number of overall misses
system.l2cache.overall_misses::total              629                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27071600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12532400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3996349                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43600349                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27071600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12532400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3996349                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43600349                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1436                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          343                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           63                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1842                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1436                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          343                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           63                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1842                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.275766                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.530612                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.341477                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.275766                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.530612                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.341477                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68362.626263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68859.340659                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 78359.784314                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69316.930048                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68362.626263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68859.340659                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 78359.784314                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69316.930048                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             40                       # number of writebacks
system.l2cache.writebacks::total                   40                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          181                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          181                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           51                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23903600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11028000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3588349                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38519949                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23903600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11028000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3588349                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38519949                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.275766                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.527697                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.340934                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.275766                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.527697                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.340934                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60362.626263                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60928.176796                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70359.784314                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61337.498408                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60362.626263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60928.176796                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70359.784314                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61337.498408                       # average overall mshr miss latency
system.l2cache.replacements                       639                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          105                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          105                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          105                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          105                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           23                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             23                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1643200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1643200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.766667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.766667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71443.478261                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71443.478261                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           23                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1459200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1459200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.766667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.766667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63443.478261                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63443.478261                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1040                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          154                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1206                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          396                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          606                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27071600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10889200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3996349                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41957149                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1436                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          313                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1812                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.275766                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.507987                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.334437                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68362.626263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68485.534591                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 78359.784314                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69236.219472                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          396                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          605                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23903600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9568800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3588349                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37060749                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.275766                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.504792                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.333885                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60362.626263                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60562.025316                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70359.784314                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61257.436364                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16227                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4735                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.427033                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.573551                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1118.049838                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1859.167265                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.400673                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   158.808673                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008685                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272961                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453898                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225684                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1015                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3081                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2494                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247803                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752197                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                30071                       # Number of tag accesses
system.l2cache.tags.data_accesses               30071                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     87743200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               40192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2560                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              181                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           51                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  628                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            40                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  40                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          288842896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          132021627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     37199464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              458063987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     288842896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         288842896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        29176050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              29176050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        29176050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         288842896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         132021627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     37199464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             487240037                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
