<!doctype html>
<html>
<head>
<title>PxIS (SATA_AHCI_PORTCNTRL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sata_ahci_portcntrl.html")>SATA_AHCI_PORTCNTRL Module</a> &gt; PxIS (SATA_AHCI_PORTCNTRL) Register</p><h1>PxIS (SATA_AHCI_PORTCNTRL) Register</h1>
<h2>PxIS (SATA_AHCI_PORTCNTRL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PxIS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000010</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0C0110 (SATA_AHCI_PORT0_CNTRL)<br/>0x00FD0C0190 (SATA_AHCI_PORT1_CNTRL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Port x Interupt Status (PxIS)</td></tr>
</table>
<p></p>
<h2>PxIS (SATA_AHCI_PORTCNTRL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CPDS</td><td class="center">31</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Cold Port Detect Status (CPDS): When set, a device status has changed as detected by the cold presence detect logic.<br/>This bit can either be set due to a non-connected port receiving a device, or a connected port having its device removed.<br/>This bit is only valid if the port supports cold presence detect as indicated by PxCMD.CPD set to '1'.</td></tr>
<tr valign=top><td>TFES</td><td class="center">30</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Task File Error Status (TFES):<br/>This bit is set whenever the status register is updated by the device and the error bit (bit 0 of the Status field in the received FIS) is set.</td></tr>
<tr valign=top><td>HBFS</td><td class="center">29</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Host Bus Fatal Error Status (HBFS):<br/>Indicates that the HBA encountered a host bus error that it cannot recover from, such as a bad software pointer.<br/>In PCI, such an indication would be a target or master abort.</td></tr>
<tr valign=top><td>HBDS</td><td class="center">28</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Host Bus Data Error Status (HBDS):<br/>Indicates that the HBA encountered a data error (uncorrectable ECC / parity) when reading from or writing to system memory.</td></tr>
<tr valign=top><td>IFS</td><td class="center">27</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Interface Fatal Error Status (IFS):<br/>Indicates that the HBA encountered an error on the Serial ATA interface which caused the transfer to stop.<br/>Refer to section 6.1.2.</td></tr>
<tr valign=top><td>INFS</td><td class="center">26</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Interface Non-fatal Error Status (INFS):<br/>Indicates that the HBA encountered an error on the Serial ATA interface but was able to continue operation.<br/>Refer to section 6.1.2.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">25</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>OFS</td><td class="center">24</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Overflow Status (OFS):<br/>Indicates that the HBA received more bytes from a device than was specified in the PRD table for the command.</td></tr>
<tr valign=top><td>IPMS</td><td class="center">23</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Incorrect Port Multiplier Status (IPMS):<br/>Indicates that the HBA received a FIS from a device that did not have a command outstanding.<br/>The IPMS bit may be set during enumeration of devices on a Port Multiplier due to the normal Port Multiplier enumeration process.<br/>It is recommended that IPMS only be used after enumeration is complete on the Port Multiplier.<br/>IPMS is not set when an asynchronous notification is received (a Set Device Bits FIS with the Notification 'N' bit set to '1').</td></tr>
<tr valign=top><td>PRCS</td><td class="center">22</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>PhyRdy Change Status (PRCS): When set to '1' indicates the internal PhyRdy signal changed state.<br/>This bit reflects the state of PxSERR.DIAG.N.<br/>To clear this bit, software must clear PxSERR.DIAG.N to '0'.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">21:8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>DMPS</td><td class="center"> 7</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Device Mechanical Presence Status (DMPS): When set, indicates that a mechanical presence switch associated with this port has been opened or closed, which may lead to a change in the connection state of the device.<br/>This bit is only valid if both CAP.SMPS and PxCMD.MPSP are set to '1'.</td></tr>
<tr valign=top><td>PCS</td><td class="center"> 6</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Port Connect Change Status (PCS): 1=Change in Current Connect Status. 0=No change in Current Connect Status.<br/>This bit reflects the state of PxSERR.DIAG.X.<br/>This bit is only cleared when PxSERR.DIAG.X is cleared.</td></tr>
<tr valign=top><td>DPS</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Descriptor Processed (DPS):<br/>A PRD with the 'I' bit set has transferred all of its data.<br/>Refer to section 5.4.2.</td></tr>
<tr valign=top><td>UFS</td><td class="center"> 4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Unknown FIS Interrupt (UFS): When set to '1', indicates that an unknown FIS was received and has been copied into system memory.<br/>This bit is cleared to '0' by software clearing the PxSERR.DIAG.F bit to '0'.<br/>Note that this bit does not directly reflect the PxSERR.DIAG.F bit.<br/>PxSERR.DIAG.F is set immediately when an unknown FIS is detected, whereas this bit is set when that FIS is posted to memory.<br/>Software should wait to act on an unknown FIS until this bit is set to '1' or the two bits may become out of sync.</td></tr>
<tr valign=top><td>SDBS</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Set Device Bits Interrupt (SDBS):<br/>A Set Device Bits FIS has been received with the 'I' bit set and has been copied into system memory.</td></tr>
<tr valign=top><td>DSS</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>DMA Setup FIS Interrupt (DSS):<br/>A DMA Setup FIS has been received with the 'I' bit set and has been copied into system memory.</td></tr>
<tr valign=top><td>PSS</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PIO Setup FIS Interrupt (PSS):<br/>A PIO Setup FIS has been received with the 'I' bit set, it has been copied into system memory, and the data related to that FIS has been transferred.<br/>This bit shall be set even if the data transfer resulted in an error.</td></tr>
<tr valign=top><td>DHRS</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Device to Host Register FIS Interrupt (DHRS):<br/>A D2H Register FIS has been received with the 'I' bit set, and has been copied into system memory.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>