{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645161356411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645161356413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:15:56 2022 " "Processing started: Thu Feb 17 23:15:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645161356413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161356413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161356413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645161356840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645161356840 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switch_led_emulator.qsys " "Elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161361239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:02 Progress: Loading 2Deliverable/switch_led_emulator.qsys " "2022.02.17.23:16:02 Progress: Loading 2Deliverable/switch_led_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161362801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:02 Progress: Reading input file " "2022.02.17.23:16:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161362947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:02 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2022.02.17.23:16:02 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161362972 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:03 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.17.23:16:03 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:03 Progress: Building connections " "2022.02.17.23:16:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:03 Progress: Parameterizing connections " "2022.02.17.23:16:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:03 Progress: Validating " "2022.02.17.23:16:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:03 Progress: Done reading input file " "2022.02.17.23:16:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH " "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files " "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161363883 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "switch_led_emulator.qsys " "Finished elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161364526 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "key_emulator.qsys " "Elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161364546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Loading 2Deliverable/key_emulator.qsys " "2022.02.17.23:16:06 Progress: Loading 2Deliverable/key_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Reading input file " "2022.02.17.23:16:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2022.02.17.23:16:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366302 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.17.23:16:06 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Building connections " "2022.02.17.23:16:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Parameterizing connections " "2022.02.17.23:16:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Validating " "2022.02.17.23:16:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.23:16:06 Progress: Done reading input file " "2022.02.17.23:16:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161366655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH " "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files " "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367184 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "key_emulator.qsys " "Finished elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161367829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deliverable2.v 1 1 " "Found 1 design units, including 1 entities, in source file deliverable2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deliverable2 " "Found entity 1: deliverable2" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_err.v 3 3 " "Found 3 design units, including 3 entities, in source file avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367861 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367861 ""} { "Info" "ISGN_ENTITY_NAME" "3 avg_err_squared_55 " "Found entity 3: avg_err_squared_55" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LFSR.v 2 2 " "Found 2 design units, including 2 entities, in source file LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_22 " "Found entity 1: LFSR_22" {  } { { "LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367879 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_test " "Found entity 2: LFSR_test" {  } { { "LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367884 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT_for_MER_measurement.v 1 1 " "Found 1 design units, including 1 entities, in source file DUT_for_MER_measurement.v" { { "Info" "ISGN_ENTITY_NAME" "1 DUT_for_MER_measurement " "Found entity 1: DUT_for_MER_measurement" {  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161367894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161367894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SweepGenerator.qxp 1 1 " "Found 1 design units, including 1 entities, in source file SweepGenerator.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SweepGenerator " "Found entity 1: SweepGenerator" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_for_12_x_12_NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM_for_12_x_12_NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_for_12_x_12_NCO " "Found entity 1: ROM_for_12_x_12_NCO" {  } { { "ROM_for_12_x_12_NCO.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "KeyCCT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/switch_led_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/switch_led_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_led_emulator " "Found entity 1: switch_led_emulator" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/key_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_emulator " "Found entity 1: key_emulator" {  } { { "db/ip/key_emulator/key_emulator.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deliverable2 " "Elaborating entity \"deliverable2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645161368429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "staggered_phase_out deliverable2.v(32) " "Verilog HDL or VHDL warning at deliverable2.v(32): object \"staggered_phase_out\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645161368430 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SUT_out deliverable2.v(39) " "Verilog HDL warning at deliverable2.v(39): object SUT_out used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645161368430 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_A deliverable2.v(78) " "Verilog HDL or VHDL warning at deliverable2.v(78): object \"registered_ADC_A\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645161368430 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B deliverable2.v(79) " "Verilog HDL or VHDL warning at deliverable2.v(79): object \"registered_ADC_B\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645161368430 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUT_out 0 deliverable2.v(39) " "Net \"SUT_out\" at deliverable2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645161368435 "|deliverable2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SweepGenerator SweepGenerator:sweep_gen_1 " "Elaborating entity \"SweepGenerator\" for hierarchy \"SweepGenerator:sweep_gen_1\"" {  } { { "deliverable2.v" "sweep_gen_1" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_for_12_x_12_NCO ROM_for_12_x_12_NCO:NCO_ROM_1 " "Elaborating entity \"ROM_for_12_x_12_NCO\" for hierarchy \"ROM_for_12_x_12_NCO:NCO_ROM_1\"" {  } { { "deliverable2.v" "NCO_ROM_1" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\"" {  } { { "ROM_for_12_x_12_NCO.v" "altsyncram_component" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\"" {  } { { "ROM_for_12_x_12_NCO.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file signed_round_Nw12_Na12.mif " "Parameter \"init_file\" = \"signed_round_Nw12_Na12.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368566 ""}  } { { "ROM_for_12_x_12_NCO.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645161368566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2t42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2t42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2t42 " "Found entity 1: altsyncram_2t42" {  } { { "db/altsyncram_2t42.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/altsyncram_2t42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161368596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161368596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2t42 ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\|altsyncram_2t42:auto_generated " "Elaborating entity \"altsyncram_2t42\" for hierarchy \"ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\|altsyncram_2t42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_en clk_en:EN_CLK " "Elaborating entity \"clk_en\" for hierarchy \"clk_en:EN_CLK\"" {  } { { "deliverable2.v" "EN_CLK" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_22 LFSR_22:LFSR_GEN " "Elaborating entity \"LFSR_22\" for hierarchy \"LFSR_22:LFSR_GEN\"" {  } { { "deliverable2.v" "LFSR_GEN" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_in mapper_in:SUT_input " "Elaborating entity \"mapper_in\" for hierarchy \"mapper_in:SUT_input\"" {  } { { "deliverable2.v" "SUT_input" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT_for_MER_measurement DUT_for_MER_measurement:DUT " "Elaborating entity \"DUT_for_MER_measurement\" for hierarchy \"DUT_for_MER_measurement:DUT\"" {  } { { "deliverable2.v" "DUT" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer slicer:DECIDER " "Elaborating entity \"slicer\" for hierarchy \"slicer:DECIDER\"" {  } { { "deliverable2.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "deliverable2.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "deliverable2.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared_55 avg_err_squared_55:AVG_ER_SQR " "Elaborating entity \"avg_err_squared_55\" for hierarchy \"avg_err_squared_55:AVG_ER_SQR\"" {  } { { "deliverable2.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "deliverable2.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_led_emulator switch_led_emulator:switch_led_emulator_inst " "Elaborating entity \"switch_led_emulator\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\"" {  } { { "deliverable2.v" "switch_led_emulator_inst" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "in_system_sources_probes_0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161368866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id SW " "Parameter \"instance_id\" = \"SW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 50 " "Parameter \"probe_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 50 " "Parameter \"source_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161368866 ""}  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645161368866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_emulator key_emulator:key_emulator_inst " "Elaborating entity \"key_emulator\" for hierarchy \"key_emulator:key_emulator_inst\"" {  } { { "deliverable2.v" "key_emulator_inst" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/key_emulator/key_emulator.v" "in_system_sources_probes_0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id KEYS " "Parameter \"instance_id\" = \"KEYS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value F " "Parameter \"source_initial_value\" = \"F\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161369495 ""}  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645161369495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyCCT KeyCCT:k0 " "Elaborating entity \"KeyCCT\" for hierarchy \"KeyCCT:k0\"" {  } { { "deliverable2.v" "k0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161369536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e24 " "Found entity 1: altsyncram_0e24" {  } { { "db/altsyncram_0e24.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/altsyncram_0e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161372765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161372765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kji " "Found entity 1: cntr_kji" {  } { { "db/cntr_kji.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_kji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161373747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161373747 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161374429 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645161374610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.17.23:16:16 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl " "2022.02.17.23:16:16 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161376217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161377914 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645161378549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld48291c47/alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161378702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161378776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161378779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161378827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378900 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161378900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161378957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161378957 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1645161380306 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DUT_for_MER_measurement:DUT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DUT_for_MER_measurement:DUT\|Mult0\"" {  } { { "DUT_for_MER_measurement.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161381284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_err_squared_55:AVG_ER_SQR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_err_squared_55:AVG_ER_SQR\|Mult0\"" {  } { { "avg_err.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161381284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_mag:AVG_MAG_DV\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_mag:AVG_MAG_DV\|Mult0\"" {  } { { "avg_mag.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161381284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DUT_for_MER_measurement:DUTQ\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DUT_for_MER_measurement:DUTQ\|Mult0\"" {  } { { "DUT_for_MER_measurement.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161381284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_err_squared_55:AVG_ER_SQRQ\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_err_squared_55:AVG_ER_SQRQ\|Mult0\"" {  } { { "avg_err.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161381284 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_mag:AVG_MAG_DVQ\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_mag:AVG_MAG_DVQ\|Mult0\"" {  } { { "avg_mag.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161381284 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645161381284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\"" {  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161381313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Instantiated megafunction \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381313 ""}  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645161381313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d6t " "Found entity 1: mult_d6t" {  } { { "db/mult_d6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_d6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161381343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161381343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0\"" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161381380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0 " "Instantiated megafunction \"avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381380 ""}  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645161381380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161381408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161381408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avg_mag:AVG_MAG_DV\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avg_mag:AVG_MAG_DV\|lpm_mult:Mult0\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161381441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avg_mag:AVG_MAG_DV\|lpm_mult:Mult0 " "Instantiated megafunction \"avg_mag:AVG_MAG_DV\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645161381442 ""}  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645161381442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_edt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_edt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_edt " "Found entity 1: mult_edt" {  } { { "db/mult_edt.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_edt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645161381471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161381471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645161381746 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "102 " "Ignored 102 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "102 " "Ignored 102 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1645161381827 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1645161381827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[0\] GND " "Pin \"DAC_DA\[0\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|DAC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] GND " "Pin \"DAC_DA\[1\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[0\] GND " "Pin \"DAC_DB\[0\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[1\] GND " "Pin \"DAC_DB\[1\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645161382077 "|deliverable2|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645161382077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161382190 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[0\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[0\]\"" {  } { { "avg_err.v" "mult_out\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[10\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[10\]\"" {  } { { "avg_err.v" "mult_out\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[11\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[11\]\"" {  } { { "avg_err.v" "mult_out\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[12\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[12\]\"" {  } { { "avg_err.v" "mult_out\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[13\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[13\]\"" {  } { { "avg_err.v" "mult_out\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[14\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[14\]\"" {  } { { "avg_err.v" "mult_out\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[15\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[15\]\"" {  } { { "avg_err.v" "mult_out\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[16\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[16\]\"" {  } { { "avg_err.v" "mult_out\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[17\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[17\]\"" {  } { { "avg_err.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[18\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[18\]\"" {  } { { "avg_err.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[19\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[19\]\"" {  } { { "avg_err.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[20\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[20\]\"" {  } { { "avg_err.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[21\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[21\]\"" {  } { { "avg_err.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[22\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[22\]\"" {  } { { "avg_err.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[23\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[23\]\"" {  } { { "avg_err.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[24\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[24\]\"" {  } { { "avg_err.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[25\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[25\]\"" {  } { { "avg_err.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[26\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[26\]\"" {  } { { "avg_err.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[27\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[27\]\"" {  } { { "avg_err.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[28\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[28\]\"" {  } { { "avg_err.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[29\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[29\]\"" {  } { { "avg_err.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[2\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[2\]\"" {  } { { "avg_err.v" "mult_out\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[30\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[30\]\"" {  } { { "avg_err.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[31\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[31\]\"" {  } { { "avg_err.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[32\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[32\]\"" {  } { { "avg_err.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[33\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[33\]\"" {  } { { "avg_err.v" "mult_out\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[34\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[34\]\"" {  } { { "avg_err.v" "mult_out\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[35\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[35\]\"" {  } { { "avg_err.v" "mult_out\[35\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[3\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[3\]\"" {  } { { "avg_err.v" "mult_out\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[4\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[4\]\"" {  } { { "avg_err.v" "mult_out\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[5\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[5\]\"" {  } { { "avg_err.v" "mult_out\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[6\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[6\]\"" {  } { { "avg_err.v" "mult_out\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[7\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[7\]\"" {  } { { "avg_err.v" "mult_out\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[8\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[8\]\"" {  } { { "avg_err.v" "mult_out\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[9\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[9\]\"" {  } { { "avg_err.v" "mult_out\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[17\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[17\]\"" {  } { { "avg_mag.v" "mult_out_2\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[27\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[27\]\"" {  } { { "avg_mag.v" "mult_out_2\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[28\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[28\]\"" {  } { { "avg_mag.v" "mult_out_2\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[29\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[29\]\"" {  } { { "avg_mag.v" "mult_out_2\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[30\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[30\]\"" {  } { { "avg_mag.v" "mult_out_2\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[31\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[31\]\"" {  } { { "avg_mag.v" "mult_out_2\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[32\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[32\]\"" {  } { { "avg_mag.v" "mult_out_2\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[33\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[33\]\"" {  } { { "avg_mag.v" "mult_out_2\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[34\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[34\]\"" {  } { { "avg_mag.v" "mult_out_2\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[18\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[18\]\"" {  } { { "avg_mag.v" "mult_out_2\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[19\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[19\]\"" {  } { { "avg_mag.v" "mult_out_2\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[20\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[20\]\"" {  } { { "avg_mag.v" "mult_out_2\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[21\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[21\]\"" {  } { { "avg_mag.v" "mult_out_2\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[22\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[22\]\"" {  } { { "avg_mag.v" "mult_out_2\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[23\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[23\]\"" {  } { { "avg_mag.v" "mult_out_2\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[24\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[24\]\"" {  } { { "avg_mag.v" "mult_out_2\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[25\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[25\]\"" {  } { { "avg_mag.v" "mult_out_2\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|mult_out_2\[26\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|mult_out_2\[26\]\"" {  } { { "avg_mag.v" "mult_out_2\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[0\] " "Logic cell \"dec_var\[0\]\"" {  } { { "deliverable2.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[10\] " "Logic cell \"dec_var\[10\]\"" {  } { { "deliverable2.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[11\] " "Logic cell \"dec_var\[11\]\"" {  } { { "deliverable2.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[12\] " "Logic cell \"dec_var\[12\]\"" {  } { { "deliverable2.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[13\] " "Logic cell \"dec_var\[13\]\"" {  } { { "deliverable2.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[14\] " "Logic cell \"dec_var\[14\]\"" {  } { { "deliverable2.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[15\] " "Logic cell \"dec_var\[15\]\"" {  } { { "deliverable2.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[16\] " "Logic cell \"dec_var\[16\]\"" {  } { { "deliverable2.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[17\] " "Logic cell \"dec_var\[17\]\"" {  } { { "deliverable2.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[1\] " "Logic cell \"dec_var\[1\]\"" {  } { { "deliverable2.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[2\] " "Logic cell \"dec_var\[2\]\"" {  } { { "deliverable2.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[3\] " "Logic cell \"dec_var\[3\]\"" {  } { { "deliverable2.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[4\] " "Logic cell \"dec_var\[4\]\"" {  } { { "deliverable2.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[5\] " "Logic cell \"dec_var\[5\]\"" {  } { { "deliverable2.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[6\] " "Logic cell \"dec_var\[6\]\"" {  } { { "deliverable2.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[7\] " "Logic cell \"dec_var\[7\]\"" {  } { { "deliverable2.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[8\] " "Logic cell \"dec_var\[8\]\"" {  } { { "deliverable2.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[9\] " "Logic cell \"dec_var\[9\]\"" {  } { { "deliverable2.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[17\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[17\]\"" {  } { { "avg_mag.v" "mult_out_2\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[27\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[27\]\"" {  } { { "avg_mag.v" "mult_out_2\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[28\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[28\]\"" {  } { { "avg_mag.v" "mult_out_2\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[29\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[29\]\"" {  } { { "avg_mag.v" "mult_out_2\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[30\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[30\]\"" {  } { { "avg_mag.v" "mult_out_2\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[31\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[31\]\"" {  } { { "avg_mag.v" "mult_out_2\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[32\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[32\]\"" {  } { { "avg_mag.v" "mult_out_2\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[33\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[33\]\"" {  } { { "avg_mag.v" "mult_out_2\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[34\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[34\]\"" {  } { { "avg_mag.v" "mult_out_2\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[18\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[18\]\"" {  } { { "avg_mag.v" "mult_out_2\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[19\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[19\]\"" {  } { { "avg_mag.v" "mult_out_2\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[20\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[20\]\"" {  } { { "avg_mag.v" "mult_out_2\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[21\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[21\]\"" {  } { { "avg_mag.v" "mult_out_2\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[22\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[22\]\"" {  } { { "avg_mag.v" "mult_out_2\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[23\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[23\]\"" {  } { { "avg_mag.v" "mult_out_2\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[24\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[24\]\"" {  } { { "avg_mag.v" "mult_out_2\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[25\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[25\]\"" {  } { { "avg_mag.v" "mult_out_2\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[26\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[26\]\"" {  } { { "avg_mag.v" "mult_out_2\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[0\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[0\]\"" {  } { { "avg_mag.v" "square\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[10\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[10\]\"" {  } { { "avg_mag.v" "square\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[11\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[11\]\"" {  } { { "avg_mag.v" "square\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[12\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[12\]\"" {  } { { "avg_mag.v" "square\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[13\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[13\]\"" {  } { { "avg_mag.v" "square\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[14\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[14\]\"" {  } { { "avg_mag.v" "square\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[15\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[15\]\"" {  } { { "avg_mag.v" "square\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[16\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[16\]\"" {  } { { "avg_mag.v" "square\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[17\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[17\]\"" {  } { { "avg_mag.v" "square\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[1\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[1\]\"" {  } { { "avg_mag.v" "square\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[2\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[2\]\"" {  } { { "avg_mag.v" "square\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[3\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[3\]\"" {  } { { "avg_mag.v" "square\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[4\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[4\]\"" {  } { { "avg_mag.v" "square\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[5\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[5\]\"" {  } { { "avg_mag.v" "square\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[6\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[6\]\"" {  } { { "avg_mag.v" "square\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[7\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[7\]\"" {  } { { "avg_mag.v" "square\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[8\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[8\]\"" {  } { { "avg_mag.v" "square\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[9\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[9\]\"" {  } { { "avg_mag.v" "square\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[17\] " "Logic cell \"dec_varQ\[17\]\"" {  } { { "deliverable2.v" "dec_varQ\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[16\] " "Logic cell \"dec_varQ\[16\]\"" {  } { { "deliverable2.v" "dec_varQ\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[15\] " "Logic cell \"dec_varQ\[15\]\"" {  } { { "deliverable2.v" "dec_varQ\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[14\] " "Logic cell \"dec_varQ\[14\]\"" {  } { { "deliverable2.v" "dec_varQ\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[13\] " "Logic cell \"dec_varQ\[13\]\"" {  } { { "deliverable2.v" "dec_varQ\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[12\] " "Logic cell \"dec_varQ\[12\]\"" {  } { { "deliverable2.v" "dec_varQ\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[11\] " "Logic cell \"dec_varQ\[11\]\"" {  } { { "deliverable2.v" "dec_varQ\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[10\] " "Logic cell \"dec_varQ\[10\]\"" {  } { { "deliverable2.v" "dec_varQ\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[9\] " "Logic cell \"dec_varQ\[9\]\"" {  } { { "deliverable2.v" "dec_varQ\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[8\] " "Logic cell \"dec_varQ\[8\]\"" {  } { { "deliverable2.v" "dec_varQ\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[7\] " "Logic cell \"dec_varQ\[7\]\"" {  } { { "deliverable2.v" "dec_varQ\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[6\] " "Logic cell \"dec_varQ\[6\]\"" {  } { { "deliverable2.v" "dec_varQ\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[5\] " "Logic cell \"dec_varQ\[5\]\"" {  } { { "deliverable2.v" "dec_varQ\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[4\] " "Logic cell \"dec_varQ\[4\]\"" {  } { { "deliverable2.v" "dec_varQ\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[3\] " "Logic cell \"dec_varQ\[3\]\"" {  } { { "deliverable2.v" "dec_varQ\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[2\] " "Logic cell \"dec_varQ\[2\]\"" {  } { { "deliverable2.v" "dec_varQ\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[1\] " "Logic cell \"dec_varQ\[1\]\"" {  } { { "deliverable2.v" "dec_varQ\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[0\] " "Logic cell \"dec_varQ\[0\]\"" {  } { { "deliverable2.v" "dec_varQ\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[15\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[15\]\"" {  } { { "mapper.v" "mult_out\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[25\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[25\]\"" {  } { { "mapper.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[24\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[24\]\"" {  } { { "mapper.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[23\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[23\]\"" {  } { { "mapper.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[22\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[22\]\"" {  } { { "mapper.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[21\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[21\]\"" {  } { { "mapper.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[20\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[20\]\"" {  } { { "mapper.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[19\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[19\]\"" {  } { { "mapper.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[18\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[18\]\"" {  } { { "mapper.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[17\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[17\]\"" {  } { { "mapper.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[16\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[16\]\"" {  } { { "mapper.v" "mult_out\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[26\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[26\]\"" {  } { { "mapper.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[27\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[27\]\"" {  } { { "mapper.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[28\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[28\]\"" {  } { { "mapper.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[29\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[29\]\"" {  } { { "mapper.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[30\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[30\]\"" {  } { { "mapper.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[31\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[31\]\"" {  } { { "mapper.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[32\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[32\]\"" {  } { { "mapper.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[1\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[1\]\"" {  } { { "avg_mag.v" "square\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[3\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[3\]\"" {  } { { "avg_mag.v" "square\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[0\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[0\]\"" {  } { { "avg_mag.v" "square\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[2\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[2\]\"" {  } { { "avg_mag.v" "square\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[11\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[11\]\"" {  } { { "avg_mag.v" "square\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[13\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[13\]\"" {  } { { "avg_mag.v" "square\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[10\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[10\]\"" {  } { { "avg_mag.v" "square\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[12\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[12\]\"" {  } { { "avg_mag.v" "square\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[9\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[9\]\"" {  } { { "avg_mag.v" "square\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[8\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[8\]\"" {  } { { "avg_mag.v" "square\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[7\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[7\]\"" {  } { { "avg_mag.v" "square\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[6\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[6\]\"" {  } { { "avg_mag.v" "square\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[5\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[5\]\"" {  } { { "avg_mag.v" "square\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[4\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[4\]\"" {  } { { "avg_mag.v" "square\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[14\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[14\]\"" {  } { { "avg_mag.v" "square\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[15\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[15\]\"" {  } { { "avg_mag.v" "square\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[16\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[16\]\"" {  } { { "avg_mag.v" "square\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DVQ\|square\[17\] " "Logic cell \"avg_mag:AVG_MAG_DVQ\|square\[17\]\"" {  } { { "avg_mag.v" "square\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[0\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[0\]\"" {  } { { "avg_err.v" "mult_out\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[10\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[10\]\"" {  } { { "avg_err.v" "mult_out\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[9\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[9\]\"" {  } { { "avg_err.v" "mult_out\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[8\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[8\]\"" {  } { { "avg_err.v" "mult_out\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[7\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[7\]\"" {  } { { "avg_err.v" "mult_out\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[6\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[6\]\"" {  } { { "avg_err.v" "mult_out\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[5\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[5\]\"" {  } { { "avg_err.v" "mult_out\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[4\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[4\]\"" {  } { { "avg_err.v" "mult_out\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[3\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[3\]\"" {  } { { "avg_err.v" "mult_out\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[2\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[2\]\"" {  } { { "avg_err.v" "mult_out\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[1\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[1\]\"" {  } { { "avg_err.v" "mult_out\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[11\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[11\]\"" {  } { { "avg_err.v" "mult_out\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[12\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[12\]\"" {  } { { "avg_err.v" "mult_out\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[13\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[13\]\"" {  } { { "avg_err.v" "mult_out\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[14\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[14\]\"" {  } { { "avg_err.v" "mult_out\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[15\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[15\]\"" {  } { { "avg_err.v" "mult_out\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[16\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[16\]\"" {  } { { "avg_err.v" "mult_out\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[17\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[17\]\"" {  } { { "avg_err.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[18\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[18\]\"" {  } { { "avg_err.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[19\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[19\]\"" {  } { { "avg_err.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[20\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[20\]\"" {  } { { "avg_err.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[21\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[21\]\"" {  } { { "avg_err.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[22\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[22\]\"" {  } { { "avg_err.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[23\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[23\]\"" {  } { { "avg_err.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[24\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[24\]\"" {  } { { "avg_err.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[25\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[25\]\"" {  } { { "avg_err.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[26\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[26\]\"" {  } { { "avg_err.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[27\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[27\]\"" {  } { { "avg_err.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[28\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[28\]\"" {  } { { "avg_err.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[29\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[29\]\"" {  } { { "avg_err.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[30\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[30\]\"" {  } { { "avg_err.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[31\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[31\]\"" {  } { { "avg_err.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[32\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[32\]\"" {  } { { "avg_err.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[33\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[33\]\"" {  } { { "avg_err.v" "mult_out\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[34\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[34\]\"" {  } { { "avg_err.v" "mult_out\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[35\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQRQ\|mult_out\[35\]\"" {  } { { "avg_err.v" "mult_out\[35\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[32\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[32\]\"" {  } { { "mapper.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[31\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[31\]\"" {  } { { "mapper.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[30\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[30\]\"" {  } { { "mapper.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[29\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[29\]\"" {  } { { "mapper.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[28\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[28\]\"" {  } { { "mapper.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[27\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[27\]\"" {  } { { "mapper.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[26\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[26\]\"" {  } { { "mapper.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[25\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[25\]\"" {  } { { "mapper.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[24\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[24\]\"" {  } { { "mapper.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[23\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[23\]\"" {  } { { "mapper.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[22\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[22\]\"" {  } { { "mapper.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[21\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[21\]\"" {  } { { "mapper.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[20\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[20\]\"" {  } { { "mapper.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[19\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[19\]\"" {  } { { "mapper.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[18\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[18\]\"" {  } { { "mapper.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[17\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[17\]\"" {  } { { "mapper.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[16\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[16\]\"" {  } { { "mapper.v" "mult_out\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMPQ\|mult_out\[15\] " "Logic cell \"mapper_ref:MAP_CMPQ\|mult_out\[15\]\"" {  } { { "mapper.v" "mult_out\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161382736 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1645161382736 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1779 1935 0 0 156 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1779 of its 1935 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 156 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1645161384460 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "182 " "Attempting to remove 182 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[0\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[0\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[1\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[1\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[2\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[2\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[3\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[3\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[4\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[4\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[5\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[5\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[6\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[6\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[7\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[7\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[8\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[8\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[9\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[9\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[10\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[10\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[11\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[11\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[12\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[12\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[13\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[13\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[14\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[14\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[15\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[15\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[16\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[16\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[17\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[17\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|phase_acc\[17\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|phase_acc\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[0\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[0\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[1\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[1\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[2\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[2\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[3\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[3\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[4\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[4\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[5\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[5\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[6\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[6\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[7\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[7\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[8\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[8\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[9\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[9\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[10\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[10\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[11\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[11\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[12\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[12\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[13\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[13\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[14\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[14\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[15\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[15\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[16\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|start_freq\[16\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|start_freq\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[0\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[0\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[1\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[1\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[2\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[2\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[3\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[3\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[4\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[4\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[5\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[5\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[6\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[6\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[7\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[7\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[8\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[8\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[9\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[9\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[10\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[10\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[11\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[11\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[12\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[12\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[13\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[13\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[14\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[14\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[15\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[15\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[16\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|stop_freq\[16\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|stop_freq\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[0\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[0\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[1\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[1\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[2\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[2\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[3\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[3\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[4\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[4\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[5\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[5\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[6\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[6\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[7\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[7\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[8\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[8\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[9\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[9\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[10\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[10\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[11\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[11\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[12\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[12\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[13\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[13\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[14\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[14\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[15\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[15\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[16\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|freq\[16\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|freq\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|dwell_pulse~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|dwell_pulse~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|dwell_pulse " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|dwell_pulse\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[0\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[0\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[1\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[1\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[2\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[2\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[3\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[3\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[4\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[4\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[5\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[5\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[6\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[6\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[7\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[7\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[8\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[8\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[9\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[9\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[10\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[10\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[11\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[11\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[12\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[12\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[13\]~output " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|out\[13\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|out\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|clock~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|clock~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|clock " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|clock\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|reset~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|reset~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|reset " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|reset\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|sweep_rate_adj\[2\]~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|sweep_rate_adj\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|sweep_rate_adj\[2\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|sweep_rate_adj\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|sweep_rate_adj\[0\]~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|sweep_rate_adj\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|sweep_rate_adj\[0\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|sweep_rate_adj\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|sweep_rate_adj\[1\]~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|sweep_rate_adj\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|sweep_rate_adj\[1\] " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|sweep_rate_adj\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|lock_start~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|lock_start~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|lock_start " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|lock_start\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|lock_stop~input " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|lock_stop~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "SweepGenerator:sweep_gen_1\|lock_stop " "Removed I/O cell \"SweepGenerator:sweep_gen_1\|lock_stop\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161384506 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1645161384506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645161384841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645161384841 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "276 " "Optimize away 276 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a14 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a14\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a28 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a28\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a0 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a0\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a42 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a42\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a84 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a84\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a70 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a70\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a56 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a56\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a98 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a98\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a85 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a85\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a71 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a71\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a57 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a57\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a99 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a99\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a15 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a15\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a29 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a29\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a1 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a1\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a43 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a43\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a86 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a86\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a72 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a72\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a58 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a58\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a100 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a100\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a16 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a16\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a30 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a30\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a2 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a2\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a44 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a44\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a87 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a87\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a73 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a73\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a59 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a59\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a101 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a101\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a17 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a17\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a31 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a31\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a3 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a3\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a45 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a45\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a88 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a88\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a74 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a74\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a60 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a60\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a102 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a102\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a18 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a18\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a32 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a32\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a4 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a4\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a46 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a46\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a89 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a89\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a75 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a75\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a61 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a61\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a103 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a103\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a19 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a19\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a33 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a33\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a5 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a5\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a47 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a47\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a90 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a90\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a76 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a76\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a62 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a62\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a104 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a104\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a20 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a20\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a34 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a34\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a6 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a6\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a48 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a48\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a91 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a91\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a77 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a77\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a63 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a63\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a105 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a105\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a21 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a21\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a35 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a35\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a7 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a7\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a49 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a49\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a92 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a92\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a78 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a78\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a64 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a64\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a106 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a106\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a22 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a22\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a36 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a36\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a8 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a8\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a50 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a50\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a93 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a93\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a79 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a79\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a65 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a65\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a107 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a107\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a23 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a23\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a37 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a37\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a9 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a9\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a51 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a51\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a94 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a94\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a80 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a80\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a66 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a66\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a108 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a108\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a24 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a24\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a38 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a38\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a10 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a10\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a52 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a52\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a95 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a95\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a81 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a81\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a67 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a67\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a109 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a109\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a25 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a25\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a39 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a39\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a11 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a11\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a53 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a53\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a96 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a96\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a82 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a82\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a68 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a68\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a110 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a110\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a26 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a26\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a40 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a40\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a12 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a12\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a54 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a54\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a97 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a97\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a83 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a83\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a69 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a69\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a111 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a111\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a27 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a27\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a41 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a41\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a13 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a13\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a55 " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|ram_block1a55\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|address_reg_a\[2\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|address_reg_a\[2\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|address_reg_a\[0\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|address_reg_a\[0\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|address_reg_a\[1\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|address_reg_a\[1\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode488w\[3\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode488w\[3\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode499w\[3\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode499w\[3\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode470w\[3\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode470w\[3\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode510w\[3\] " "Node: \"SweepGenerator:sweep_gen_1\|ROM_waveform:SG_ROM\|altsyncram:altsyncram_component\|altsyncram_ahc1:auto_generated\|decode_k8a:rden_decode\|w_anode510w\[3\]\"" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645161385417 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1645161385417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16874 " "Implemented 16874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645161386022 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645161386022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15780 " "Implemented 15780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645161386022 ""} { "Info" "ICUT_CUT_TM_RAMS" "963 " "Implemented 963 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645161386022 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645161386022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645161386022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645161386109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 23:16:26 2022 " "Processing ended: Thu Feb 17 23:16:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645161386109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645161386109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645161386109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645161386109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645161386980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645161386982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:16:26 2022 " "Processing started: Thu Feb 17 23:16:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645161386982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645161386982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645161386982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645161387004 ""}
{ "Info" "0" "" "Project  = deliverable2" {  } {  } 0 0 "Project  = deliverable2" 0 0 "Fitter" 0 0 1645161387005 ""}
{ "Info" "0" "" "Revision = deliverable2" {  } {  } 0 0 "Revision = deliverable2" 0 0 "Fitter" 0 0 1645161387005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645161387226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645161387229 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "deliverable2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"deliverable2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645161387305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645161387329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645161387329 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\|altsyncram_2t42:auto_generated\|ram_block1a0 " "Atom \"ROM_for_12_x_12_NCO:NCO_ROM_1\|altsyncram:altsyncram_component\|altsyncram_2t42:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1645161387370 "|deliverable2|ROM_for_12_x_12_NCO:NCO_ROM_1|altsyncram:altsyncram_component|altsyncram_2t42:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1645161387370 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645161387735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645161388033 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645161388033 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645161388056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645161388056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645161388056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645161388056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645161388056 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645161388056 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645161388061 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645161390199 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645161391903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645161391903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645161391903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1645161391903 ""}
{ "Info" "ISTA_SDC_FOUND" "deliverable2.sdc " "Reading SDC File: 'deliverable2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1645161391997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1645161391998 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645161392028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1645161392028 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1645161392123 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1645161392128 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645161392128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645161392128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645161392128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sampling_clk " "  40.000 sampling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645161392128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645161392128 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1645161392128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sys_clk " "Destination node clk_en:EN_CLK\|sys_clk" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|sys_clk" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[844\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[844\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 21465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[844\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[844\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 22416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645161393563 ""}  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645161393563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645161393563 ""}  } { { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 9983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645161393563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_en:EN_CLK\|sys_clk  " "Automatically promoted node clk_en:EN_CLK\|sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sys_clk~0 " "Destination node clk_en:EN_CLK\|sys_clk~0" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 6134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[601\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[601\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 21222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[601\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[601\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 22173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[851\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[851\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 21472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[851\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[851\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 22423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645161393563 ""}  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|sys_clk" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645161393563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 7141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 56647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[843\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[843\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 21464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[843\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[843\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 22415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645161393564 ""}  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 28 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645161393564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 30774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 30798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 11741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645161393564 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 20597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645161393564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|cnt\[3\] " "Destination node clk_en:EN_CLK\|cnt\[3\]" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 19 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|cnt\[3\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|cnt\[2\] " "Destination node clk_en:EN_CLK\|cnt\[2\]" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 19 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|cnt\[2\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[0\] " "Destination node error\[0\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[10\] " "Destination node error\[10\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[10\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[11\] " "Destination node error\[11\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[11\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[12\] " "Destination node error\[12\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[12\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[13\] " "Destination node error\[13\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[13\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[14\] " "Destination node error\[14\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[14\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[15\] " "Destination node error\[15\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[15\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[16\] " "Destination node error\[16\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 323 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[16\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645161393564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1645161393564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645161393564 ""}  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 189 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645161393564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645161394898 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645161394925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645161394927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645161394964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645161395024 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645161395081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645161395671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1645161395700 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1645161395700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645161395700 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645161398162 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1645161398162 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645161398162 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1645161398192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645161400401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645161402317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645161402455 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645161409545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645161409545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645161411143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645161419183 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645161419183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645161420257 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1645161420257 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645161420257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645161420261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.91 " "Total time spent on timing analysis during the Fitter is 5.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645161420825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645161420966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645161421768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645161421775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645161422557 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645161424850 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1645161427931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/output_files/deliverable2.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/2Deliverable/output_files/deliverable2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645161429000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2054 " "Peak virtual memory: 2054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645161431997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 23:17:11 2022 " "Processing ended: Thu Feb 17 23:17:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645161431997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645161431997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645161431997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645161431997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645161432703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645161432705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:17:12 2022 " "Processing started: Thu Feb 17 23:17:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645161432705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645161432705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645161432705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645161433046 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1645161435429 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645161435512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645161435901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 23:17:15 2022 " "Processing ended: Thu Feb 17 23:17:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645161435901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645161435901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645161435901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645161435901 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645161436081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645161436564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645161436566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:17:16 2022 " "Processing started: Thu Feb 17 23:17:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645161436566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645161436566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta deliverable2 -c deliverable2 " "Command: quartus_sta deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645161436566 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645161436590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645161436957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645161436957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161436981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161436981 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645161437865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645161437865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645161437865 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1645161437865 ""}
{ "Info" "ISTA_SDC_FOUND" "deliverable2.sdc " "Reading SDC File: 'deliverable2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1645161437958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1645161437959 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645161437990 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1645161437990 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645161438025 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645161438029 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645161438060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.738 " "Worst-case setup slack is 4.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.738               0.000 sys_clk  " "    4.738               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.129               0.000 sampling_clk  " "   19.129               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.673               0.000 altera_reserved_tck  " "   41.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161438216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 sys_clk  " "    0.280               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 sampling_clk  " "    0.368               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161438253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.634 " "Worst-case recovery slack is 36.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.634               0.000 sampling_clk  " "   36.634               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.281               0.000 altera_reserved_tck  " "   92.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161438269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.465 " "Worst-case removal slack is 1.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 altera_reserved_tck  " "    1.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.231               0.000 sampling_clk  " "    2.231               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161438285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 sys_clk  " "    9.625               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.704               0.000 sampling_clk  " "   19.704               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.570               0.000 altera_reserved_tck  " "   49.570               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161438299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161438299 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 854 synchronizer chains. " "Report Metastability: Found 854 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161438612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 854 " "Number of Synchronizer Chains Found: 854" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161438612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161438612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161438612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 90.455 ns " "Worst Case Available Settling Time: 90.455 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161438612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161438612 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645161438612 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645161438625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645161438650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645161439476 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645161439845 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1645161439845 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645161439860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.219 " "Worst-case setup slack is 6.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.219               0.000 sys_clk  " "    6.219               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.191               0.000 sampling_clk  " "   19.191               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.329               0.000 altera_reserved_tck  " "   42.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161439956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 sys_clk  " "    0.285               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 sampling_clk  " "    0.355               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161439990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161439990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.921 " "Worst-case recovery slack is 36.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.921               0.000 sampling_clk  " "   36.921               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.904               0.000 altera_reserved_tck  " "   92.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.309 " "Worst-case removal slack is 1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 altera_reserved_tck  " "    1.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.043               0.000 sampling_clk  " "    2.043               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.601 " "Worst-case minimum pulse width slack is 9.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.601               0.000 sys_clk  " "    9.601               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.722               0.000 sampling_clk  " "   19.722               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 854 synchronizer chains. " "Report Metastability: Found 854 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161440364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 854 " "Number of Synchronizer Chains Found: 854" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161440364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161440364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161440364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 91.139 ns " "Worst Case Available Settling Time: 91.139 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161440364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161440364 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645161440364 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645161440378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645161440664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1645161440664 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645161440680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.782 " "Worst-case setup slack is 8.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.782               0.000 sys_clk  " "    8.782               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.618               0.000 sampling_clk  " "   19.618               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.917               0.000 altera_reserved_tck  " "   45.917               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 sys_clk  " "    0.100               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 sampling_clk  " "    0.154               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.285 " "Worst-case recovery slack is 38.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.285               0.000 sampling_clk  " "   38.285               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.706               0.000 altera_reserved_tck  " "   95.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.677 " "Worst-case removal slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 altera_reserved_tck  " "    0.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 sampling_clk  " "    1.052               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 sys_clk  " "    9.371               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 sampling_clk  " "   19.712               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645161440819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645161440819 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 854 synchronizer chains. " "Report Metastability: Found 854 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161441160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 854 " "Number of Synchronizer Chains Found: 854" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161441160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161441160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161441160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 94.959 ns " "Worst Case Available Settling Time: 94.959 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161441160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645161441160 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645161441160 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645161441551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645161441558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645161441746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 23:17:21 2022 " "Processing ended: Thu Feb 17 23:17:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645161441746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645161441746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645161441746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645161441746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1645161442586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645161442588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 23:17:22 2022 " "Processing started: Thu Feb 17 23:17:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645161442588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645161442588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645161442588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1645161443003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2.vo /home/tob208/engr-ece/Documents/EE465/2Deliverable/simulation/modelsim/ simulation " "Generated file deliverable2.vo in folder \"/home/tob208/engr-ece/Documents/EE465/2Deliverable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645161444555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645161445386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 23:17:25 2022 " "Processing ended: Thu Feb 17 23:17:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645161445386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645161445386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645161445386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645161445386 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645161445585 ""}
