// Seed: 3965043411
module module_0;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1,
    input  wire id_2,
    input  tri0 id_3
    , id_5
);
  wire id_6;
  xnor (id_0, id_1, id_2, id_3, id_5, id_6, id_7);
  id_7(
      id_2, 1, id_3, |1
  ); module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign (pull1, highz0) id_2[1] = 1;
  module_0();
  wire id_4;
endmodule
