---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `X86Disassembler.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="MCTargetDesc/X86BaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86baseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/X86MCTargetDesc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="TargetInfo/X86TargetInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/targetinfo/x86targetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86DisassemblerDecoder.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCContext.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mccontext-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDisassembler/MCDisassembler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/include/llvm/mc/mcdisassembler/mcdisassembler-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCExpr.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcexpr-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInst.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinst-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Debug.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/debug-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Format.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/format-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/raw_ostream.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/raw-ostream-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86GenDisassemblerTables.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/x86">llvm::X86</a></>}>
Define some predicates that are used for node matching. <a href="/docs/api/namespaces/llvm/x86/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/anonymous-x86disassembler-cpp-">anonymous&#123;X86Disassembler.cpp&#125;</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/modrmdecision">ModRMDecision</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/opcodedecision">OpcodeDecision</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/contextdecision">ContextDecision</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler">X86GenericDisassembler</a></>}>
Generic disassembler for all <a href="/docs/api/namespaces/llvm/x86">X86</a> platforms. <a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  template={<>template &lt;typename T&gt;</>}
  type="bool"
  name={<><a href="#a5f02c7d98f9ea50a2abb5c2741c54f23">consume</a> (InternalInstruction &#42;insn, T &amp;ptr)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;</>}
  name={<><a href="#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a> (const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/x86disassembler/#a48739e7e428e4607c5699d7417498956">InstrUID</a></>}
  name={<><a href="#ab3686bdd912c0d40035aa66dcffb36da">decode</a> (OpcodeType type, InstructionContext insnContext, uint8&#95;t opcode, uint8&#95;t modRM)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a> (struct InternalInstruction &#42;insn, const struct OperandSpecifier &#42;op)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a201a8b01dbfadf977a0b7b16b14bcb29">getInstructionID</a> (struct InternalInstruction &#42;insn, const MCInstrInfo &#42;mii)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a> (uint16&#95;t &#42;instructionID, struct InternalInstruction &#42;insn, uint16&#95;t attrMask)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae4e300d312f93aeb723f33f06e50673e">is16BitEquivalent</a> (const char &#42;orig, const char &#42;equiv)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> (const char &#42;name)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac0572c45b7c999d1ef69cece322f0e1c">isCCMPOrCTEST</a> (InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8bfeb1239d117ffbcde8064ef6fcc5a5">isNF</a> (InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7ebe73b94309617db446535957bb7f50">isREX</a> (struct InternalInstruction &#42;insn, uint8&#95;t prefix)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a111a978f64da66a01c6cfcb7c6374397">isREX2</a> (struct InternalInstruction &#42;insn, uint8&#95;t prefix)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#a9a971b1d09709d73cab58157eaaf0637">LLVM&#95;C&#95;ABI</a> void</>}
  name={<><a href="#ad94a7ec0e2ddf818814c86ab2eca39f0">LLVMInitializeX86Disassembler</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a> (struct InternalInstruction &#42;insn, uint8&#95;t &amp;byte)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a> (struct InternalInstruction &#42;insn, uint8&#95;t size)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#aa7089b50e7c7846d5b312d0148c30b5f">readMaskRegister</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a22cc5e803fedae95c7e1d22ffdb71cda">readOpcode</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a> (struct InternalInstruction &#42;insn, uint8&#95;t size)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a42be988af3ae0e352befa7189bd50936">readOperands</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#aef1a8136ca4df8d11829c1aa2b708f5d">readPrefixes</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a8514fc80a87b940b85536ef125c05350">readVVVV</a> (struct InternalInstruction &#42;insn)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a> (MCInst &amp;mcInst, InternalInstruction &amp;insn)</>}>
translateDstIndex - Appends a destination index operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#a4094775b51be5196cd6a6a5254530d6c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a> (MCInst &amp;mcInst, uint8&#95;t stackPos)</>}>
translateFPRegister - Translates a stack position on the FPU stack to its LLVM form, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#a4baeecd8498cfd4ba890951058393621">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a409baefdf6be89e38deebefb129c1978">translateImmediate</a> (MCInst &amp;mcInst, uint64&#95;t immediate, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler &#42;Dis)</>}>
translateImmediate - Appends an immediate operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#a409baefdf6be89e38deebefb129c1978">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a> (MCInst &amp;mcInst, InternalInstruction &amp;insn, const MCDisassembler &#42;Dis)</>}>
translateInstruction - Translates an internal instruction and all its operands to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#ae99d82425a463a5dd5413112fda5ed17">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a> (MCInst &amp;mcInst, uint8&#95;t maskRegNum)</>}>
translateMaskRegister - Translates a 3-bit mask register number to LLVM form, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#a39a264ff5629dff4dc2a278f3848b4df">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeb806eaaca65c1a593f5af3078798819">translateOperand</a> (MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler &#42;Dis)</>}>
translateOperand - Translates an operand stored in an internal instruction to LLVM&#39;s format and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#aeb806eaaca65c1a593f5af3078798819">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a> (MCInst &amp;mcInst, Reg reg)</>}>
translateRegister - Translates an internal register to the appropriate LLVM register, and appends it as an operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#a06e3b1499180a2b92acc66f9203ac920">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a> (MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler &#42;Dis)</>}>
translateRM - Translates an operand stored in the R/M (and possibly SIB) byte of an instruction to LLVM form, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#aace6b74b8ffb4a67a94c8720813f18c2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae82674c41a00b35f36f9ecf81932512e">translateRMMemory</a> (MCInst &amp;mcInst, InternalInstruction &amp;insn, const MCDisassembler &#42;Dis, bool ForceSIB=false)</>}>
translateRMMemory - Translates a memory operand stored in the Mod and R/M fields of an internal instruction (and possibly its SIB byte) to a memory operand in LLVM&#39;s format, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#ae82674c41a00b35f36f9ecf81932512e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a> (MCInst &amp;mcInst, InternalInstruction &amp;insn)</>}>
translateRMRegister - Translates a register stored in the R/M field of the ModR/M byte to its LLVM equivalent and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#aea1e232218bf327acf353b1f07db2f86">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a> (MCInst &amp;mcInst, InternalInstruction &amp;insn)</>}>
translateSrcIndex - Appends a source index operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>. <a href="#a972b23f3658215b06333703a6099eeb1">More...</a>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint8&#95;t</>}
  name={<><a href="#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a> = &#123;
  0,        
  X86::CS,
  X86::SS,
  X86::DS,
  X86::ES,
  X86::FS,
  X86::GS
&#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ae0228f36529f75f692753ef96d725012">debug</a>&nbsp;&nbsp;&nbsp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(dbgs() &lt;&lt; &#95;&#95;LINE&#95;&#95; &lt;&lt; &quot;: &quot; &lt;&lt; s);</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;x86-disassembler&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;X86::x,</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;case EA&#95;BASE&#95;##x:</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;  case EA&#95;REG&#95;##x:                                                    \\
    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp/#a9fafc367cabbdce17ed971f70373c7c9">mcInst.addOperand</a>(MCOperand::createReg(X86::x)); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;      case SIB&#95;BASE&#95;##x:                                  \\
        baseReg = MCOperand::createReg(X86::x); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;      case SIB&#95;INDEX&#95;##x:                                 \\
        indexReg = MCOperand::createReg(X86::x); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;      case EA&#95;BASE&#95;##x:                                 \\
        baseReg = MCOperand::createReg(X86::x); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>&nbsp;&nbsp;&nbsp;case EA&#95;REG&#95;##x:</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9a556ad6d7ad3eb7fe546bb644b2ba41">GENERIC&#95;FIXUP&#95;FUNC</a></>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### consume() {#a5f02c7d98f9ea50a2abb5c2741c54f23}

<MemberDefinition
  template={<>template &lt;typename T&gt;</>}
  prototype={<>static bool consume (<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, T &amp; ptr)</>}
  labels = {["static"]}>

Definition at line <a href="#l00198">198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### createX86Disassembler() {#a299465c500c452a6ee8ec8f87fec4200}

<MemberDefinition
  prototype={<>static MCDisassembler &#42; createX86Disassembler (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/target">Target</a> &amp; T, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx)</>}
  labels = {["static"]}>

Definition at line <a href="#l02478">2478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### decode() {#ab3686bdd912c0d40035aa66dcffb36da}

<MemberDefinition
  prototype={<>static InstrUID decode (<a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8e">OpcodeType</a> type, <a href="/docs/api/namespaces/llvm/x86disassembler/#a9624616e08932c8bf5b3a987e939f968">InstructionContext</a> insnContext, uint8&#95;t opcode, uint8&#95;t modRM)</>}
  labels = {["static"]}>

Definition at line <a href="#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### fixupReg() {#adb1fcba65d61d145b053ee0217b3dee7}

<MemberDefinition
  prototype={<>static int fixupReg (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> struct <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &#42; op)</>}
  labels = {["static"]}>

Definition at line <a href="#l00868">868</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### getInstructionID() {#a201a8b01dbfadf977a0b7b16b14bcb29}

<MemberDefinition
  prototype={<>static int getInstructionID (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42; mii)</>}
  labels = {["static"]}>

Definition at line <a href="#l01197">1197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### getInstructionIDWithAttrMask() {#a77b7a7d41251f651fae4a8f7cf8b8311}

<MemberDefinition
  prototype={<>static int getInstructionIDWithAttrMask (uint16&#95;t &#42; instructionID, struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, uint16&#95;t attrMask)</>}
  labels = {["static"]}>

Definition at line <a href="#l01096">1096</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### is16BitEquivalent() {#ae4e300d312f93aeb723f33f06e50673e}

<MemberDefinition
  prototype={<>static bool is16BitEquivalent (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; orig, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; equiv)</>}
  labels = {["static"]}>

Definition at line <a href="#l01066">1066</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### is64Bit() {#a652270ec0bdb03b5a7f934524412aa7f}

<MemberDefinition
  prototype={<>static bool is64Bit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; name)</>}
  labels = {["static"]}>

Definition at line <a href="#l01085">1085</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### isCCMPOrCTEST() {#ac0572c45b7c999d1ef69cece322f0e1c}

<MemberDefinition
  prototype={<>static bool isCCMPOrCTEST (<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l01154">1154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### isNF() {#a8bfeb1239d117ffbcde8064ef6fcc5a5}

<MemberDefinition
  prototype={<>static bool isNF (<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l01173">1173</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### isREX() {#a7ebe73b94309617db446535957bb7f50}

<MemberDefinition
  prototype={<>static bool isREX (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, uint8&#95;t prefix)</>}
  labels = {["static"]}>

Definition at line <a href="#l00208">208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### isREX2() {#a111a978f64da66a01c6cfcb7c6374397}

<MemberDefinition
  prototype={<>static bool isREX2 (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, uint8&#95;t prefix)</>}
  labels = {["static"]}>

Definition at line <a href="#l00212">212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### LLVMInitializeX86Disassembler() {#ad94a7ec0e2ddf818814c86ab2eca39f0}

<MemberDefinition
  prototype={<>LLVM&#95;C&#95;ABI void LLVMInitializeX86Disassembler ()</>}>

Definition at line <a href="#l02485">2485</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### peek() {#aef79c7512f86471adf8452b0cf8e2f58}

<MemberDefinition
  prototype={<>static bool peek (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, uint8&#95;t &amp; byte)</>}
  labels = {["static"]}>

Definition at line <a href="#l00190">190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readDisplacement() {#abe4017d5eac03b4caf08ca7a36ba2723}

<MemberDefinition
  prototype={<>static int readDisplacement (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l00612">612</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readImmediate() {#a771c0394a5e25fb07aaca2764eff8370}

<MemberDefinition
  prototype={<>static int readImmediate (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, uint8&#95;t size)</>}
  labels = {["static"]}>

Definition at line <a href="#l01551">1551</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readMaskRegister() {#aa7089b50e7c7846d5b312d0148c30b5f}

<MemberDefinition
  prototype={<>static int readMaskRegister (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l01622">1622</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readModRM() {#ae354b93b59d4f78cddbb50869bd5ef6b}

<MemberDefinition
  prototype={<>static int readModRM (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l00643">643</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readOpcode() {#a22cc5e803fedae95c7e1d22ffdb71cda}

<MemberDefinition
  prototype={<>static bool readOpcode (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l00928">928</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readOpcodeRegister() {#ab536506d0058cd6baa803890e9d648dd}

<MemberDefinition
  prototype={<>static int readOpcodeRegister (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn, uint8&#95;t size)</>}
  labels = {["static"]}>

Definition at line <a href="#l01507">1507</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readOperands() {#a42be988af3ae0e352befa7189bd50936}

<MemberDefinition
  prototype={<>static int readOperands (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l01635">1635</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readPrefixes() {#aef1a8136ca4df8d11829c1aa2b708f5d}

<MemberDefinition
  prototype={<>static int readPrefixes (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l00221">221</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readSIB() {#a7d9a3ce3081e918d80b9770b584009a3}

<MemberDefinition
  prototype={<>static int readSIB (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l00548">548</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### readVVVV() {#a8514fc80a87b940b85536ef125c05350}

<MemberDefinition
  prototype={<>static int readVVVV (struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42; insn)</>}
  labels = {["static"]}>

Definition at line <a href="#l01595">1595</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateDstIndex() {#a4094775b51be5196cd6a6a5254530d6c}

<MemberDefinition
  prototype={<>static bool translateDstIndex (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn)</>}
  labels = {["static"]}>
translateDstIndex - Appends a destination index operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="insn">- The internal instruction.</ParametersListItem>
</ParametersList>

Definition at line <a href="#l01978">1978</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateFPRegister() {#a4baeecd8498cfd4ba890951058393621}

<MemberDefinition
  prototype={<>static void translateFPRegister (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, uint8&#95;t stackPos)</>}
  labels = {["static"]}>
translateFPRegister - Translates a stack position on the FPU stack to its LLVM form, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="stackPos">- The stack position to translate.</ParametersListItem>
</ParametersList>

Definition at line <a href="#l02347">2347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateImmediate() {#a409baefdf6be89e38deebefb129c1978}

<MemberDefinition
  prototype={<>static void translateImmediate (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, uint64&#95;t immediate, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &amp; operand, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Dis)</>}
  labels = {["static"]}>
translateImmediate - Appends an immediate operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="immediate">- The immediate value to append.</ParametersListItem>
<ParametersListItem name="operand">- The operand, as stored in the descriptor table.</ParametersListItem>
<ParametersListItem name="insn">- The internal instruction.</ParametersListItem>
</ParametersList>

Definition at line <a href="#l02000">2000</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateInstruction() {#ae99d82425a463a5dd5413112fda5ed17}

<MemberDefinition
  prototype={<>static bool translateInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Dis)</>}
  labels = {["static"]}>
translateInstruction - Translates an internal instruction and all its operands to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to populate with the instruction&#39;s data.</ParametersListItem>
<ParametersListItem name="insn">- The internal instruction.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
- false on success; true otherwise.
</SectionUser>

Definition at line <a href="#l02445">2445</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateMaskRegister() {#a39a264ff5629dff4dc2a278f3848b4df}

<MemberDefinition
  prototype={<>static bool translateMaskRegister (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, uint8&#95;t maskRegNum)</>}
  labels = {["static"]}>
translateMaskRegister - Translates a 3-bit mask register number to LLVM form, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="maskRegNum">- Number of mask register from 0 to 7.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
- false on success; true otherwise.
</SectionUser>

Definition at line <a href="#l02358">2358</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateOperand() {#aeb806eaaca65c1a593f5af3078798819}

<MemberDefinition
  prototype={<>static bool translateOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &amp; operand, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Dis)</>}
  labels = {["static"]}>
translateOperand - Translates an operand stored in an internal instruction to LLVM&#39;s format and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="operand">- The operand, as stored in the descriptor table.</ParametersListItem>
<ParametersListItem name="insn">- The internal instruction.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
- false on success; true otherwise.
</SectionUser>

Definition at line <a href="#l02376">2376</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateRegister() {#a06e3b1499180a2b92acc66f9203ac920}

<MemberDefinition
  prototype={<>static void translateRegister (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> reg)</>}
  labels = {["static"]}>
translateRegister - Translates an internal register to the appropriate LLVM register, and appends it as an operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="reg">- The <a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> to append.</ParametersListItem>
</ParametersList>

Definition at line <a href="#l01930">1930</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateRM() {#aace6b74b8ffb4a67a94c8720813f18c2}

<MemberDefinition
  prototype={<>static bool translateRM (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &amp; operand, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Dis)</>}
  labels = {["static"]}>
translateRM - Translates an operand stored in the R/M (and possibly SIB) byte of an instruction to LLVM form, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="operand">- The operand, as stored in the descriptor table.</ParametersListItem>
<ParametersListItem name="insn">- The instruction to extract Mod, R/M, and SIB fields from.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
- 0 on success; nonzero otherwise
</SectionUser>

Definition at line <a href="#l02309">2309</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateRMMemory() {#ae82674c41a00b35f36f9ecf81932512e}

<MemberDefinition
  prototype={<>static bool translateRMMemory (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Dis, bool ForceSIB=false)</>}
  labels = {["static"]}>
translateRMMemory - Translates a memory operand stored in the Mod and R/M fields of an internal instruction (and possibly its SIB byte) to a memory operand in LLVM&#39;s format, and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="insn">- The instruction to extract Mod, R/M, and SIB fields from.</ParametersListItem>
<ParametersListItem name="ForceSIB">- The instruction must use SIB.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
- 0 on success; nonzero otherwise
</SectionUser>

Definition at line <a href="#l02144">2144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateRMRegister() {#aea1e232218bf327acf353b1f07db2f86}

<MemberDefinition
  prototype={<>static bool translateRMRegister (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn)</>}
  labels = {["static"]}>
translateRMRegister - Translates a register stored in the R/M field of the ModR/M byte to its LLVM equivalent and appends it to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="insn">- The internal instruction to extract the R/M field from.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
- 0 on success; -1 otherwise
</SectionUser>

Definition at line <a href="#l02105">2105</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### translateSrcIndex() {#a972b23f3658215b06333703a6099eeb1}

<MemberDefinition
  prototype={<>static bool translateSrcIndex (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp; insn)</>}
  labels = {["static"]}>
translateSrcIndex - Appends a source index operand to an <a href="/docs/api/classes/llvm/mcinst">MCInst</a>.

<ParametersList title="Parameters">
<ParametersListItem name="mcInst">- The <a href="/docs/api/classes/llvm/mcinst">MCInst</a> to append to.</ParametersListItem>
<ParametersListItem name="insn">- The internal instruction.</ParametersListItem>
</ParametersList>

Definition at line <a href="#l01953">1953</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### segmentRegnums {#a698bcd15212d3270393b6e3912b874f1}

<MemberDefinition
  prototype={<>const uint8&#95;t segmentRegnums&#91;SEG&#95;OVERRIDE&#95;max&#93; = &#123;
  0,        
  X86::CS,
  X86::SS,
  X86::DS,
  X86::ES,
  X86::FS,
  X86::GS
&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l01939">1939</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### debug {#ae0228f36529f75f692753ef96d725012}

<MemberDefinition
  prototype={<>#define debug&nbsp;&nbsp;&nbsp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(dbgs() &lt;&lt; &#95;&#95;LINE&#95;&#95; &lt;&lt; &quot;: &quot; &lt;&lt; s);</>}>

Definition at line <a href="#l00096">96</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;x86-disassembler&quot;</>}>

Definition at line <a href="#l00094">94</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;X86::x,</>}>

Definition at line <a href="#l01931">1931</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;case EA&#95;BASE&#95;##x:</>}>

Definition at line <a href="#l02119">2119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;  case EA&#95;REG&#95;##x:                                                    \\
    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp/#a9fafc367cabbdce17ed971f70373c7c9">mcInst.addOperand</a>(MCOperand::createReg(X86::x)); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>

Definition at line <a href="#l02125">2125</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;      case SIB&#95;BASE&#95;##x:                                  \\
        baseReg = MCOperand::createReg(X86::x); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>

Definition at line <a href="#l02172">2172</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;      case SIB&#95;INDEX&#95;##x:                                 \\
        indexReg = MCOperand::createReg(X86::x); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>

Definition at line <a href="#l02187">2187</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;      case EA&#95;BASE&#95;##x:                                 \\
        baseReg = MCOperand::createReg(X86::x); <a href="/docs/api/files/lib/lib/codegen/lib/codegen/asmprinter/ehstreamer-cpp/#a91cf6fbebedd86150a36e5ac3d5d3bfc">break</a>;</>}>

Definition at line <a href="#l02265">2265</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### ENTRY {#a168a41dfc8e956c6180862aeca885db1}

<MemberDefinition
  prototype={<>#define ENTRY&nbsp;&nbsp;&nbsp;case EA&#95;REG&#95;##x:</>}>

Definition at line <a href="#l02270">2270</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

### GENERIC&#95;FIXUP&#95;FUNC {#a9a556ad6d7ad3eb7fe546bb644b2ba41}

<MemberDefinition
  prototype={<>#define GENERIC&#95;FIXUP&#95;FUNC</>}>

Definition at line <a href="#l00780">780</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp">X86Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- X86Disassembler.cpp - Disassembler for x86 and x86&#95;64 -------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file is part of the X86 Disassembler.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">// It contains code to translate the data produced by the decoder into</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//  MCInsts.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="comment">// The X86 disassembler is a table-driven disassembler for the 16-, 32-, and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 64-bit X86 instruction sets.  The main decode sequence for an assembly</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="comment">// instruction in this disassembler is:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 1 Read the prefix bytes and determine the attributes of the instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    These attributes, recorded in enum attributeBits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    (X86DisassemblerDecoderCommon.h), form a bitmask.  The table CONTEXTS&#95;SYM</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    provides a mapping from bitmasks to contexts, which are represented by</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    enum InstructionContext (ibid.).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 2 Read the opcode, and determine what kind of opcode it is.  The</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    disassembler distinguishes four kinds of opcodes, which are enumerated in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    OpcodeType (X86DisassemblerDecoderCommon.h): one-byte (0xnn), two-byte</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    (0x0f 0xnn), three-byte-38 (0x0f 56 0xnn), or three-byte-3a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    (0x0f 58 0xnn).  Mandatory prefixes are treated as part of the context.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 3 Depending on the opcode type, look in one of four ClassDecision structures</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    (X86DisassemblerDecoderCommon.h).  Use the opcode class to determine which</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    OpcodeDecision (ibid.) to look the opcode in.  Look up the opcode, to get</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    a ModRMDecision (ibid.).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 4 Some instructions, such as escape opcodes or extended opcodes, or even</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    instructions that have ModRM&#42;Reg / ModRM&#42;Mem forms in LLVM, need the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    ModR/M byte to complete decode.  The ModRMDecision&#39;s type is an entry from</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    ModRMDecisionType (X86DisassemblerDecoderCommon.h) that indicates if the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    ModR/M byte is required and how to interpret it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 5 After resolving the ModRMDecision, the disassembler has a unique ID</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    of type InstrUID (X86DisassemblerDecoderCommon.h).  Looking this ID up in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    INSTRUCTIONS&#95;SYM yields the name of the instruction and the encodings and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    meanings of its operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 6 For each operand, its encoding is an entry from OperandEncoding</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    (X86DisassemblerDecoderCommon.h) and its type is an entry from</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    OperandType (ibid.).  The encoding indicates how to read it from the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    instruction; the type indicates how to interpret the value once it has</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    been read.  For example, a register operand could be stored in the R/M</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    field of the ModR/M byte, the REG field of the ModR/M byte, or added to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    the main opcode.  This is orthogonal from its meaning (an GPR or an XMM</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    register, for instance).  Given this information, the operands can be</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    extracted and interpreted.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal"></Highlight><Highlight kind="comment">// 7 As the last step, the disassembler translates the instruction information</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    and operands into a format understandable by the client - in this case, an</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal"></Highlight><Highlight kind="comment">//    MCInst for use by the MC infrastructure.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal"></Highlight><Highlight kind="comment">// The disassembler is broken broadly into two parts: the table emitter that</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal"></Highlight><Highlight kind="comment">// emits the instruction decode tables discussed above during compilation, and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal"></Highlight><Highlight kind="comment">// the disassembler itself.  The table emitter is documented in more detail in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal"></Highlight><Highlight kind="comment">// utils/TableGen/X86DisassemblerEmitter.h.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal"></Highlight><Highlight kind="comment">// X86Disassembler.cpp contains the code responsible for step 7, and for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   invoking the decoder to execute steps 1-6.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal"></Highlight><Highlight kind="comment">// X86DisassemblerDecoderCommon.h contains the definitions needed by both the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   table emitter and the disassembler.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal"></Highlight><Highlight kind="comment">// X86DisassemblerDecoder.h contains the public interface of the decoder,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   factored out into C for possible use by other projects.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal"></Highlight><Highlight kind="comment">// X86DisassemblerDecoder.c contains the source code of the decoder, which is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   responsible for steps 1-6.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86baseinfo-h">MCTargetDesc/X86BaseInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-h">MCTargetDesc/X86MCTargetDesc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/targetinfo/x86targetinfo-h">TargetInfo/X86TargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h">X86DisassemblerDecoder.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mccontext-h">llvm/MC/MCContext.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/include/llvm/mc/mcdisassembler/mcdisassembler-h">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcexpr-h">llvm/MC/MCExpr.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinst-h">llvm/MC/MCInst.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h">llvm/MC/MCInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h">llvm/MC/MCSubtargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h">llvm/Support/Debug.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/format-h">llvm/Support/Format.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/raw-ostream-h">llvm/Support/raw&#95;ostream.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86disassembler">llvm::X86Disassembler</a>;</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEBUG&#95;TYPE &quot;x86-disassembler&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96" lineLink="#ae0228f36529f75f692753ef96d725012"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define debug(s) LLVM&#95;DEBUG(dbgs() &lt;&lt; &#95;&#95;LINE&#95;&#95; &lt;&lt; &quot;: &quot; &lt;&lt; s);</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Specifies whether a ModR/M byte is needed and (if so) which</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal"></Highlight><Highlight kind="comment">// instruction each possible value of the ModR/M byte corresponds to.  Once</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal"></Highlight><Highlight kind="comment">// this information is known, we have narrowed down to a single instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="/docs/api/structs/modrmdecision"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/modrmdecision">ModRMDecision</a> &#123;</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="/docs/api/structs/modrmdecision/#a6c4ec8014e5927c67c5a0c9f0b9315aa"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/structs/modrmdecision/#a6c4ec8014e5927c67c5a0c9f0b9315aa">modrm&#95;type</a>;</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103" lineLink="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a>;</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Specifies which set of ModR/M-&gt;instruction tables to look at</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal"></Highlight><Highlight kind="comment">// given a particular opcode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108" lineLink="/docs/api/structs/opcodedecision"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/opcodedecision">OpcodeDecision</a> &#123;</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="/docs/api/structs/opcodedecision/#a7e7afd813c7cf7d606384fbbf5724c80"><Highlight kind="normal">  <a href="/docs/api/structs/modrmdecision">ModRMDecision</a> <a href="/docs/api/structs/opcodedecision/#a7e7afd813c7cf7d606384fbbf5724c80">modRMDecisions</a>&#91;256&#93;;</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Specifies which opcode-&gt;instruction tables to look at given</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal"></Highlight><Highlight kind="comment">// a particular context (set of attributes).  Since there are many possible</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal"></Highlight><Highlight kind="comment">// contexts, the decoder first uses CONTEXTS&#95;SYM to determine which context</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal"></Highlight><Highlight kind="comment">// applies given a specific set of attributes.  Hence there are only IC&#95;max</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal"></Highlight><Highlight kind="comment">// entries in this table, rather than 2^(ATTR&#95;max).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117" lineLink="/docs/api/structs/contextdecision"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/contextdecision">ContextDecision</a> &#123;</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118" lineLink="/docs/api/structs/contextdecision/#a1b98b9546e8a7df8cd4c894a0f33e5de"><Highlight kind="normal">  <a href="/docs/api/structs/opcodedecision">OpcodeDecision</a> <a href="/docs/api/structs/contextdecision/#a1b98b9546e8a7df8cd4c894a0f33e5de">opcodeDecisions</a>&#91;<a href="/docs/api/namespaces/llvm/x86disassembler/#a9624616e08932c8bf5b3a987e939f968ad6bbe299fbc3aec5de4c8045e0d27e19">IC&#95;max</a>&#93;;</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;X86GenDisassemblerTables.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123" lineLink="#ab3686bdd912c0d40035aa66dcffb36da"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a48739e7e428e4607c5699d7417498956">InstrUID</a> <a href="#ab3686bdd912c0d40035aa66dcffb36da">decode</a>(<a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8e">OpcodeType</a> type, <a href="/docs/api/namespaces/llvm/x86disassembler/#a9624616e08932c8bf5b3a987e939f968">InstructionContext</a> insnContext,</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">                       uint8&#95;t opcode, uint8&#95;t modRM) &#123;</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/modrmdecision">ModRMDecision</a> &#42;dec;</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (type) &#123;</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>:</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#ae053f9e80d644f47a6ee19185739162b">ONEBYTE&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>:</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a0bfb472dc63adf5ea8919f054d4450e2">TWOBYTE&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a>:</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a892daf9647ea098765cb833eb8596234">THREEBYTE38&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE&#95;3A</a>:</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a6a9bb5a76c1dd6a02bb96ef407a6cb7d">THREEBYTE3A&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">XOP8&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a73a6f64aec6a805d641a17c87a9d00b9">XOP8&#95;MAP&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">XOP9&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a349d73e2f39af064d9999d7780f9897d">XOP9&#95;MAP&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">XOPA&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a9df14d49cac592bc2e51794ad434e9b2">XOPA&#95;MAP&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">THREEDNOW&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">    dec =</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">        &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a4856eb908bad869295dd7568a8d735c1">THREEDNOW&#95;MAP&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a>:</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a220b2f46f604cad58d418fb355d78865">MAP4&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea6934a4600c92849aec9b177ba29b95f7">MAP5</a>:</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#aeae838bb5a1c81d099c811f6348ca9df">MAP5&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3168b0000bb711c5f33b0bc976272952">MAP6</a>:</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#ab695124c0e0dbddc8f1dbe567ee211de">MAP6&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea632479f320c04b5fc5d78d25d507b434">MAP7</a>:</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">    dec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#aca2f331e9ce69df8e258199ea9c1f951">MAP7&#95;SYM</a>.opcodeDecisions&#91;insnContext&#93;.modRMDecisions&#91;opcode&#93;;</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (dec-&gt;<a href="/docs/api/structs/modrmdecision/#a6c4ec8014e5927c67c5a0c9f0b9315aa">modrm&#95;type</a>) &#123;</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Corrupt table!  Unknown modrm&#95;type&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> MODRM&#95;ONEENTRY:</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a>&#93;;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> MODRM&#95;SPLITRM:</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(modRM) == 0x3)</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a> + 1&#93;;</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a>&#93;;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> MODRM&#95;SPLITREG:</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(modRM) == 0x3)</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a> + ((modRM &amp; 0x38) &gt;&gt; 3) + 8&#93;;</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a> + ((modRM &amp; 0x38) &gt;&gt; 3)&#93;;</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> MODRM&#95;SPLITMISC:</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(modRM) == 0x3)</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a> + (modRM &amp; 0x3f) + 8&#93;;</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a> + ((modRM &amp; 0x38) &gt;&gt; 3)&#93;;</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> MODRM&#95;FULL:</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> modRMTable&#91;dec-&gt;<a href="/docs/api/structs/modrmdecision/#af6e56ed975e6969eb1baaf67e1119519">instructionIDs</a> + modRM&#93;;</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190" lineLink="#aef79c7512f86471adf8452b0cf8e2f58"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn, uint8&#95;t &amp;</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">  uint64&#95;t offset = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a>;</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (offset &gt;= insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>&#91;offset&#93;;</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198" lineLink="#a5f02c7d98f9ea50a2abb5c2741c54f23"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keyword">typename</Highlight><Highlight kind="normal"> T&gt; </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn, <a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a> &amp;ptr) &#123;</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> r = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a74bf20266f9a07d572e4ef494c29faf4">bytes</a>;</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">  uint64&#95;t offset = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a>;</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (offset + </Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>) &gt; r.size())</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">  ptr = <a href="/docs/api/namespaces/llvm/support/endian/#acfdf941f45bc58470ed8423b98862486">support::endian::read&lt;T&gt;</a>(&amp;r&#91;offset&#93;, <a href="/docs/api/namespaces/llvm/#ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114">llvm::endianness::little</a>);</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> += </Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>);</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208" lineLink="#a7ebe73b94309617db446535957bb7f50"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a7ebe73b94309617db446535957bb7f50">isREX</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn, uint8&#95;t prefix) &#123;</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> &amp;&amp; prefix &gt;= 64 &amp;&amp; prefix &lt;= 0x4f;</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212" lineLink="#a111a978f64da66a01c6cfcb7c6374397"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a111a978f64da66a01c6cfcb7c6374397">isREX2</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn, uint8&#95;t prefix) &#123;</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> &amp;&amp; prefix == 0xd5;</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consumes all of an instruction&#39;s prefix bytes, and marks the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal"></Highlight><Highlight kind="comment">// instruction as having them.  Also sets the instruction&#39;s default operand,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal"></Highlight><Highlight kind="comment">// address, and other relevant data sizes to report operands correctly.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal"></Highlight><Highlight kind="comment">// insn must not be empty.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221" lineLink="#aef1a8136ca4df8d11829c1aa2b708f5d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#aef1a8136ca4df8d11829c1aa2b708f5d">readPrefixes</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86asmbackend-cpp/#ad30c0dba88d2e5f9cc2a9e74fd1e1078">isPrefix</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">  uint8&#95;t </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> = 0;</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>;</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readPrefixes()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86asmbackend-cpp/#ad30c0dba88d2e5f9cc2a9e74fd1e1078">isPrefix</a>) &#123;</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If we fail reading prefixes, just stop here and let the opcode reader</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// deal with it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">))</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If the byte is a LOCK/REP/REPNE prefix and not a part of the opcode, then</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// break and let it be disassembled as a normal &quot;instruction&quot;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - 1 == insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a> &amp;&amp; </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 0xf0) </Highlight><Highlight kind="comment">// LOCK</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 242 || </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 0xf3) &amp;&amp; !<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>)) &#123;</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If the byte is 242 or 0xf3, and any of the following conditions are</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// met:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// - it is followed by a LOCK (0xf0) prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// - it is followed by an xchg instruction</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// then it should be disassembled as a xacquire/xrelease not repne/rep.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (((<a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 0xf0) ||</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">           ((<a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> &amp; 0xfe) == 134 || (<a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> &amp; 0xf8) == 0x90))) &#123;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!(</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 243 &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 0x90)) </Highlight><Highlight kind="comment">// PAUSE instruction support</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Also if the byte is 0xf3, and the following condition is met:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// - it is followed by a &quot;mov mem, reg&quot; (opcode 0x88/0x89) or</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//                       &quot;mov mem, imm&quot; (opcode 0xc6/0xc7) instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// then it should be disassembled as an xrelease not rep.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 243 &amp;&amp; (<a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 136 || <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 137 ||</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">                           <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 198 || <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 0xc7)) &#123;</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>)) &#123;</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">        uint8&#95;t nnextByte;</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// Go to REX prefix after the current one</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, nnextByte))</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// We should be able to read next byte after REX prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, nnextByte))</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">        --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf0: </Highlight><Highlight kind="comment">// LOCK</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a8e637fa4393e9c7d4cc2a52147d82893">hasLockPrefix</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf2: </Highlight><Highlight kind="comment">// REPNE/REPNZ</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf3: &#123; </Highlight><Highlight kind="comment">// REP or REPE/REPZ</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">      uint8&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>;</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>))</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// TODO:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  1 There could be several 102</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  2 if (nextByte == 0x66) and nextNextByte != 15 then</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//      it&#39;s not mandatory prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  3 if (nextByte &gt;= 64 &amp;&amp; nextByte &lt;= 0x4f) it&#39;s REX and we need</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//     15 exactly after it to be mandatory prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  4 if (nextByte == 0xd5) it&#39;s REX2 and we need</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//     15 exactly after it to be mandatory prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>) || <a href="#a111a978f64da66a01c6cfcb7c6374397">isREX2</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>) || <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 15 ||</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">          <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 0x66)</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// The last of 242 /0xf3 is mandatory prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> = byte;</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> = byte;</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x2e: </Highlight><Highlight kind="comment">// CS segment override -OR- Branch not taken</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afead5a5b066d5cf1c312135a98292843022">SEG&#95;OVERRIDE&#95;CS</a>;</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x36: </Highlight><Highlight kind="comment">// SS segment override -OR- Branch taken</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afea5fa4e0d53239f1adf986ae2b0e51293c">SEG&#95;OVERRIDE&#95;SS</a>;</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x3e: </Highlight><Highlight kind="comment">// DS segment override</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afeaff8f03b6101c7edf8dbcd94da14eb929">SEG&#95;OVERRIDE&#95;DS</a>;</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x26: </Highlight><Highlight kind="comment">// ES segment override</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afeaf13dc03e7f4ce19d67915d5f718c3cc1">SEG&#95;OVERRIDE&#95;ES</a>;</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x64: </Highlight><Highlight kind="comment">// FS segment override</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afea55a575ffdef756ea97c0b82f93a27035">SEG&#95;OVERRIDE&#95;FS</a>;</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x65: </Highlight><Highlight kind="comment">// GS segment override</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afeab788e7576e087f48bad3f1bc41b37bf9">SEG&#95;OVERRIDE&#95;GS</a>;</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x66: &#123; </Highlight><Highlight kind="comment">// Operand-size override &#123;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">      uint8&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>;</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>))</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// 102 can&#39;t overwrite existing mandatory prefix and should be ignored</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> &amp;&amp; (<a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a> == 15 || <a href="#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, <a href="/docs/api/files/lib/lib/target/lib/target/webassembly/lib/target/webassembly/disassembler/webassemblydisassembler-cpp/#a3af3220ede6cc99137a661c057fb4042">nextByte</a>)))</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> = byte;</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x67: </Highlight><Highlight kind="comment">// Address-size override</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">: </Highlight><Highlight kind="comment">// Not a prefix byte</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86asmbackend-cpp/#ad30c0dba88d2e5f9cc2a9e74fd1e1078">isPrefix</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a7ebe73b94309617db446535957bb7f50">isREX</a>(insn, </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">)) &#123;</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = byte;</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86asmbackend-cpp/#ad30c0dba88d2e5f9cc2a9e74fd1e1078">isPrefix</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found REX prefix 0x%hhx&quot;</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86asmbackend-cpp/#ad30c0dba88d2e5f9cc2a9e74fd1e1078">isPrefix</a>) &#123;</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 0;</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86asmbackend-cpp/#ad30c0dba88d2e5f9cc2a9e74fd1e1078">isPrefix</a>)</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found prefix 0x%hhx&quot;</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE&#95;NO&#95;VEX&#95;XOP</a>;</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 0x62) &#123;</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">    uint8&#95;t byte1, byte2;</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, byte1)) &#123;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read second byte of EVEX prefix&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte2)) &#123;</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read third byte of EVEX prefix&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> || (byte1 &amp; 0xc0) == 0xc0)) &#123;</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>;</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">      --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>; </Highlight><Highlight kind="comment">// unconsume byte1</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">      --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>; </Highlight><Highlight kind="comment">// unconsume byte</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>) &#123;</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93; = byte;</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93; = byte1;</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">        <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read third byte of EVEX prefix&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">        <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read fourth byte of EVEX prefix&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>) &#123;</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// We simulate the REX prefix for simplicity&#39;s sake</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 64 |</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aaa9036cb371f65ab0c9aa3d7f2abb5f3">wFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a02d842bd0f45034a398eecc59d65c805">rFromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 2) |</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#acc1e56049a41a736160b7ed348bc7709">xFromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 1) |</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ac938494c24cf099544f7e9a4075454c1">bFromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 0);</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// We simulate the REX2 prefix for simplicity&#39;s sake</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93; =</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">            (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a9c7da8bddc41cbd0fdd48dd75309cc9d">r2FromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 6) |</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">            (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a9de03b32789ed02aae9e8a4f881ef0c0">uFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;) &lt;&lt; 5) |</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">            (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8940512bc6cf3af7ed8ba1f885f18f81">b2FromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4);</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">              </Highlight><Highlight kind="stringliteral">&quot;Found EVEX prefix 0x%hhx 0x%hhx 0x%hhx 0x%hhx&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">              insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93;, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;,</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">              insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;));</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 0xc4) &#123;</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">    uint8&#95;t byte1;</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) &#123;</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read second byte of VEX&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> || (byte1 &amp; 0xc0) == 0xc0)</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE&#95;VEX&#95;3B</a>;</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">      --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE&#95;VEX&#95;3B</a>) &#123;</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93; = byte;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;);</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// We simulate the REX prefix for simplicity&#39;s sake</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 64 |</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ab11339ee1e5b8aaa4a706693c51041ae">wFromVEX3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a0eb17652126644a237528e0153ee96b1">rFromVEX2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 2) |</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a2702d55c4b2a40989bd2b9cc8a71596e">xFromVEX2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 1) |</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aabfc6f7a66e0c44fd2145dddeaa88497">bFromVEX2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 0);</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found VEX prefix 0x%hhx 0x%hhx 0x%hhx&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93;,</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;,</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;));</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 0xc5) &#123;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">    uint8&#95;t byte1;</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) &#123;</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read second byte of VEX&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> || (byte1 &amp; 0xc0) == 0xc0)</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE&#95;VEX&#95;2B</a>;</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">      --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE&#95;VEX&#95;2B</a>) &#123;</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93; = byte;</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> =</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">            64 | (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4543a64655e2abfbf25bc206c9219150">rFromVEX2of2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 2);</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#adba38d038bb20114ef792961068aebd9">ppFromVEX2of2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX&#95;PREFIX&#95;66</a>:</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found VEX prefix 0x%hhx 0x%hhx&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93;,</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;));</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal"> == 0x8f) &#123;</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">    uint8&#95;t byte1;</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) &#123;</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read second byte of XOP&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((byte1 &amp; 0x38) != 0x0) </Highlight><Highlight kind="comment">// 0 in these 3 bits is a POP instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE&#95;XOP</a>;</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">      --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE&#95;XOP</a>) &#123;</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93; = byte;</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;);</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// We simulate the REX prefix for simplicity&#39;s sake</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 64 |</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aea420e27120dd9f790849c9090b42256">wFromXOP3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a5297b8410eeadfd658404a6cf3958c07">rFromXOP2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 2) |</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aa76783b724faa5f93e249184af820b9e">xFromXOP2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 1) |</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">                          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a215ec2d9ebe8a9be78a3cd8eabaeed71">bFromXOP2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 0);</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a91bdeef85650fa60106450fb24d9c500">ppFromXOP3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX&#95;PREFIX&#95;66</a>:</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found XOP prefix 0x%hhx 0x%hhx 0x%hhx&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;0&#93;,</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;,</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">                                  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;));</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a111a978f64da66a01c6cfcb7c6374397">isREX2</a>(insn, </Highlight><Highlight kind="keywordtype">byte</Highlight><Highlight kind="normal">)) &#123;</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">    uint8&#95;t byte1;</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aef79c7512f86471adf8452b0cf8e2f58">peek</a>(insn, byte1)) &#123;</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Couldn&#39;t read second byte of REX2&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;0&#93; = byte;</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;);</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// We simulate the REX prefix for simplicity&#39;s sake</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> = 64 | (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a1082da2cd24fb0eaf8c38ab381934c02">wFromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">                      (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a7fb25ff22b437983d21e368c64374334">rFromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 2) |</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">                      (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aa3e731942caa7fdb6384f15a4af2a665">xFromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 1) |</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">                      (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a3b86d4baef893d56800b61fb8a936b50">bFromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 0);</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found REX2 prefix 0x%hhx 0x%hhx&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">                                insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;0&#93;,</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">                                insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;));</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal">    --insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a>;</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>) &#123;</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa5f56dce77be16a72930ac037453b391">registerSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 4 : 2);</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 2);</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 2);</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 4 : 2);</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE&#95;32BIT</a>) &#123;</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa5f56dce77be16a72930ac037453b391">registerSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 2 : 4);</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 2 : 4);</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>) &#123;</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = 4;</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a567f29a688d316f9d1e149753d4d77da">wFromREX</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>)) &#123;</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa5f56dce77be16a72930ac037453b391">registerSize</a> = 8;</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 8);</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = 4;</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa5f56dce77be16a72930ac037453b391">registerSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? 4 : 8);</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> ? 2 : 4);</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consumes the SIB byte to determine addressing information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548" lineLink="#a7d9a3ce3081e918d80b9770b584009a3"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706">SIBBase</a> sibBaseBase = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB&#95;BASE&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">  uint8&#95;t index, base;</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readSIB()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>) &#123;</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 2:</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;SIB-based addressing doesn&#39;t work in 16-bit mode&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 4:</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> = SIB&#95;INDEX&#95;EAX;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">    sibBaseBase = SIB&#95;BASE&#95;EAX;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8:</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> = SIB&#95;INDEX&#95;RAX;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">    sibBaseBase = SIB&#95;BASE&#95;RAX;</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>))</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">  index = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#adc11bcb515676078c7c25441c03bddbc">indexFromSIB</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>) | (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#af00d764f04a2d7143d9de59ea213f148">xFromREX</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">          (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a7181fa976e053d8a8a696f381df284c8">x2FromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4);</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (index == 0x4) &#123;</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB&#95;INDEX&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> + index);</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a85eb1bfec569b970d44a12aad0488634">sibScale</a> = 1 &lt;&lt; <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a7b5f49eafdca9d6be0464fccb94a4f33">scaleFromSIB</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>);</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">  base = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a439f21b8d5ea58ea5fe17d11d1547986">baseFromSIB</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7c02a6677c4ebfdb4269bf24ca10bdc0">sib</a>) | (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">         (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a89ead465c9b455052cc64ac9e270f9ec">b2FromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4);</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (base) &#123;</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x5:</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xd:</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>)) &#123;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x0:</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA&#95;DISP&#95;32</a>;</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB&#95;BASE&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x1:</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA&#95;DISP&#95;8</a>;</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>)(sibBaseBase + base);</Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x2:</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA&#95;DISP&#95;32</a>;</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>)(sibBaseBase + base);</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Cannot have Mod = 0b11 and a SIB byte&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706">SIBBase</a>)(sibBaseBase + base);</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612" lineLink="#abe4017d5eac03b4caf08ca7a36ba2723"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">  int8&#95;t d8;</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal">  int16&#95;t d16;</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">  int32&#95;t d32;</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readDisplacement()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afa82013a499392699bc9999514fb6977">displacementOffset</a> = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a>;</Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a>) &#123;</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA&#95;DISP&#95;NONE</a>:</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA&#95;DISP&#95;8</a>:</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, d8))</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> = d8;</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA&#95;DISP&#95;16</a>:</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, d16))</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> = d16;</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA&#95;DISP&#95;32</a>:</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, d32))</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> = d32;</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consumes all addressing information (ModR/M byte, SIB byte, and displacement.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643" lineLink="#ae354b93b59d4f78cddbb50869bd5ef6b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">  uint8&#95;t <a href="/docs/api/namespaces/llvm/#a0d395e15e1920dad77c6f0a168a4d132">mod</a>, rm, reg;</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readModRM()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a8359bc7d916af10d61370e8d67cc645e">consumedModRM</a>)</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>))</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a8359bc7d916af10d61370e8d67cc645e">consumedModRM</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a0d395e15e1920dad77c6f0a168a4d132">mod</a> = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">  rm = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a384089e78b51b1b5773e879ed1d4e672">rmFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">  reg = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8386ddf05ce05f470ca10679a78973bd">regFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This goes by insn-&gt;registerSize to pick the correct register, which messes</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// up if we&#39;re using (say) XMM or 8-bit register operands. That gets fixed in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fixupReg().</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa5f56dce77be16a72930ac037453b391">registerSize</a>) &#123;</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 2:</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a28d4304ea02db3c8195079ad7f385646">regBase</a> = MODRM&#95;REG&#95;AX;</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> = EA&#95;REG&#95;AX;</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 4:</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a28d4304ea02db3c8195079ad7f385646">regBase</a> = MODRM&#95;REG&#95;EAX;</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> = EA&#95;REG&#95;EAX;</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8:</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a28d4304ea02db3c8195079ad7f385646">regBase</a> = MODRM&#95;REG&#95;RAX;</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> = EA&#95;REG&#95;RAX;</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">  reg |= (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a1c2e931225f964b581ab025f86a39872">rFromREX</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">         (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aeb05c44e83d328ff61f3e6d95d9d098d">r2FromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4);</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">  rm |= (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">        (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a89ead465c9b455052cc64ac9e270f9ec">b2FromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4);</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal">    reg |= <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a9c7da8bddc41cbd0fdd48dd75309cc9d">r2FromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4;</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a28d4304ea02db3c8195079ad7f385646">regBase</a> + reg);</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>) &#123;</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 2: &#123;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a> eaBaseBase = EA&#95;BASE&#95;BX&#95;SI;</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a0d395e15e1920dad77c6f0a168a4d132">mod</a>) &#123;</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x0:</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (rm == 0x6) &#123;</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA&#95;BASE&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA&#95;DISP&#95;16</a>;</Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA&#95;DISP&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x1:</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA&#95;DISP&#95;8</a>;</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = 1;</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x2:</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafac5a5b3bdf65b29024eb8126150657538">EA&#95;DISP&#95;16</a>;</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x3:</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> + rm);</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 4:</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8: &#123;</Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a> eaBaseBase = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? EA&#95;BASE&#95;EAX : EA&#95;BASE&#95;RAX);</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a0d395e15e1920dad77c6f0a168a4d132">mod</a>) &#123;</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x0:</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA&#95;DISP&#95;NONE</a>; </Highlight><Highlight kind="comment">// readSIB may override this</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// In determining whether RIP-relative mode is used (rm=5),</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// or whether a SIB byte is present (rm=4),</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// the extension bits (REX.b and EVEX.x) are ignored.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (rm &amp; 7) &#123;</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x4: </Highlight><Highlight kind="comment">// SIB byte is present</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? EA&#95;BASE&#95;sib : EA&#95;BASE&#95;sib64);</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a>(insn) || <a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x5: </Highlight><Highlight kind="comment">// RIP-relative</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA&#95;BASE&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA&#95;DISP&#95;32</a>;</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x1:</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a> = 1;</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal">      &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x2:</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = (<a href="/docs/api/namespaces/llvm/#a0d395e15e1920dad77c6f0a168a4d132">mod</a> == 1 ? <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA&#95;DISP&#95;8</a> : <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa05caf1ba85c551141bdd17f67c404812">EA&#95;DISP&#95;32</a>);</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (rm &amp; 7) &#123;</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x4: </Highlight><Highlight kind="comment">// SIB byte is present</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = EA&#95;BASE&#95;sib;</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a7d9a3ce3081e918d80b9770b584009a3">readSIB</a>(insn) || <a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(eaBaseBase + rm);</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#abe4017d5eac03b4caf08ca7a36ba2723">readDisplacement</a>(insn))</Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x3:</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA&#95;DISP&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3f3aa87cb7be22553d05f4f11e9169fc">eaRegBase</a> + rm);</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="comment">// switch (insn-&gt;addressSize)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780" lineLink="#a9a556ad6d7ad3eb7fe546bb644b2ba41"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GENERIC&#95;FIXUP&#95;FUNC(name, base, prefix)                                 \\</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="preprocessor">  static uint16&#95;t name(struct InternalInstruction &#42;insn, OperandType type,     \\</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="preprocessor">                       uint8&#95;t index, uint8&#95;t &#42;valid) &#123;                        \\</Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="preprocessor">    &#42;valid = 1;                                                                \\</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="preprocessor">    switch (type) &#123;                                                            \\</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="preprocessor">    default:                                                                   \\</Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="preprocessor">      debug(&quot;Unhandled register type&quot;);                                        \\</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="preprocessor">      &#42;valid = 0;                                                              \\</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="preprocessor">      return 0;                                                                \\</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="preprocessor">    case TYPE&#95;Rv:                                                              \\</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="preprocessor">      return base + index;                                                     \\</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="preprocessor">    case TYPE&#95;R8:                                                              \\</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="preprocessor">      if (insn-&gt;rexPrefix &amp;&amp; index &gt;= 4 &amp;&amp; index &lt;= 7)                         \\</Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="preprocessor">        return prefix##&#95;SPL + (index - 4);                                     \\</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="preprocessor">      else                                                                     \\</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="preprocessor">        return prefix##&#95;AL + index;                                            \\</Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="preprocessor">    case TYPE&#95;R16:                                                             \\</Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="preprocessor">      return prefix##&#95;AX + index;                                              \\</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="preprocessor">    case TYPE&#95;R32:                                                             \\</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="preprocessor">      return prefix##&#95;EAX + index;                                             \\</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="preprocessor">    case TYPE&#95;R64:                                                             \\</Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="preprocessor">      return prefix##&#95;RAX + index;                                             \\</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="preprocessor">    case TYPE&#95;ZMM:                                                             \\</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="preprocessor">      return prefix##&#95;ZMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="preprocessor">    case TYPE&#95;YMM:                                                             \\</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="preprocessor">      return prefix##&#95;YMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="preprocessor">    case TYPE&#95;XMM:                                                             \\</Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="preprocessor">      return prefix##&#95;XMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="preprocessor">    case TYPE&#95;TMM:                                                             \\</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="preprocessor">      if (index &gt; 7)                                                           \\</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="preprocessor">      return prefix##&#95;TMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="preprocessor">    case TYPE&#95;TMM&#95;PAIR:                                                        \\</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="preprocessor">      if (index &gt; 7)                                                           \\</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="preprocessor">      return prefix##&#95;TMM0&#95;TMM1 + (index / 2);                                 \\</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="preprocessor">    case TYPE&#95;VK:                                                              \\</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="preprocessor">      index &amp;= 0xf;                                                            \\</Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="preprocessor">      if (index &gt; 7)                                                           \\</Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="preprocessor">      return prefix##&#95;K0 + index;                                              \\</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="preprocessor">    case TYPE&#95;VK&#95;PAIR:                                                         \\</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="preprocessor">      if (index &gt; 7)                                                           \\</Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="preprocessor">      return prefix##&#95;K0&#95;K1 + (index / 2);                                     \\</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="preprocessor">    case TYPE&#95;MM64:                                                            \\</Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="preprocessor">      return prefix##&#95;MM0 + (index &amp; 0x7);                                     \\</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="preprocessor">    case TYPE&#95;SEGMENTREG:                                                      \\</Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="preprocessor">      if ((index &amp; 7) &gt; 5)                                                     \\</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="preprocessor">      return prefix##&#95;ES + (index &amp; 7);                                        \\</Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="preprocessor">    case TYPE&#95;DEBUGREG:                                                        \\</Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="preprocessor">      if (index &gt; 15)                                                          \\</Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="preprocessor">      return prefix##&#95;DR0 + index;                                             \\</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="preprocessor">    case TYPE&#95;CONTROLREG:                                                      \\</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="preprocessor">      if (index &gt; 15)                                                          \\</Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="preprocessor">        &#42;valid = 0;                                                            \\</Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="preprocessor">      return prefix##&#95;CR0 + index;                                             \\</Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="preprocessor">    case TYPE&#95;MVSIBX:                                                          \\</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="preprocessor">      return prefix##&#95;XMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="preprocessor">    case TYPE&#95;MVSIBY:                                                          \\</Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><Highlight kind="preprocessor">      return prefix##&#95;YMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="preprocessor">    case TYPE&#95;MVSIBZ:                                                          \\</Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="preprocessor">      return prefix##&#95;ZMM0 + index;                                            \\</Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="preprocessor">    &#125;                                                                          \\</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="preprocessor">  &#125;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consult an operand type to determine the meaning of the reg or R/M field. If</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal"></Highlight><Highlight kind="comment">// the operand is an XMM operand, for example, an operand would be XMM0 instead</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal"></Highlight><Highlight kind="comment">// of AX, which readModRM() would otherwise misinterpret it as.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param insn  - The instruction containing the operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param type  - The operand type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param index - The existing value of the field as reported by readModRM().</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param valid - The address of a uint8&#95;t.  The target is set to 1 if the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal"></Highlight><Highlight kind="comment">//                field is valid for the register class; 0 if not.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @return      - The proper value.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal"><a href="#a9a556ad6d7ad3eb7fe546bb644b2ba41">GENERIC&#95;FIXUP&#95;FUNC</a>(fixupRegValue, insn-&gt;regBase, MODRM&#95;REG)</Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="normal"><a href="#a9a556ad6d7ad3eb7fe546bb644b2ba41">GENERIC&#95;FIXUP&#95;FUNC</a>(fixupRMValue, insn-&gt;eaRegBase, EA&#95;REG)</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consult an operand specifier to determine which of the fixup&#42;Value functions</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><Highlight kind="normal"></Highlight><Highlight kind="comment">// to use in correcting readModRM()&#39;ss interpretation.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param insn  - See fixup&#42;Value().</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param op    - The operand specifier.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @return      - 0 if fixup was successful; -1 if the register returned was</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="normal"></Highlight><Highlight kind="comment">//                invalid for its class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868" lineLink="#adb1fcba65d61d145b053ee0217b3dee7"><Highlight kind="normal">static </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(struct <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn,</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="normal">                    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> struct <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) &#123;</Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">  uint8&#95;t valid;</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;fixupReg()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> ((<a href="/docs/api/namespaces/llvm/x86disassembler/#ab16c22bdc7e0ea6d8639f8ebf70a8956">OperandEncoding</a>)<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;encoding) &#123;</Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Expected a REG or R/M encoding in fixupReg&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;VVVV:</Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">    insn-&gt;vvvv =</Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">        (<a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)fixupRegValue(insn, (<a href="/docs/api/namespaces/llvm/x86disassembler/#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;type, insn-&gt;vvvv, &amp;valid);</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!valid)</Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;REG:</Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal">    insn-&gt;reg = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)fixupRegValue(insn, (<a href="/docs/api/namespaces/llvm/x86disassembler/#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;type,</Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="normal">                                   insn-&gt;reg - insn-&gt;regBase, &amp;valid);</Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!valid)</Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a3fd192bea7092fa66a95e4ca0cf236fe">CASE&#95;ENCODING&#95;RM</a>:</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;vectorExtensionType == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a> &amp;&amp; insn-&gt;mode == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(insn-&gt;modRM) == 3) &#123;</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// EVEX&#95;X can extend the register id to 32 for a non-GPR register that is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// encoded in RM.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// mode : MODE&#95;64&#95;BIT</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  Only 8 vector registers are available in 32 bit mode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// mod : 3</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  RM encodes a register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;type) &#123;</Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;Rv:</Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R8:</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R16:</Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R32:</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R64:</Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal">        insn-&gt;eaBase =</Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal">            (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)(insn-&gt;eaBase +</Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="normal">                     (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#acc1e56049a41a736160b7ed348bc7709">xFromEVEX2of4</a>(insn-&gt;vectorExtensionPrefix&#91;1&#93;) &lt;&lt; 4));</Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;SIB:</Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;eaBase &gt;= insn-&gt;eaRegBase) &#123;</Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="normal">      insn-&gt;eaBase = (<a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2c">EABase</a>)fixupRMValue(</Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><Highlight kind="normal">          insn, (<a href="/docs/api/namespaces/llvm/x86disassembler/#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;type, insn-&gt;eaBase - insn-&gt;eaRegBase, &amp;valid);</Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!valid)</Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Read the opcode (except the ModR/M byte in the case of extended or escape</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal"></Highlight><Highlight kind="comment">// opcodes).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928" lineLink="#a22cc5e803fedae95c7e1d22ffdb71cda"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a22cc5e803fedae95c7e1d22ffdb71cda">readOpcode</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal">  uint8&#95;t current;</Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readOpcode()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>;</Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>) &#123;</Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ac092c6a008116e099366148975855711">mmmFromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(</Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled mmm field for instruction (0x%hhx)&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="normal">                           <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ac092c6a008116e099366148975855711">mmmFromEVEX2of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)));</Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">VEX&#95;LOB&#95;0F</a>:</Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">VEX&#95;LOB&#95;0F38</a>:</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a>;</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">VEX&#95;LOB&#95;0F3A</a>:</Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE&#95;3A</a>;</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1a3be852f1723249739425f72103b16cb8">VEX&#95;LOB&#95;MAP4</a>:</Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a>;</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1aa89162786f0b4410592313133ff4abe8">VEX&#95;LOB&#95;MAP5</a>:</Highlight></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea6934a4600c92849aec9b177ba29b95f7">MAP5</a>;</Highlight></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1a43eeebcc793cebba4c0af0aaa0061075">VEX&#95;LOB&#95;MAP6</a>:</Highlight></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3168b0000bb711c5f33b0bc976272952">MAP6</a>;</Highlight></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1aba0ff20e0515edd91a78fee4a63c3ec4">VEX&#95;LOB&#95;MAP7</a>:</Highlight></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea632479f320c04b5fc5d78d25d507b434">MAP7</a>;</Highlight></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE&#95;VEX&#95;3B</a>) &#123;</Highlight></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(</Highlight></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled m-mmmm field for instruction (0x%hhx)&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><Highlight kind="normal">                           <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)));</Highlight></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1a93f5f8f993e9a66fc0aec7fd5ea2cef3">VEX&#95;LOB&#95;0F</a>:</Highlight></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</Highlight></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1ad65b6581c00cd9c364212601abce3425">VEX&#95;LOB&#95;0F38</a>:</Highlight></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a>;</Highlight></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1ab15ddc5f81ae3bda7a9a37f3ba0f1ad0">VEX&#95;LOB&#95;0F3A</a>:</Highlight></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE&#95;3A</a>;</Highlight></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1aa89162786f0b4410592313133ff4abe8">VEX&#95;LOB&#95;MAP5</a>:</Highlight></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea6934a4600c92849aec9b177ba29b95f7">MAP5</a>;</Highlight></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1a43eeebcc793cebba4c0af0aaa0061075">VEX&#95;LOB&#95;MAP6</a>:</Highlight></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3168b0000bb711c5f33b0bc976272952">MAP6</a>;</Highlight></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a1394fd7f59cd599a2a6adda29e6778c1aba0ff20e0515edd91a78fee4a63c3ec4">VEX&#95;LOB&#95;MAP7</a>:</Highlight></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea632479f320c04b5fc5d78d25d507b434">MAP7</a>;</Highlight></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE&#95;VEX&#95;2B</a>) &#123;</Highlight></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</Highlight></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE&#95;XOP</a>) &#123;</Highlight></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#abbed9da0e0dde67954fe9e97f6befcc5">mmmmmFromXOP2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)) &#123;</Highlight></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(</Highlight></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled m-mmmm field for instruction (0x%hhx)&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><Highlight kind="normal">                           <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a30e003e4461758b6dba2c70f339ed6c3">mmmmmFromVEX2of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)));</Highlight></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aed5529bc9c207a9ecdc6a2a93fe0ab97a2c36789f4611c843ffa073d50cc4c851">XOP&#95;MAP&#95;SELECT&#95;8</a>:</Highlight></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">XOP8&#95;MAP</a>;</Highlight></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aed5529bc9c207a9ecdc6a2a93fe0ab97ac2c3119b84ccd3e86fee2daa73f0217b">XOP&#95;MAP&#95;SELECT&#95;9</a>:</Highlight></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">XOP9&#95;MAP</a>;</Highlight></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aed5529bc9c207a9ecdc6a2a93fe0ab97acb45a816f871c105bdc85dba0b29acb1">XOP&#95;MAP&#95;SELECT&#95;A</a>:</Highlight></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">XOPA&#95;MAP</a>;</Highlight></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ae3d641e102f527d081672914da33f917">mFromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;)) &#123;</Highlight></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// m bit indicates opcode map 1</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</Highlight></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>);</Highlight></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, current))</Highlight></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (current == 0x0f) &#123;</Highlight></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(</Highlight></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"><Highlight kind="normal">        <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found a two-byte escape prefix (0x%hhx)&quot;</Highlight><Highlight kind="normal">, current));</Highlight></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, current))</Highlight></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (current == 0x38) &#123;</Highlight></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found a three-byte escape prefix (0x%hhx)&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><Highlight kind="normal">                                  current));</Highlight></CodeLine>
<Link id="l01026" /><CodeLine lineNumber="1026"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, current))</Highlight></CodeLine>
<Link id="l01027" /><CodeLine lineNumber="1027"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01028" /><CodeLine lineNumber="1028"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01029" /><CodeLine lineNumber="1029"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a>;</Highlight></CodeLine>
<Link id="l01030" /><CodeLine lineNumber="1030"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (current == 0x3a) &#123;</Highlight></CodeLine>
<Link id="l01031" /><CodeLine lineNumber="1031"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found a three-byte escape prefix (0x%hhx)&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l01032" /><CodeLine lineNumber="1032"><Highlight kind="normal">                                  current));</Highlight></CodeLine>
<Link id="l01033" /><CodeLine lineNumber="1033"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, current))</Highlight></CodeLine>
<Link id="l01034" /><CodeLine lineNumber="1034"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01035" /><CodeLine lineNumber="1035"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01036" /><CodeLine lineNumber="1036"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE&#95;3A</a>;</Highlight></CodeLine>
<Link id="l01037" /><CodeLine lineNumber="1037"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (current == 0x0f) &#123;</Highlight></CodeLine>
<Link id="l01038" /><CodeLine lineNumber="1038"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(</Highlight></CodeLine>
<Link id="l01039" /><CodeLine lineNumber="1039"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a href="/docs/api/namespaces/llvm/#a939bc2108d47080767f0c06ba56caec7">format</a>(</Highlight><Highlight kind="stringliteral">&quot;Found a 3dnow escape prefix (0x%hhx)&quot;</Highlight><Highlight kind="normal">, current));</Highlight></CodeLine>
<Link id="l01040" /><CodeLine lineNumber="1040"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01041" /><CodeLine lineNumber="1041"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Consume operands before the opcode to comply with the 3DNow encoding</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01042" /><CodeLine lineNumber="1042"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</Highlight></CodeLine>
<Link id="l01043" /><CodeLine lineNumber="1043"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01044" /><CodeLine lineNumber="1044"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01045" /><CodeLine lineNumber="1045"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, current))</Highlight></CodeLine>
<Link id="l01046" /><CodeLine lineNumber="1046"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01047" /><CodeLine lineNumber="1047"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01048" /><CodeLine lineNumber="1048"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">THREEDNOW&#95;MAP</a>;</Highlight></CodeLine>
<Link id="l01049" /><CodeLine lineNumber="1049"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01050" /><CodeLine lineNumber="1050"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Didn&#39;t find a three-byte escape prefix&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01051" /><CodeLine lineNumber="1051"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> = <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>;</Highlight></CodeLine>
<Link id="l01052" /><CodeLine lineNumber="1052"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01053" /><CodeLine lineNumber="1053"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>)</Highlight></CodeLine>
<Link id="l01054" /><CodeLine lineNumber="1054"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The opcode with mandatory prefix must start with opcode escape.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01055" /><CodeLine lineNumber="1055"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If not it&#39;s legacy repeat prefix</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01056" /><CodeLine lineNumber="1056"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a> = 0;</Highlight></CodeLine>
<Link id="l01057" /><CodeLine lineNumber="1057"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01058" /><CodeLine lineNumber="1058"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// At this point we have consumed the full opcode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01059" /><CodeLine lineNumber="1059"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Anything we consume from here on must be unconsumed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01060" /><CodeLine lineNumber="1060"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = current;</Highlight></CodeLine>
<Link id="l01061" /><CodeLine lineNumber="1061"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01062" /><CodeLine lineNumber="1062"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01063" /><CodeLine lineNumber="1063"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01064" /><CodeLine lineNumber="1064"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01065" /><CodeLine lineNumber="1065"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Determine whether equiv is the 16-bit equivalent of orig (32-bit or 64-bit).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01066" /><CodeLine lineNumber="1066" lineLink="#ae4e300d312f93aeb723f33f06e50673e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ae4e300d312f93aeb723f33f06e50673e">is16BitEquivalent</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;orig, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;equiv) &#123;</Highlight></CodeLine>
<Link id="l01067" /><CodeLine lineNumber="1067"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> i = 0;; i++) &#123;</Highlight></CodeLine>
<Link id="l01068" /><CodeLine lineNumber="1068"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;\\0&#39;</Highlight><Highlight kind="normal"> &amp;&amp; equiv&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;\\0&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01069" /><CodeLine lineNumber="1069"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01070" /><CodeLine lineNumber="1070"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;\\0&#39;</Highlight><Highlight kind="normal"> || equiv&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;\\0&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01071" /><CodeLine lineNumber="1071"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01072" /><CodeLine lineNumber="1072"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (orig&#91;i&#93; != equiv&#91;i&#93;) &#123;</Highlight></CodeLine>
<Link id="l01073" /><CodeLine lineNumber="1073"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;Q&#39;</Highlight><Highlight kind="normal"> || orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;L&#39;</Highlight><Highlight kind="normal">) &amp;&amp; equiv&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;W&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01074" /><CodeLine lineNumber="1074"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01075" /><CodeLine lineNumber="1075"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;6&#39;</Highlight><Highlight kind="normal"> || orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;3&#39;</Highlight><Highlight kind="normal">) &amp;&amp; equiv&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;1&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01076" /><CodeLine lineNumber="1076"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01077" /><CodeLine lineNumber="1077"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;4&#39;</Highlight><Highlight kind="normal"> || orig&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;2&#39;</Highlight><Highlight kind="normal">) &amp;&amp; equiv&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;6&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01078" /><CodeLine lineNumber="1078"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01079" /><CodeLine lineNumber="1079"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01080" /><CodeLine lineNumber="1080"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01081" /><CodeLine lineNumber="1081"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01082" /><CodeLine lineNumber="1082"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01083" /><CodeLine lineNumber="1083"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01084" /><CodeLine lineNumber="1084"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Determine whether this instruction is a 64-bit instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01085" /><CodeLine lineNumber="1085" lineLink="#a652270ec0bdb03b5a7f934524412aa7f"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">char</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/smeabipass-cpp/#a8f8f80d37794cde9472343e4487ba3eb">name</a>) &#123;</Highlight></CodeLine>
<Link id="l01086" /><CodeLine lineNumber="1086"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> i = 0;; ++i) &#123;</Highlight></CodeLine>
<Link id="l01087" /><CodeLine lineNumber="1087"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/smeabipass-cpp/#a8f8f80d37794cde9472343e4487ba3eb">name</a>&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;\\0&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01088" /><CodeLine lineNumber="1088"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01089" /><CodeLine lineNumber="1089"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/smeabipass-cpp/#a8f8f80d37794cde9472343e4487ba3eb">name</a>&#91;i&#93; == </Highlight><Highlight kind="charliteral">&#39;6&#39;</Highlight><Highlight kind="normal"> &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/smeabipass-cpp/#a8f8f80d37794cde9472343e4487ba3eb">name</a>&#91;i + 1&#93; == </Highlight><Highlight kind="charliteral">&#39;4&#39;</Highlight><Highlight kind="normal">)</Highlight></CodeLine>
<Link id="l01090" /><CodeLine lineNumber="1090"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01091" /><CodeLine lineNumber="1091"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01092" /><CodeLine lineNumber="1092"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01093" /><CodeLine lineNumber="1093"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01094" /><CodeLine lineNumber="1094"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Determine the ID of an instruction, consuming the ModR/M byte as appropriate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01095" /><CodeLine lineNumber="1095"><Highlight kind="normal"></Highlight><Highlight kind="comment">// for extended and escape opcodes, and using a supplied attribute mask.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01096" /><CodeLine lineNumber="1096" lineLink="#a77b7a7d41251f651fae4a8f7cf8b8311"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(uint16&#95;t &#42;instructionID,</Highlight></CodeLine>
<Link id="l01097" /><CodeLine lineNumber="1097"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn,</Highlight></CodeLine>
<Link id="l01098" /><CodeLine lineNumber="1098"><Highlight kind="normal">                                        uint16&#95;t attrMask) &#123;</Highlight></CodeLine>
<Link id="l01099" /><CodeLine lineNumber="1099"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> insnCtx = <a href="/docs/api/namespaces/llvm/x86disassembler/#a9624616e08932c8bf5b3a987e939f968">InstructionContext</a>(x86DisassemblerContexts&#91;attrMask&#93;);</Highlight></CodeLine>
<Link id="l01100" /><CodeLine lineNumber="1100"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/contextdecision">ContextDecision</a> &#42;decision;</Highlight></CodeLine>
<Link id="l01101" /><CodeLine lineNumber="1101"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>) &#123;</Highlight></CodeLine>
<Link id="l01102" /><CodeLine lineNumber="1102"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>:</Highlight></CodeLine>
<Link id="l01103" /><CodeLine lineNumber="1103"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#ae053f9e80d644f47a6ee19185739162b">ONEBYTE&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01104" /><CodeLine lineNumber="1104"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01105" /><CodeLine lineNumber="1105"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a>:</Highlight></CodeLine>
<Link id="l01106" /><CodeLine lineNumber="1106"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a0bfb472dc63adf5ea8919f054d4450e2">TWOBYTE&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01107" /><CodeLine lineNumber="1107"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01108" /><CodeLine lineNumber="1108"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a>:</Highlight></CodeLine>
<Link id="l01109" /><CodeLine lineNumber="1109"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a892daf9647ea098765cb833eb8596234">THREEBYTE38&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01110" /><CodeLine lineNumber="1110"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01111" /><CodeLine lineNumber="1111"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaee435c44f7c8fb5577d8e247d86fe47f">THREEBYTE&#95;3A</a>:</Highlight></CodeLine>
<Link id="l01112" /><CodeLine lineNumber="1112"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a6a9bb5a76c1dd6a02bb96ef407a6cb7d">THREEBYTE3A&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01113" /><CodeLine lineNumber="1113"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01114" /><CodeLine lineNumber="1114"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eae2591c94eee2f2450337a7f76f0c4f35">XOP8&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l01115" /><CodeLine lineNumber="1115"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a73a6f64aec6a805d641a17c87a9d00b9">XOP8&#95;MAP&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01116" /><CodeLine lineNumber="1116"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01117" /><CodeLine lineNumber="1117"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaaf4fbb23ce6ffcb23876627445eb119c">XOP9&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l01118" /><CodeLine lineNumber="1118"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a349d73e2f39af064d9999d7780f9897d">XOP9&#95;MAP&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01119" /><CodeLine lineNumber="1119"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01120" /><CodeLine lineNumber="1120"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3fc124ba62a6f907eaa9253a4b0aa183">XOPA&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l01121" /><CodeLine lineNumber="1121"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a9df14d49cac592bc2e51794ad434e9b2">XOPA&#95;MAP&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01122" /><CodeLine lineNumber="1122"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01123" /><CodeLine lineNumber="1123"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea0275a2adeb2bee7333ebddd77bc2dbe2">THREEDNOW&#95;MAP</a>:</Highlight></CodeLine>
<Link id="l01124" /><CodeLine lineNumber="1124"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a4856eb908bad869295dd7568a8d735c1">THREEDNOW&#95;MAP&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01125" /><CodeLine lineNumber="1125"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01126" /><CodeLine lineNumber="1126"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a>:</Highlight></CodeLine>
<Link id="l01127" /><CodeLine lineNumber="1127"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a220b2f46f604cad58d418fb355d78865">MAP4&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01128" /><CodeLine lineNumber="1128"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01129" /><CodeLine lineNumber="1129"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea6934a4600c92849aec9b177ba29b95f7">MAP5</a>:</Highlight></CodeLine>
<Link id="l01130" /><CodeLine lineNumber="1130"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#aeae838bb5a1c81d099c811f6348ca9df">MAP5&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01131" /><CodeLine lineNumber="1131"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01132" /><CodeLine lineNumber="1132"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea3168b0000bb711c5f33b0bc976272952">MAP6</a>:</Highlight></CodeLine>
<Link id="l01133" /><CodeLine lineNumber="1133"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#ab695124c0e0dbddc8f1dbe567ee211de">MAP6&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01134" /><CodeLine lineNumber="1134"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01135" /><CodeLine lineNumber="1135"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea632479f320c04b5fc5d78d25d507b434">MAP7</a>:</Highlight></CodeLine>
<Link id="l01136" /><CodeLine lineNumber="1136"><Highlight kind="normal">    decision = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#aca2f331e9ce69df8e258199ea9c1f951">MAP7&#95;SYM</a>;</Highlight></CodeLine>
<Link id="l01137" /><CodeLine lineNumber="1137"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01138" /><CodeLine lineNumber="1138"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01139" /><CodeLine lineNumber="1139"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01140" /><CodeLine lineNumber="1140"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (decision-&gt;<a href="/docs/api/structs/contextdecision/#a1b98b9546e8a7df8cd4c894a0f33e5de">opcodeDecisions</a>&#91;insnCtx&#93;</Highlight></CodeLine>
<Link id="l01141" /><CodeLine lineNumber="1141"><Highlight kind="normal">          .<a href="/docs/api/structs/opcodedecision/#a7e7afd813c7cf7d606384fbbf5724c80">modRMDecisions</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>&#93;</Highlight></CodeLine>
<Link id="l01142" /><CodeLine lineNumber="1142"><Highlight kind="normal">          .<a href="/docs/api/structs/modrmdecision/#a6c4ec8014e5927c67c5a0c9f0b9315aa">modrm&#95;type</a> != MODRM&#95;ONEENTRY) &#123;</Highlight></CodeLine>
<Link id="l01143" /><CodeLine lineNumber="1143"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</Highlight></CodeLine>
<Link id="l01144" /><CodeLine lineNumber="1144"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01145" /><CodeLine lineNumber="1145"><Highlight kind="normal">    &#42;instructionID =</Highlight></CodeLine>
<Link id="l01146" /><CodeLine lineNumber="1146"><Highlight kind="normal">        <a href="#ab3686bdd912c0d40035aa66dcffb36da">decode</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>, insnCtx, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>);</Highlight></CodeLine>
<Link id="l01147" /><CodeLine lineNumber="1147"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01148" /><CodeLine lineNumber="1148"><Highlight kind="normal">    &#42;instructionID = <a href="#ab3686bdd912c0d40035aa66dcffb36da">decode</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a>, insnCtx, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>, 0);</Highlight></CodeLine>
<Link id="l01149" /><CodeLine lineNumber="1149"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01150" /><CodeLine lineNumber="1150"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01151" /><CodeLine lineNumber="1151"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01152" /><CodeLine lineNumber="1152"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01153" /><CodeLine lineNumber="1153"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01154" /><CodeLine lineNumber="1154" lineLink="#ac0572c45b7c999d1ef69cece322f0e1c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ac0572c45b7c999d1ef69cece322f0e1c">isCCMPOrCTEST</a>(<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l01155" /><CodeLine lineNumber="1155"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a>)</Highlight></CodeLine>
<Link id="l01156" /><CodeLine lineNumber="1156"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01157" /><CodeLine lineNumber="1157"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 131 &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8386ddf05ce05f470ca10679a78973bd">regFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>) == 7)</Highlight></CodeLine>
<Link id="l01158" /><CodeLine lineNumber="1158"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01159" /><CodeLine lineNumber="1159"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xfe) &#123;</Highlight></CodeLine>
<Link id="l01160" /><CodeLine lineNumber="1160"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01161" /><CodeLine lineNumber="1161"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01162" /><CodeLine lineNumber="1162"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x38:</Highlight></CodeLine>
<Link id="l01163" /><CodeLine lineNumber="1163"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x3a:</Highlight></CodeLine>
<Link id="l01164" /><CodeLine lineNumber="1164"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x84:</Highlight></CodeLine>
<Link id="l01165" /><CodeLine lineNumber="1165"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01166" /><CodeLine lineNumber="1166"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x80:</Highlight></CodeLine>
<Link id="l01167" /><CodeLine lineNumber="1167"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8386ddf05ce05f470ca10679a78973bd">regFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>) == 7;</Highlight></CodeLine>
<Link id="l01168" /><CodeLine lineNumber="1168"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf6:</Highlight></CodeLine>
<Link id="l01169" /><CodeLine lineNumber="1169"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8386ddf05ce05f470ca10679a78973bd">regFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>) == 0;</Highlight></CodeLine>
<Link id="l01170" /><CodeLine lineNumber="1170"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01171" /><CodeLine lineNumber="1171"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01172" /><CodeLine lineNumber="1172"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01173" /><CodeLine lineNumber="1173" lineLink="#a8bfeb1239d117ffbcde8064ef6fcc5a5"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a8bfeb1239d117ffbcde8064ef6fcc5a5">isNF</a>(<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l01174" /><CodeLine lineNumber="1174"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8e79075da5fbb18e84861838e5f60871">nfFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;))</Highlight></CodeLine>
<Link id="l01175" /><CodeLine lineNumber="1175"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01176" /><CodeLine lineNumber="1176"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a>)</Highlight></CodeLine>
<Link id="l01177" /><CodeLine lineNumber="1177"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01178" /><CodeLine lineNumber="1178"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Below NF instructions are not in map4.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01179" /><CodeLine lineNumber="1179"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01180" /><CodeLine lineNumber="1180"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4a08eb3991a81513d973c4d1d70fd81b">ppFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;) == <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa543616853caed3a04d81fc0790f9c9c8">VEX&#95;PREFIX&#95;NONE</a>) &#123;</Highlight></CodeLine>
<Link id="l01181" /><CodeLine lineNumber="1181"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a>) &#123;</Highlight></CodeLine>
<Link id="l01182" /><CodeLine lineNumber="1182"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf2: </Highlight><Highlight kind="comment">// ANDN</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01183" /><CodeLine lineNumber="1183"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf3: </Highlight><Highlight kind="comment">// BLSI, BLSR, BLSMSK</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01184" /><CodeLine lineNumber="1184"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf5: </Highlight><Highlight kind="comment">// BZHI</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01185" /><CodeLine lineNumber="1185"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf7: </Highlight><Highlight kind="comment">// BEXTR</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01186" /><CodeLine lineNumber="1186"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01187" /><CodeLine lineNumber="1187"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01188" /><CodeLine lineNumber="1188"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01189" /><CodeLine lineNumber="1189"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01190" /><CodeLine lineNumber="1190"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01191" /><CodeLine lineNumber="1191"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01192" /><CodeLine lineNumber="1192"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01193" /><CodeLine lineNumber="1193"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01194" /><CodeLine lineNumber="1194"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Determine the ID of an instruction, consuming the ModR/M byte as appropriate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01195" /><CodeLine lineNumber="1195"><Highlight kind="normal"></Highlight><Highlight kind="comment">// for extended and escape opcodes. Determines the attributes and context for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01196" /><CodeLine lineNumber="1196"><Highlight kind="normal"></Highlight><Highlight kind="comment">// the instruction before doing so.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01197" /><CodeLine lineNumber="1197" lineLink="#a201a8b01dbfadf977a0b7b16b14bcb29"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#a201a8b01dbfadf977a0b7b16b14bcb29">getInstructionID</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn,</Highlight></CodeLine>
<Link id="l01198" /><CodeLine lineNumber="1198"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;mii) &#123;</Highlight></CodeLine>
<Link id="l01199" /><CodeLine lineNumber="1199"><Highlight kind="normal">  uint16&#95;t attrMask;</Highlight></CodeLine>
<Link id="l01200" /><CodeLine lineNumber="1200"><Highlight kind="normal">  uint16&#95;t instructionID;</Highlight></CodeLine>
<Link id="l01201" /><CodeLine lineNumber="1201"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01202" /><CodeLine lineNumber="1202"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;getID()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01203" /><CodeLine lineNumber="1203"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01204" /><CodeLine lineNumber="1204"><Highlight kind="normal">  attrMask = <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a521817f03b22ca3e9b694bbeb40ffc13">ATTR&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l01205" /><CodeLine lineNumber="1205"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01206" /><CodeLine lineNumber="1206"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l01207" /><CodeLine lineNumber="1207"><Highlight kind="normal">    attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a2cc98ac6cfff9525a9c517d58203abee">ATTR&#95;64BIT</a>;</Highlight></CodeLine>
<Link id="l01208" /><CodeLine lineNumber="1208"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01209" /><CodeLine lineNumber="1209"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE&#95;NO&#95;VEX&#95;XOP</a>) &#123;</Highlight></CodeLine>
<Link id="l01210" /><CodeLine lineNumber="1210"><Highlight kind="normal">    attrMask |= (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>) ? <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a68d1c0efd3c5566345791f2e44a43874">ATTR&#95;EVEX</a> : <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761aad13de5e7b76aca8e7d8dc6f737087ab">ATTR&#95;VEX</a>;</Highlight></CodeLine>
<Link id="l01211" /><CodeLine lineNumber="1211"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01212" /><CodeLine lineNumber="1212"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>) &#123;</Highlight></CodeLine>
<Link id="l01213" /><CodeLine lineNumber="1213"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4a08eb3991a81513d973c4d1d70fd81b">ppFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) &#123;</Highlight></CodeLine>
<Link id="l01214" /><CodeLine lineNumber="1214"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX&#95;PREFIX&#95;66</a>:</Highlight></CodeLine>
<Link id="l01215" /><CodeLine lineNumber="1215"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01216" /><CodeLine lineNumber="1216"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01217" /><CodeLine lineNumber="1217"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX&#95;PREFIX&#95;F3</a>:</Highlight></CodeLine>
<Link id="l01218" /><CodeLine lineNumber="1218"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01219" /><CodeLine lineNumber="1219"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01220" /><CodeLine lineNumber="1220"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX&#95;PREFIX&#95;F2</a>:</Highlight></CodeLine>
<Link id="l01221" /><CodeLine lineNumber="1221"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR&#95;XD</a>;</Highlight></CodeLine>
<Link id="l01222" /><CodeLine lineNumber="1222"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01223" /><CodeLine lineNumber="1223"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01224" /><CodeLine lineNumber="1224"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01225" /><CodeLine lineNumber="1225"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a0f317d7fd1a55926bed30febed7606da">zFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;))</Highlight></CodeLine>
<Link id="l01226" /><CodeLine lineNumber="1226"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a195fabd1f33778497ed05370718fe0d9">ATTR&#95;EVEXKZ</a>;</Highlight></CodeLine>
<Link id="l01227" /><CodeLine lineNumber="1227"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a8bfeb1239d117ffbcde8064ef6fcc5a5">isNF</a>(insn) &amp;&amp; !<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn) &amp;&amp;</Highlight></CodeLine>
<Link id="l01228" /><CodeLine lineNumber="1228"><Highlight kind="normal">          !<a href="#ac0572c45b7c999d1ef69cece322f0e1c">isCCMPOrCTEST</a>(insn)) </Highlight><Highlight kind="comment">// NF bit is the MSB of aaa.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01229" /><CodeLine lineNumber="1229"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ac4e663a6ca5c2fef0a020c592995391e">ATTR&#95;EVEXNF</a>;</Highlight></CodeLine>
<Link id="l01230" /><CodeLine lineNumber="1230"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// aaa is not used a opmask in MAP4</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01231" /><CodeLine lineNumber="1231"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#abd318ed530c8fc71af093848beb0e2a9">aaaFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;) &amp;&amp;</Highlight></CodeLine>
<Link id="l01232" /><CodeLine lineNumber="1232"><Highlight kind="normal">               (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a>))</Highlight></CodeLine>
<Link id="l01233" /><CodeLine lineNumber="1233"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ab0cfe5f1f7bae377cd3801519ca647a6">ATTR&#95;EVEXK</a>;</Highlight></CodeLine>
<Link id="l01234" /><CodeLine lineNumber="1234"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4521a330feb2823d5f0a83db8233186a">bFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;)) &#123;</Highlight></CodeLine>
<Link id="l01235" /><CodeLine lineNumber="1235"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761abb2f873faafb26778dd88f53a8b0e3a3">ATTR&#95;EVEXB</a>;</Highlight></CodeLine>
<Link id="l01236" /><CodeLine lineNumber="1236"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a9de03b32789ed02aae9e8a4f881ef0c0">uFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;) &amp;&amp; !<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn) &amp;&amp;</Highlight></CodeLine>
<Link id="l01237" /><CodeLine lineNumber="1237"><Highlight kind="normal">            <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4bce531c2ed18d569a316029616e82f0">modFromModRM</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a>) == 3)</Highlight></CodeLine>
<Link id="l01238" /><CodeLine lineNumber="1238"><Highlight kind="normal">          attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a46799a13899b611916f13c2d157f6855">ATTR&#95;EVEXU</a>;</Highlight></CodeLine>
<Link id="l01239" /><CodeLine lineNumber="1239"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01240" /><CodeLine lineNumber="1240"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a057966fda096251466bbdfda0b801081">lFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;))</Highlight></CodeLine>
<Link id="l01241" /><CodeLine lineNumber="1241"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR&#95;VEXL</a>;</Highlight></CodeLine>
<Link id="l01242" /><CodeLine lineNumber="1242"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a05d1ee61cb5494166e335ff64d2cffa8">l2FromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;))</Highlight></CodeLine>
<Link id="l01243" /><CodeLine lineNumber="1243"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a95b4afd8b259682602966fa5c8206bbf">ATTR&#95;EVEXL2</a>;</Highlight></CodeLine>
<Link id="l01244" /><CodeLine lineNumber="1244"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE&#95;VEX&#95;3B</a>) &#123;</Highlight></CodeLine>
<Link id="l01245" /><CodeLine lineNumber="1245"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ac85472ee64d389babbd2c32deef16d89">ppFromVEX3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) &#123;</Highlight></CodeLine>
<Link id="l01246" /><CodeLine lineNumber="1246"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX&#95;PREFIX&#95;66</a>:</Highlight></CodeLine>
<Link id="l01247" /><CodeLine lineNumber="1247"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01248" /><CodeLine lineNumber="1248"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01249" /><CodeLine lineNumber="1249"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX&#95;PREFIX&#95;F3</a>:</Highlight></CodeLine>
<Link id="l01250" /><CodeLine lineNumber="1250"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01251" /><CodeLine lineNumber="1251"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01252" /><CodeLine lineNumber="1252"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX&#95;PREFIX&#95;F2</a>:</Highlight></CodeLine>
<Link id="l01253" /><CodeLine lineNumber="1253"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR&#95;XD</a>;</Highlight></CodeLine>
<Link id="l01254" /><CodeLine lineNumber="1254"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01255" /><CodeLine lineNumber="1255"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01256" /><CodeLine lineNumber="1256"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01257" /><CodeLine lineNumber="1257"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#abf2fe87228fa8c1419f2a5f86baaa597">lFromVEX3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;))</Highlight></CodeLine>
<Link id="l01258" /><CodeLine lineNumber="1258"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR&#95;VEXL</a>;</Highlight></CodeLine>
<Link id="l01259" /><CodeLine lineNumber="1259"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE&#95;VEX&#95;2B</a>) &#123;</Highlight></CodeLine>
<Link id="l01260" /><CodeLine lineNumber="1260"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#adba38d038bb20114ef792961068aebd9">ppFromVEX2of2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;)) &#123;</Highlight></CodeLine>
<Link id="l01261" /><CodeLine lineNumber="1261"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX&#95;PREFIX&#95;66</a>:</Highlight></CodeLine>
<Link id="l01262" /><CodeLine lineNumber="1262"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01263" /><CodeLine lineNumber="1263"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</Highlight></CodeLine>
<Link id="l01264" /><CodeLine lineNumber="1264"><Highlight kind="normal">          attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01265" /><CodeLine lineNumber="1265"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01266" /><CodeLine lineNumber="1266"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX&#95;PREFIX&#95;F3</a>:</Highlight></CodeLine>
<Link id="l01267" /><CodeLine lineNumber="1267"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01268" /><CodeLine lineNumber="1268"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01269" /><CodeLine lineNumber="1269"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX&#95;PREFIX&#95;F2</a>:</Highlight></CodeLine>
<Link id="l01270" /><CodeLine lineNumber="1270"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR&#95;XD</a>;</Highlight></CodeLine>
<Link id="l01271" /><CodeLine lineNumber="1271"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01272" /><CodeLine lineNumber="1272"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01273" /><CodeLine lineNumber="1273"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01274" /><CodeLine lineNumber="1274"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a6886436df5f38bbed7d036a5d8cb44bf">lFromVEX2of2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;))</Highlight></CodeLine>
<Link id="l01275" /><CodeLine lineNumber="1275"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR&#95;VEXL</a>;</Highlight></CodeLine>
<Link id="l01276" /><CodeLine lineNumber="1276"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE&#95;XOP</a>) &#123;</Highlight></CodeLine>
<Link id="l01277" /><CodeLine lineNumber="1277"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a91bdeef85650fa60106450fb24d9c500">ppFromXOP3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) &#123;</Highlight></CodeLine>
<Link id="l01278" /><CodeLine lineNumber="1278"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa00dabef1990963986326bf8a846de59c">VEX&#95;PREFIX&#95;66</a>:</Highlight></CodeLine>
<Link id="l01279" /><CodeLine lineNumber="1279"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01280" /><CodeLine lineNumber="1280"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01281" /><CodeLine lineNumber="1281"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aa4017792b6132c73f0635b09eb5af1c78">VEX&#95;PREFIX&#95;F3</a>:</Highlight></CodeLine>
<Link id="l01282" /><CodeLine lineNumber="1282"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01283" /><CodeLine lineNumber="1283"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01284" /><CodeLine lineNumber="1284"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#addd2d05002ebd2dc83a9d353a3d0231aaae1ab4d6adc50b57d220950665786ac1">VEX&#95;PREFIX&#95;F2</a>:</Highlight></CodeLine>
<Link id="l01285" /><CodeLine lineNumber="1285"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR&#95;XD</a>;</Highlight></CodeLine>
<Link id="l01286" /><CodeLine lineNumber="1286"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01287" /><CodeLine lineNumber="1287"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01288" /><CodeLine lineNumber="1288"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01289" /><CodeLine lineNumber="1289"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a63266a63baf54bef487061a728d12908">lFromXOP3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;))</Highlight></CodeLine>
<Link id="l01290" /><CodeLine lineNumber="1290"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae9c5b2d19120317db54112e3d0af53f0">ATTR&#95;VEXL</a>;</Highlight></CodeLine>
<Link id="l01291" /><CodeLine lineNumber="1291"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01292" /><CodeLine lineNumber="1292"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01293" /><CodeLine lineNumber="1293"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01294" /><CodeLine lineNumber="1294"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>) &#123;</Highlight></CodeLine>
<Link id="l01295" /><CodeLine lineNumber="1295"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If we don&#39;t have mandatory prefix we should use legacy prefixes here</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01296" /><CodeLine lineNumber="1296"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> &amp;&amp; (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>))</Highlight></CodeLine>
<Link id="l01297" /><CodeLine lineNumber="1297"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01298" /><CodeLine lineNumber="1298"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</Highlight></CodeLine>
<Link id="l01299" /><CodeLine lineNumber="1299"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01300" /><CodeLine lineNumber="1300"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a>) &#123;</Highlight></CodeLine>
<Link id="l01301" /><CodeLine lineNumber="1301"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 243 &amp;&amp; (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0x90))</Highlight></CodeLine>
<Link id="l01302" /><CodeLine lineNumber="1302"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// Special support for PAUSE</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01303" /><CodeLine lineNumber="1303"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01304" /><CodeLine lineNumber="1304"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01305" /><CodeLine lineNumber="1305"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf2)</Highlight></CodeLine>
<Link id="l01306" /><CodeLine lineNumber="1306"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR&#95;XD</a>;</Highlight></CodeLine>
<Link id="l01307" /><CodeLine lineNumber="1307"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#adc143cf4b45ac2f3084ad2481cd7856a">repeatPrefix</a> == 0xf3)</Highlight></CodeLine>
<Link id="l01308" /><CodeLine lineNumber="1308"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01309" /><CodeLine lineNumber="1309"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01310" /><CodeLine lineNumber="1310"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01311" /><CodeLine lineNumber="1311"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afc5dad7cd1e49271d0a0436b4fec0ab1">mandatoryPrefix</a>) &#123;</Highlight></CodeLine>
<Link id="l01312" /><CodeLine lineNumber="1312"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf2:</Highlight></CodeLine>
<Link id="l01313" /><CodeLine lineNumber="1313"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae7eba06f9636876052509d9c5f518daf">ATTR&#95;XD</a>;</Highlight></CodeLine>
<Link id="l01314" /><CodeLine lineNumber="1314"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01315" /><CodeLine lineNumber="1315"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0xf3:</Highlight></CodeLine>
<Link id="l01316" /><CodeLine lineNumber="1316"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761adbeb757d43fe751b0f290a3d49a549a2">ATTR&#95;XS</a>;</Highlight></CodeLine>
<Link id="l01317" /><CodeLine lineNumber="1317"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01318" /><CodeLine lineNumber="1318"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x66:</Highlight></CodeLine>
<Link id="l01319" /><CodeLine lineNumber="1319"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>)</Highlight></CodeLine>
<Link id="l01320" /><CodeLine lineNumber="1320"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01321" /><CodeLine lineNumber="1321"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</Highlight></CodeLine>
<Link id="l01322" /><CodeLine lineNumber="1322"><Highlight kind="normal">        attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01323" /><CodeLine lineNumber="1323"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01324" /><CodeLine lineNumber="1324"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 0x67:</Highlight></CodeLine>
<Link id="l01325" /><CodeLine lineNumber="1325"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01326" /><CodeLine lineNumber="1326"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01327" /><CodeLine lineNumber="1327"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01328" /><CodeLine lineNumber="1328"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01329" /><CodeLine lineNumber="1329"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01330" /><CodeLine lineNumber="1330"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp; 0x08) &#123;</Highlight></CodeLine>
<Link id="l01331" /><CodeLine lineNumber="1331"><Highlight kind="normal">    attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ac4f7746f0e0278f882f6496bc332a0a7">ATTR&#95;REXW</a>;</Highlight></CodeLine>
<Link id="l01332" /><CodeLine lineNumber="1332"><Highlight kind="normal">    attrMask &amp;= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">~ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01333" /><CodeLine lineNumber="1333"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01334" /><CodeLine lineNumber="1334"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01335" /><CodeLine lineNumber="1335"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Absolute jump and pushp/popp need special handling</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01336" /><CodeLine lineNumber="1336"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;0&#93; == 213 &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01337" /><CodeLine lineNumber="1337"><Highlight kind="normal">      (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 161 || (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xf0) == 0x50))</Highlight></CodeLine>
<Link id="l01338" /><CodeLine lineNumber="1338"><Highlight kind="normal">    attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a3fb7e2387d06f224bc1910dd8f34e5a3">ATTR&#95;REX2</a>;</Highlight></CodeLine>
<Link id="l01339" /><CodeLine lineNumber="1339"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01340" /><CodeLine lineNumber="1340"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>) &#123;</Highlight></CodeLine>
<Link id="l01341" /><CodeLine lineNumber="1341"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// JCXZ/JECXZ need special handling for 16-bit mode because the meaning</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01342" /><CodeLine lineNumber="1342"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// of the AdSize prefix is inverted w.r.t. 32-bit mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01343" /><CodeLine lineNumber="1343"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xE3)</Highlight></CodeLine>
<Link id="l01344" /><CodeLine lineNumber="1344"><Highlight kind="normal">      attrMask ^= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01345" /><CodeLine lineNumber="1345"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If we&#39;re in 16-bit mode and this is one of the relative jumps and opsize</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01346" /><CodeLine lineNumber="1346"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// prefix isn&#39;t present, we need to force the opsize attribute since the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01347" /><CodeLine lineNumber="1347"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// prefix is inverted relative to 32-bit mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01348" /><CodeLine lineNumber="1348"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01349" /><CodeLine lineNumber="1349"><Highlight kind="normal">        (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 232 || insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xE9))</Highlight></CodeLine>
<Link id="l01350" /><CodeLine lineNumber="1350"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01351" /><CodeLine lineNumber="1351"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01352" /><CodeLine lineNumber="1352"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01353" /><CodeLine lineNumber="1353"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &gt;= 128 &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &lt;= 0x8F)</Highlight></CodeLine>
<Link id="l01354" /><CodeLine lineNumber="1354"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01355" /><CodeLine lineNumber="1355"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01356" /><CodeLine lineNumber="1356"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01357" /><CodeLine lineNumber="1357"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01358" /><CodeLine lineNumber="1358"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionID, insn, attrMask))</Highlight></CodeLine>
<Link id="l01359" /><CodeLine lineNumber="1359"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01360" /><CodeLine lineNumber="1360"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01361" /><CodeLine lineNumber="1361"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The following clauses compensate for limitations of the tables.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01362" /><CodeLine lineNumber="1362"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01363" /><CodeLine lineNumber="1363"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01364" /><CodeLine lineNumber="1364"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ab831cfec071b3ebe687235b3ef5b96f9">TYPE&#95;NO&#95;VEX&#95;XOP</a>) &#123;</Highlight></CodeLine>
<Link id="l01365" /><CodeLine lineNumber="1365"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The tables can&#39;t distinquish between cases where the W-bit is used to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01366" /><CodeLine lineNumber="1366"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// select register size and cases where its a required part of the opcode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01367" /><CodeLine lineNumber="1367"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01368" /><CodeLine lineNumber="1368"><Highlight kind="normal">         <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aaa9036cb371f65ab0c9aa3d7f2abb5f3">wFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) ||</Highlight></CodeLine>
<Link id="l01369" /><CodeLine lineNumber="1369"><Highlight kind="normal">        (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE&#95;VEX&#95;3B</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01370" /><CodeLine lineNumber="1370"><Highlight kind="normal">         <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ab11339ee1e5b8aaa4a706693c51041ae">wFromVEX3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;)) ||</Highlight></CodeLine>
<Link id="l01371" /><CodeLine lineNumber="1371"><Highlight kind="normal">        (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE&#95;XOP</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01372" /><CodeLine lineNumber="1372"><Highlight kind="normal">         <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aea420e27120dd9f790849c9090b42256">wFromXOP3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;))) &#123;</Highlight></CodeLine>
<Link id="l01373" /><CodeLine lineNumber="1373"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01374" /><CodeLine lineNumber="1374"><Highlight kind="normal">      uint16&#95;t instructionIDWithREXW;</Highlight></CodeLine>
<Link id="l01375" /><CodeLine lineNumber="1375"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionIDWithREXW, insn,</Highlight></CodeLine>
<Link id="l01376" /><CodeLine lineNumber="1376"><Highlight kind="normal">                                       attrMask | <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ac4f7746f0e0278f882f6496bc332a0a7">ATTR&#95;REXW</a>)) &#123;</Highlight></CodeLine>
<Link id="l01377" /><CodeLine lineNumber="1377"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</Highlight></CodeLine>
<Link id="l01378" /><CodeLine lineNumber="1378"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionID&#93;;</Highlight></CodeLine>
<Link id="l01379" /><CodeLine lineNumber="1379"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01380" /><CodeLine lineNumber="1380"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01381" /><CodeLine lineNumber="1381"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01382" /><CodeLine lineNumber="1382"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> SpecName = mii-&gt;<a href="/docs/api/classes/llvm/mcinstrinfo/#abdbb44946a6951b5d90dd5313023156f">getName</a>(instructionIDWithREXW);</Highlight></CodeLine>
<Link id="l01383" /><CodeLine lineNumber="1383"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If not a 64-bit instruction. Switch the opcode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01384" /><CodeLine lineNumber="1384"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>(SpecName.data())) &#123;</Highlight></CodeLine>
<Link id="l01385" /><CodeLine lineNumber="1385"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionIDWithREXW;</Highlight></CodeLine>
<Link id="l01386" /><CodeLine lineNumber="1386"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionIDWithREXW&#93;;</Highlight></CodeLine>
<Link id="l01387" /><CodeLine lineNumber="1387"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01388" /><CodeLine lineNumber="1388"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01389" /><CodeLine lineNumber="1389"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01390" /><CodeLine lineNumber="1390"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01391" /><CodeLine lineNumber="1391"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01392" /><CodeLine lineNumber="1392"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Absolute moves, umonitor, and movdir64b need special handling.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01393" /><CodeLine lineNumber="1393"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// -For 16-bit mode because the meaning of the AdSize and OpSize prefixes are</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01394" /><CodeLine lineNumber="1394"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//  inverted w.r.t.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01395" /><CodeLine lineNumber="1395"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// -For 32-bit mode we need to ensure the ADSIZE prefix is observed in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01396" /><CodeLine lineNumber="1396"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//  any position.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01397" /><CodeLine lineNumber="1397"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xFC) == 0xA0)) ||</Highlight></CodeLine>
<Link id="l01398" /><CodeLine lineNumber="1398"><Highlight kind="normal">      (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea4a57a751955088217dbec4ddde73a0d9">TWOBYTE</a> &amp;&amp; (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xAE)) ||</Highlight></CodeLine>
<Link id="l01399" /><CodeLine lineNumber="1399"><Highlight kind="normal">      (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea326a3b9aff421046aeed72135f644612">THREEBYTE&#95;38</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xF8) ||</Highlight></CodeLine>
<Link id="l01400" /><CodeLine lineNumber="1400"><Highlight kind="normal">      (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8ea7c46af55213eba7d7104354bf073cbbe">MAP4</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 0xF8)) &#123;</Highlight></CodeLine>
<Link id="l01401" /><CodeLine lineNumber="1401"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Make sure we observed the prefixes in any position.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01402" /><CodeLine lineNumber="1402"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a>)</Highlight></CodeLine>
<Link id="l01403" /><CodeLine lineNumber="1403"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01404" /><CodeLine lineNumber="1404"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>)</Highlight></CodeLine>
<Link id="l01405" /><CodeLine lineNumber="1405"><Highlight kind="normal">      attrMask |= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01406" /><CodeLine lineNumber="1406"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01407" /><CodeLine lineNumber="1407"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// In 16-bit, invert the attributes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01408" /><CodeLine lineNumber="1408"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>) &#123;</Highlight></CodeLine>
<Link id="l01409" /><CodeLine lineNumber="1409"><Highlight kind="normal">      attrMask ^= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761ae76db82f3abbd861fe788a368d902e43">ATTR&#95;ADSIZE</a>;</Highlight></CodeLine>
<Link id="l01410" /><CodeLine lineNumber="1410"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01411" /><CodeLine lineNumber="1411"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// The OpSize attribute is only valid with the absolute moves.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01412" /><CodeLine lineNumber="1412"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xFC) == 0xA0))</Highlight></CodeLine>
<Link id="l01413" /><CodeLine lineNumber="1413"><Highlight kind="normal">        attrMask ^= <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>;</Highlight></CodeLine>
<Link id="l01414" /><CodeLine lineNumber="1414"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01415" /><CodeLine lineNumber="1415"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01416" /><CodeLine lineNumber="1416"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionID, insn, attrMask))</Highlight></CodeLine>
<Link id="l01417" /><CodeLine lineNumber="1417"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01418" /><CodeLine lineNumber="1418"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01419" /><CodeLine lineNumber="1419"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</Highlight></CodeLine>
<Link id="l01420" /><CodeLine lineNumber="1420"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionID&#93;;</Highlight></CodeLine>
<Link id="l01421" /><CodeLine lineNumber="1421"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01422" /><CodeLine lineNumber="1422"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01423" /><CodeLine lineNumber="1423"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01424" /><CodeLine lineNumber="1424"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a> || insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>) &amp;&amp;</Highlight></CodeLine>
<Link id="l01425" /><CodeLine lineNumber="1425"><Highlight kind="normal">      !(attrMask &amp; <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>)) &#123;</Highlight></CodeLine>
<Link id="l01426" /><CodeLine lineNumber="1426"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The instruction tables make no distinction between instructions that</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01427" /><CodeLine lineNumber="1427"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// allow OpSize anywhere (i.e., 16-bit operations) and that need it in a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01428" /><CodeLine lineNumber="1428"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// particular spot (i.e., many MMX operations). In general we&#39;re</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01429" /><CodeLine lineNumber="1429"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// conservative, but in the specific case where OpSize is present but not in</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01430" /><CodeLine lineNumber="1430"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// the right place we check if there&#39;s a 16-bit operation.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01431" /><CodeLine lineNumber="1431"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/x86disassembler/instructionspecifier">InstructionSpecifier</a> &#42;spec;</Highlight></CodeLine>
<Link id="l01432" /><CodeLine lineNumber="1432"><Highlight kind="normal">    uint16&#95;t instructionIDWithOpsize;</Highlight></CodeLine>
<Link id="l01433" /><CodeLine lineNumber="1433"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/stringref">llvm::StringRef</a> specName, specWithOpSizeName;</Highlight></CodeLine>
<Link id="l01434" /><CodeLine lineNumber="1434"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01435" /><CodeLine lineNumber="1435"><Highlight kind="normal">    spec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionID&#93;;</Highlight></CodeLine>
<Link id="l01436" /><CodeLine lineNumber="1436"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01437" /><CodeLine lineNumber="1437"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionIDWithOpsize, insn,</Highlight></CodeLine>
<Link id="l01438" /><CodeLine lineNumber="1438"><Highlight kind="normal">                                     attrMask | <a href="/docs/api/namespaces/llvm/x86disassembler/#a6417cabaf5514433877aa0592985e761a05118adcbdc4f3ebee3866375280e240">ATTR&#95;OPSIZE</a>)) &#123;</Highlight></CodeLine>
<Link id="l01439" /><CodeLine lineNumber="1439"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// ModRM required with OpSize but not present. Give up and return the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01440" /><CodeLine lineNumber="1440"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// version without OpSize set.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01441" /><CodeLine lineNumber="1441"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</Highlight></CodeLine>
<Link id="l01442" /><CodeLine lineNumber="1442"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = spec;</Highlight></CodeLine>
<Link id="l01443" /><CodeLine lineNumber="1443"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01444" /><CodeLine lineNumber="1444"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01445" /><CodeLine lineNumber="1445"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01446" /><CodeLine lineNumber="1446"><Highlight kind="normal">    specName = mii-&gt;<a href="/docs/api/classes/llvm/mcinstrinfo/#abdbb44946a6951b5d90dd5313023156f">getName</a>(instructionID);</Highlight></CodeLine>
<Link id="l01447" /><CodeLine lineNumber="1447"><Highlight kind="normal">    specWithOpSizeName = mii-&gt;<a href="/docs/api/classes/llvm/mcinstrinfo/#abdbb44946a6951b5d90dd5313023156f">getName</a>(instructionIDWithOpsize);</Highlight></CodeLine>
<Link id="l01448" /><CodeLine lineNumber="1448"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01449" /><CodeLine lineNumber="1449"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ae4e300d312f93aeb723f33f06e50673e">is16BitEquivalent</a>(specName.<a href="/docs/api/classes/llvm/stringref/#a7b0fa1a82461032cdf16b7f6c59f0a6a">data</a>(), specWithOpSizeName.<a href="/docs/api/classes/llvm/stringref/#a7b0fa1a82461032cdf16b7f6c59f0a6a">data</a>()) &amp;&amp;</Highlight></CodeLine>
<Link id="l01450" /><CodeLine lineNumber="1450"><Highlight kind="normal">        (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>) ^ insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55fd804164f59f102d9cf3bec2bdec5c">hasOpSize</a>) &#123;</Highlight></CodeLine>
<Link id="l01451" /><CodeLine lineNumber="1451"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionIDWithOpsize;</Highlight></CodeLine>
<Link id="l01452" /><CodeLine lineNumber="1452"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionIDWithOpsize&#93;;</Highlight></CodeLine>
<Link id="l01453" /><CodeLine lineNumber="1453"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01454" /><CodeLine lineNumber="1454"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</Highlight></CodeLine>
<Link id="l01455" /><CodeLine lineNumber="1455"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = spec;</Highlight></CodeLine>
<Link id="l01456" /><CodeLine lineNumber="1456"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01457" /><CodeLine lineNumber="1457"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01458" /><CodeLine lineNumber="1458"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01459" /><CodeLine lineNumber="1459"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01460" /><CodeLine lineNumber="1460"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af87363b191e81d22b3dfa0618628ed3e">opcodeType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaab12f79117070dc035099f1daed2b8eaf9d21d7b85f3134f59025667d1a87901">ONEBYTE</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> == 144 &amp;&amp;</Highlight></CodeLine>
<Link id="l01461" /><CodeLine lineNumber="1461"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp; 0x01) &#123;</Highlight></CodeLine>
<Link id="l01462" /><CodeLine lineNumber="1462"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// NOOP shouldn&#39;t decode as NOOP if REX.b is set. Instead it should decode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01463" /><CodeLine lineNumber="1463"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// as XCHG %r8, %eax.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01464" /><CodeLine lineNumber="1464"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/x86disassembler/instructionspecifier">InstructionSpecifier</a> &#42;spec;</Highlight></CodeLine>
<Link id="l01465" /><CodeLine lineNumber="1465"><Highlight kind="normal">    uint16&#95;t instructionIDWithNewOpcode;</Highlight></CodeLine>
<Link id="l01466" /><CodeLine lineNumber="1466"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/x86disassembler/instructionspecifier">InstructionSpecifier</a> &#42;specWithNewOpcode;</Highlight></CodeLine>
<Link id="l01467" /><CodeLine lineNumber="1467"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01468" /><CodeLine lineNumber="1468"><Highlight kind="normal">    spec = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionID&#93;;</Highlight></CodeLine>
<Link id="l01469" /><CodeLine lineNumber="1469"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01470" /><CodeLine lineNumber="1470"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Borrow opcode from one of the other XCHGar opcodes</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01471" /><CodeLine lineNumber="1471"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = 0x91;</Highlight></CodeLine>
<Link id="l01472" /><CodeLine lineNumber="1472"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01473" /><CodeLine lineNumber="1473"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a77b7a7d41251f651fae4a8f7cf8b8311">getInstructionIDWithAttrMask</a>(&amp;instructionIDWithNewOpcode, insn,</Highlight></CodeLine>
<Link id="l01474" /><CodeLine lineNumber="1474"><Highlight kind="normal">                                     attrMask)) &#123;</Highlight></CodeLine>
<Link id="l01475" /><CodeLine lineNumber="1475"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = 0x90;</Highlight></CodeLine>
<Link id="l01476" /><CodeLine lineNumber="1476"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01477" /><CodeLine lineNumber="1477"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</Highlight></CodeLine>
<Link id="l01478" /><CodeLine lineNumber="1478"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = spec;</Highlight></CodeLine>
<Link id="l01479" /><CodeLine lineNumber="1479"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01480" /><CodeLine lineNumber="1480"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01481" /><CodeLine lineNumber="1481"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01482" /><CodeLine lineNumber="1482"><Highlight kind="normal">    specWithNewOpcode = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;instructionIDWithNewOpcode&#93;;</Highlight></CodeLine>
<Link id="l01483" /><CodeLine lineNumber="1483"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01484" /><CodeLine lineNumber="1484"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Change back</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01485" /><CodeLine lineNumber="1485"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> = 0x90;</Highlight></CodeLine>
<Link id="l01486" /><CodeLine lineNumber="1486"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01487" /><CodeLine lineNumber="1487"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionIDWithNewOpcode;</Highlight></CodeLine>
<Link id="l01488" /><CodeLine lineNumber="1488"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = specWithNewOpcode;</Highlight></CodeLine>
<Link id="l01489" /><CodeLine lineNumber="1489"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01490" /><CodeLine lineNumber="1490"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01491" /><CodeLine lineNumber="1491"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01492" /><CodeLine lineNumber="1492"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01493" /><CodeLine lineNumber="1493"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a> = instructionID;</Highlight></CodeLine>
<Link id="l01494" /><CodeLine lineNumber="1494"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a> = &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a62a3fc430e98f080dc7e39325d2b9e54">INSTRUCTIONS&#95;SYM</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a>&#93;;</Highlight></CodeLine>
<Link id="l01495" /><CodeLine lineNumber="1495"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01496" /><CodeLine lineNumber="1496"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01497" /><CodeLine lineNumber="1497"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01498" /><CodeLine lineNumber="1498"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01499" /><CodeLine lineNumber="1499"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Read an operand from the opcode field of an instruction and interprets it</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01500" /><CodeLine lineNumber="1500"><Highlight kind="normal"></Highlight><Highlight kind="comment">// appropriately given the operand width. Handles AddRegFrm instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01501" /><CodeLine lineNumber="1501"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01502" /><CodeLine lineNumber="1502"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param insn  - the instruction whose opcode field is to be read.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01503" /><CodeLine lineNumber="1503"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param size  - The width (in bytes) of the register being specified.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01504" /><CodeLine lineNumber="1504"><Highlight kind="normal"></Highlight><Highlight kind="comment">//                1 means AL and friends, 2 means AX, 4 means EAX, and 8 means</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01505" /><CodeLine lineNumber="1505"><Highlight kind="normal"></Highlight><Highlight kind="comment">//                RAX.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01506" /><CodeLine lineNumber="1506"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @return      - 0 on success; nonzero otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01507" /><CodeLine lineNumber="1507" lineLink="#ab536506d0058cd6baa803890e9d648dd"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn, uint8&#95;t <a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a>) &#123;</Highlight></CodeLine>
<Link id="l01508" /><CodeLine lineNumber="1508"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readOpcodeRegister()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01509" /><CodeLine lineNumber="1509"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01510" /><CodeLine lineNumber="1510"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a> == 0)</Highlight></CodeLine>
<Link id="l01511" /><CodeLine lineNumber="1511"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a> = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa5f56dce77be16a72930ac037453b391">registerSize</a>;</Highlight></CodeLine>
<Link id="l01512" /><CodeLine lineNumber="1512"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01513" /><CodeLine lineNumber="1513"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> setOpcodeRegister = &#91;&amp;&#93;(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> base) &#123;</Highlight></CodeLine>
<Link id="l01514" /><CodeLine lineNumber="1514"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> =</Highlight></CodeLine>
<Link id="l01515" /><CodeLine lineNumber="1515"><Highlight kind="normal">        (<a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(base + ((<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#af112ae874f4cca98ba15a30f5743e5e1">bFromREX</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a>) &lt;&lt; 3) |</Highlight></CodeLine>
<Link id="l01516" /><CodeLine lineNumber="1516"><Highlight kind="normal">                      (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a89ead465c9b455052cc64ac9e270f9ec">b2FromREX2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a41d0e9e47665dc38d829804afd7f71e7">rex2ExtensionPrefix</a>&#91;1&#93;) &lt;&lt; 4) |</Highlight></CodeLine>
<Link id="l01517" /><CodeLine lineNumber="1517"><Highlight kind="normal">                      (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 7)));</Highlight></CodeLine>
<Link id="l01518" /><CodeLine lineNumber="1518"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l01519" /><CodeLine lineNumber="1519"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01520" /><CodeLine lineNumber="1520"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a>) &#123;</Highlight></CodeLine>
<Link id="l01521" /><CodeLine lineNumber="1521"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 1:</Highlight></CodeLine>
<Link id="l01522" /><CodeLine lineNumber="1522"><Highlight kind="normal">    setOpcodeRegister(MODRM&#95;REG&#95;AL);</Highlight></CodeLine>
<Link id="l01523" /><CodeLine lineNumber="1523"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a800a1b50115e92e6d7762fab50cb5fd7">rexPrefix</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> &gt;= MODRM&#95;REG&#95;AL + 4 &amp;&amp;</Highlight></CodeLine>
<Link id="l01524" /><CodeLine lineNumber="1524"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> &lt; MODRM&#95;REG&#95;AL + 0x8) &#123;</Highlight></CodeLine>
<Link id="l01525" /><CodeLine lineNumber="1525"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> =</Highlight></CodeLine>
<Link id="l01526" /><CodeLine lineNumber="1526"><Highlight kind="normal">          (<a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)(MODRM&#95;REG&#95;SPL + (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a> - MODRM&#95;REG&#95;AL - 4));</Highlight></CodeLine>
<Link id="l01527" /><CodeLine lineNumber="1527"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01528" /><CodeLine lineNumber="1528"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01529" /><CodeLine lineNumber="1529"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01530" /><CodeLine lineNumber="1530"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 2:</Highlight></CodeLine>
<Link id="l01531" /><CodeLine lineNumber="1531"><Highlight kind="normal">    setOpcodeRegister(MODRM&#95;REG&#95;AX);</Highlight></CodeLine>
<Link id="l01532" /><CodeLine lineNumber="1532"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01533" /><CodeLine lineNumber="1533"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 4:</Highlight></CodeLine>
<Link id="l01534" /><CodeLine lineNumber="1534"><Highlight kind="normal">    setOpcodeRegister(MODRM&#95;REG&#95;EAX);</Highlight></CodeLine>
<Link id="l01535" /><CodeLine lineNumber="1535"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01536" /><CodeLine lineNumber="1536"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8:</Highlight></CodeLine>
<Link id="l01537" /><CodeLine lineNumber="1537"><Highlight kind="normal">    setOpcodeRegister(MODRM&#95;REG&#95;RAX);</Highlight></CodeLine>
<Link id="l01538" /><CodeLine lineNumber="1538"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01539" /><CodeLine lineNumber="1539"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01540" /><CodeLine lineNumber="1540"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01541" /><CodeLine lineNumber="1541"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01542" /><CodeLine lineNumber="1542"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01543" /><CodeLine lineNumber="1543"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01544" /><CodeLine lineNumber="1544"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consume an immediate operand from an instruction, given the desired operand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01545" /><CodeLine lineNumber="1545"><Highlight kind="normal"></Highlight><Highlight kind="comment">// size.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01546" /><CodeLine lineNumber="1546"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01547" /><CodeLine lineNumber="1547"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param insn  - The instruction whose operand is to be read.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01548" /><CodeLine lineNumber="1548"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param size  - The width (in bytes) of the operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01549" /><CodeLine lineNumber="1549"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @return      - 0 if the immediate was successfully consumed; nonzero</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01550" /><CodeLine lineNumber="1550"><Highlight kind="normal"></Highlight><Highlight kind="comment">//                otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01551" /><CodeLine lineNumber="1551" lineLink="#a771c0394a5e25fb07aaca2764eff8370"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn, uint8&#95;t <a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a>) &#123;</Highlight></CodeLine>
<Link id="l01552" /><CodeLine lineNumber="1552"><Highlight kind="normal">  uint8&#95;t imm8;</Highlight></CodeLine>
<Link id="l01553" /><CodeLine lineNumber="1553"><Highlight kind="normal">  uint16&#95;t imm16;</Highlight></CodeLine>
<Link id="l01554" /><CodeLine lineNumber="1554"><Highlight kind="normal">  uint32&#95;t imm32;</Highlight></CodeLine>
<Link id="l01555" /><CodeLine lineNumber="1555"><Highlight kind="normal">  uint64&#95;t imm64;</Highlight></CodeLine>
<Link id="l01556" /><CodeLine lineNumber="1556"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01557" /><CodeLine lineNumber="1557"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readImmediate()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01558" /><CodeLine lineNumber="1558"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01559" /><CodeLine lineNumber="1559"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a> &lt; 2 &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Already consumed two immediates&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01560" /><CodeLine lineNumber="1560"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01561" /><CodeLine lineNumber="1561"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a> = <a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a>;</Highlight></CodeLine>
<Link id="l01562" /><CodeLine lineNumber="1562"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afca447a485e325201cd7d0716787f52b">immediateOffset</a> = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa3b2f84ae751780dd417d7d59f235f3f">readerCursor</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a>;</Highlight></CodeLine>
<Link id="l01563" /><CodeLine lineNumber="1563"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01564" /><CodeLine lineNumber="1564"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a>) &#123;</Highlight></CodeLine>
<Link id="l01565" /><CodeLine lineNumber="1565"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 1:</Highlight></CodeLine>
<Link id="l01566" /><CodeLine lineNumber="1566"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, imm8))</Highlight></CodeLine>
<Link id="l01567" /><CodeLine lineNumber="1567"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01568" /><CodeLine lineNumber="1568"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>&#93; = imm8;</Highlight></CodeLine>
<Link id="l01569" /><CodeLine lineNumber="1569"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01570" /><CodeLine lineNumber="1570"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 2:</Highlight></CodeLine>
<Link id="l01571" /><CodeLine lineNumber="1571"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, imm16))</Highlight></CodeLine>
<Link id="l01572" /><CodeLine lineNumber="1572"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01573" /><CodeLine lineNumber="1573"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>&#93; = imm16;</Highlight></CodeLine>
<Link id="l01574" /><CodeLine lineNumber="1574"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01575" /><CodeLine lineNumber="1575"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 4:</Highlight></CodeLine>
<Link id="l01576" /><CodeLine lineNumber="1576"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, imm32))</Highlight></CodeLine>
<Link id="l01577" /><CodeLine lineNumber="1577"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01578" /><CodeLine lineNumber="1578"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>&#93; = imm32;</Highlight></CodeLine>
<Link id="l01579" /><CodeLine lineNumber="1579"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01580" /><CodeLine lineNumber="1580"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8:</Highlight></CodeLine>
<Link id="l01581" /><CodeLine lineNumber="1581"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a650dea4533083a886cec9f16d80356d9af0ef8c72418989a4bb20243ccb61eeb0">consume</a>(insn, imm64))</Highlight></CodeLine>
<Link id="l01582" /><CodeLine lineNumber="1582"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01583" /><CodeLine lineNumber="1583"><Highlight kind="normal">    insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>&#93; = imm64;</Highlight></CodeLine>
<Link id="l01584" /><CodeLine lineNumber="1584"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01585" /><CodeLine lineNumber="1585"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01586" /><CodeLine lineNumber="1586"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;invalid size&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01587" /><CodeLine lineNumber="1587"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01588" /><CodeLine lineNumber="1588"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01589" /><CodeLine lineNumber="1589"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>++;</Highlight></CodeLine>
<Link id="l01590" /><CodeLine lineNumber="1590"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01591" /><CodeLine lineNumber="1591"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01592" /><CodeLine lineNumber="1592"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01593" /><CodeLine lineNumber="1593"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01594" /><CodeLine lineNumber="1594"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consume vvvv from an instruction if it has a VEX prefix.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01595" /><CodeLine lineNumber="1595" lineLink="#a8514fc80a87b940b85536ef125c05350"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#a8514fc80a87b940b85536ef125c05350">readVVVV</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l01596" /><CodeLine lineNumber="1596"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readVVVV()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01597" /><CodeLine lineNumber="1597"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01598" /><CodeLine lineNumber="1598"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> vvvv;</Highlight></CodeLine>
<Link id="l01599" /><CodeLine lineNumber="1599"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>)</Highlight></CodeLine>
<Link id="l01600" /><CodeLine lineNumber="1600"><Highlight kind="normal">    vvvv = (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4b4847dc5b2960b63e97e71da1d802a4">v2FromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;) &lt;&lt; 4 |</Highlight></CodeLine>
<Link id="l01601" /><CodeLine lineNumber="1601"><Highlight kind="normal">            <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aefa5ea2a9230c9f8dba9efa4d4e226b4">vvvvFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;));</Highlight></CodeLine>
<Link id="l01602" /><CodeLine lineNumber="1602"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78ad63c6ef1f04c8aa18d74c2700d1f559e">TYPE&#95;VEX&#95;3B</a>)</Highlight></CodeLine>
<Link id="l01603" /><CodeLine lineNumber="1603"><Highlight kind="normal">    vvvv = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a9b5608175fb4bc57fd5e6bcd7f5efed2">vvvvFromVEX3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;);</Highlight></CodeLine>
<Link id="l01604" /><CodeLine lineNumber="1604"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a594bf13c39d9785f9603aad71559006b">TYPE&#95;VEX&#95;2B</a>)</Highlight></CodeLine>
<Link id="l01605" /><CodeLine lineNumber="1605"><Highlight kind="normal">    vvvv = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8dc9745657ce1382ca803e1e3e62a049">vvvvFromVEX2of2</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;1&#93;);</Highlight></CodeLine>
<Link id="l01606" /><CodeLine lineNumber="1606"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78a526cd04f63e6634ccad1e962577e59b8">TYPE&#95;XOP</a>)</Highlight></CodeLine>
<Link id="l01607" /><CodeLine lineNumber="1607"><Highlight kind="normal">    vvvv = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ae5714cb8f59b79c1938dca548bfb61f9">vvvvFromXOP3of3</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;);</Highlight></CodeLine>
<Link id="l01608" /><CodeLine lineNumber="1608"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01609" /><CodeLine lineNumber="1609"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01610" /><CodeLine lineNumber="1610"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01611" /><CodeLine lineNumber="1611"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l01612" /><CodeLine lineNumber="1612"><Highlight kind="normal">    vvvv &amp;= 0xf; </Highlight><Highlight kind="comment">// Can only clear bit 4 Bit 3 must be cleared later.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01613" /><CodeLine lineNumber="1613"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01614" /><CodeLine lineNumber="1614"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a></Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(vvvv);</Highlight></CodeLine>
<Link id="l01615" /><CodeLine lineNumber="1615"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01616" /><CodeLine lineNumber="1616"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01617" /><CodeLine lineNumber="1617"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01618" /><CodeLine lineNumber="1618"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Read an mask register from the opcode field of an instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01619" /><CodeLine lineNumber="1619"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01620" /><CodeLine lineNumber="1620"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @param insn    - The instruction whose opcode field is to be read.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01621" /><CodeLine lineNumber="1621"><Highlight kind="normal"></Highlight><Highlight kind="comment">// @return        - 0 on success; nonzero otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01622" /><CodeLine lineNumber="1622" lineLink="#aa7089b50e7c7846d5b312d0148c30b5f"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#aa7089b50e7c7846d5b312d0148c30b5f">readMaskRegister</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l01623" /><CodeLine lineNumber="1623"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readMaskRegister()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01624" /><CodeLine lineNumber="1624"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01625" /><CodeLine lineNumber="1625"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a>)</Highlight></CodeLine>
<Link id="l01626" /><CodeLine lineNumber="1626"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01627" /><CodeLine lineNumber="1627"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01628" /><CodeLine lineNumber="1628"><Highlight kind="normal">  insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a470c2d5240e9910df12140a2a4e78b73">writemask</a> =</Highlight></CodeLine>
<Link id="l01629" /><CodeLine lineNumber="1629"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a></Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#abd318ed530c8fc71af093848beb0e2a9">aaaFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;));</Highlight></CodeLine>
<Link id="l01630" /><CodeLine lineNumber="1630"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01631" /><CodeLine lineNumber="1631"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01632" /><CodeLine lineNumber="1632"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01633" /><CodeLine lineNumber="1633"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Consults the specifier for an instruction and consumes all</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01634" /><CodeLine lineNumber="1634"><Highlight kind="normal"></Highlight><Highlight kind="comment">// operands for that instruction, interpreting them as it goes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01635" /><CodeLine lineNumber="1635" lineLink="#a42be988af3ae0e352befa7189bd50936"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> <a href="#a42be988af3ae0e352befa7189bd50936">readOperands</a>(</Highlight><Highlight kind="keyword">struct</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &#42;insn) &#123;</Highlight></CodeLine>
<Link id="l01636" /><CodeLine lineNumber="1636"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> hasVVVV, needVVVV;</Highlight></CodeLine>
<Link id="l01637" /><CodeLine lineNumber="1637"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> sawRegImm = 0;</Highlight></CodeLine>
<Link id="l01638" /><CodeLine lineNumber="1638"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01639" /><CodeLine lineNumber="1639"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;readOperands()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01640" /><CodeLine lineNumber="1640"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01641" /><CodeLine lineNumber="1641"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If non-zero vvvv specified, make sure one of the operands uses it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01642" /><CodeLine lineNumber="1642"><Highlight kind="normal">  hasVVVV = !<a href="#a8514fc80a87b940b85536ef125c05350">readVVVV</a>(insn);</Highlight></CodeLine>
<Link id="l01643" /><CodeLine lineNumber="1643"><Highlight kind="normal">  needVVVV = hasVVVV &amp;&amp; (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> != 0);</Highlight></CodeLine>
<Link id="l01644" /><CodeLine lineNumber="1644"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01645" /><CodeLine lineNumber="1645"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> : x86OperandSets&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a>-&gt;<a href="/docs/api/structs/llvm/x86disassembler/instructionspecifier/#a5c97487808484796284b76623db83810">operands</a>&#93;) &#123;</Highlight></CodeLine>
<Link id="l01646" /><CodeLine lineNumber="1646"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.encoding) &#123;</Highlight></CodeLine>
<Link id="l01647" /><CodeLine lineNumber="1647"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;NONE:</Highlight></CodeLine>
<Link id="l01648" /><CodeLine lineNumber="1648"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;SI:</Highlight></CodeLine>
<Link id="l01649" /><CodeLine lineNumber="1649"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;DI:</Highlight></CodeLine>
<Link id="l01650" /><CodeLine lineNumber="1650"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01651" /><CodeLine lineNumber="1651"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a2a7d2bc3ef8e759126222de6b4d440fe">CASE&#95;ENCODING&#95;VSIB</a>:</Highlight></CodeLine>
<Link id="l01652" /><CodeLine lineNumber="1652"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// VSIB can use the V2 bit so check only the other bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01653" /><CodeLine lineNumber="1653"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (needVVVV)</Highlight></CodeLine>
<Link id="l01654" /><CodeLine lineNumber="1654"><Highlight kind="normal">        needVVVV = hasVVVV &amp; ((insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> &amp; 0xf) != 0);</Highlight></CodeLine>
<Link id="l01655" /><CodeLine lineNumber="1655"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</Highlight></CodeLine>
<Link id="l01656" /><CodeLine lineNumber="1656"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01657" /><CodeLine lineNumber="1657"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01658" /><CodeLine lineNumber="1658"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Reject if SIB wasn&#39;t used.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01659" /><CodeLine lineNumber="1659"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> != EA&#95;BASE&#95;sib &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> != EA&#95;BASE&#95;sib64)</Highlight></CodeLine>
<Link id="l01660" /><CodeLine lineNumber="1660"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01661" /><CodeLine lineNumber="1661"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01662" /><CodeLine lineNumber="1662"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If sibIndex was set to SIB&#95;INDEX&#95;NONE, index offset is 4</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01663" /><CodeLine lineNumber="1663"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB&#95;INDEX&#95;NONE</a>)</Highlight></CodeLine>
<Link id="l01664" /><CodeLine lineNumber="1664"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a> + 4);</Highlight></CodeLine>
<Link id="l01665" /><CodeLine lineNumber="1665"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01666" /><CodeLine lineNumber="1666"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If EVEX.v2 is set this is one of the 16-31 registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01667" /><CodeLine lineNumber="1667"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aec1dd627d95bd0f134d90d538d728cac">vectorExtensionType</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a88730ad84a956ffad5205b3b79a93b78afd8e9c8ad31d8d77fbde6adfa808f8d4">TYPE&#95;EVEX</a> &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l01668" /><CodeLine lineNumber="1668"><Highlight kind="normal">          <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a4b4847dc5b2960b63e97e71da1d802a4">v2FromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;))</Highlight></CodeLine>
<Link id="l01669" /><CodeLine lineNumber="1669"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> + 16);</Highlight></CodeLine>
<Link id="l01670" /><CodeLine lineNumber="1670"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01671" /><CodeLine lineNumber="1671"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Adjust the index register to the correct size.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01672" /><CodeLine lineNumber="1672"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> ((<a href="/docs/api/namespaces/llvm/x86disassembler/#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.type) &#123;</Highlight></CodeLine>
<Link id="l01673" /><CodeLine lineNumber="1673"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01674" /><CodeLine lineNumber="1674"><Highlight kind="normal">        <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled VSIB index type&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01675" /><CodeLine lineNumber="1675"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01676" /><CodeLine lineNumber="1676"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MVSIBX:</Highlight></CodeLine>
<Link id="l01677" /><CodeLine lineNumber="1677"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> =</Highlight></CodeLine>
<Link id="l01678" /><CodeLine lineNumber="1678"><Highlight kind="normal">            (<a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(SIB&#95;INDEX&#95;XMM0 + (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>));</Highlight></CodeLine>
<Link id="l01679" /><CodeLine lineNumber="1679"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01680" /><CodeLine lineNumber="1680"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MVSIBY:</Highlight></CodeLine>
<Link id="l01681" /><CodeLine lineNumber="1681"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> =</Highlight></CodeLine>
<Link id="l01682" /><CodeLine lineNumber="1682"><Highlight kind="normal">            (<a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(SIB&#95;INDEX&#95;YMM0 + (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>));</Highlight></CodeLine>
<Link id="l01683" /><CodeLine lineNumber="1683"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01684" /><CodeLine lineNumber="1684"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MVSIBZ:</Highlight></CodeLine>
<Link id="l01685" /><CodeLine lineNumber="1685"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> =</Highlight></CodeLine>
<Link id="l01686" /><CodeLine lineNumber="1686"><Highlight kind="normal">            (<a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(SIB&#95;INDEX&#95;ZMM0 + (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> - insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5dd72bf92591d08bd4ae712541461b24">sibIndexBase</a>));</Highlight></CodeLine>
<Link id="l01687" /><CodeLine lineNumber="1687"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01688" /><CodeLine lineNumber="1688"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01689" /><CodeLine lineNumber="1689"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01690" /><CodeLine lineNumber="1690"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Apply the AVX512 compressed displacement scaling factor.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01691" /><CodeLine lineNumber="1691"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.encoding != ENCODING&#95;REG &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA&#95;DISP&#95;8</a>)</Highlight></CodeLine>
<Link id="l01692" /><CodeLine lineNumber="1692"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> &#42;= 1 &lt;&lt; (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.encoding - ENCODING&#95;VSIB);</Highlight></CodeLine>
<Link id="l01693" /><CodeLine lineNumber="1693"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01694" /><CodeLine lineNumber="1694"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;SIB:</Highlight></CodeLine>
<Link id="l01695" /><CodeLine lineNumber="1695"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Reject if SIB wasn&#39;t used.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01696" /><CodeLine lineNumber="1696"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> != EA&#95;BASE&#95;sib &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> != EA&#95;BASE&#95;sib64)</Highlight></CodeLine>
<Link id="l01697" /><CodeLine lineNumber="1697"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01698" /><CodeLine lineNumber="1698"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</Highlight></CodeLine>
<Link id="l01699" /><CodeLine lineNumber="1699"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01700" /><CodeLine lineNumber="1700"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(insn, &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>))</Highlight></CodeLine>
<Link id="l01701" /><CodeLine lineNumber="1701"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01702" /><CodeLine lineNumber="1702"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01703" /><CodeLine lineNumber="1703"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;REG:</Highlight></CodeLine>
<Link id="l01704" /><CodeLine lineNumber="1704"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a3fd192bea7092fa66a95e4ca0cf236fe">CASE&#95;ENCODING&#95;RM</a>:</Highlight></CodeLine>
<Link id="l01705" /><CodeLine lineNumber="1705"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ae354b93b59d4f78cddbb50869bd5ef6b">readModRM</a>(insn))</Highlight></CodeLine>
<Link id="l01706" /><CodeLine lineNumber="1706"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01707" /><CodeLine lineNumber="1707"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(insn, &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>))</Highlight></CodeLine>
<Link id="l01708" /><CodeLine lineNumber="1708"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01709" /><CodeLine lineNumber="1709"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Apply the AVX512 compressed displacement scaling factor.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01710" /><CodeLine lineNumber="1710"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.encoding != ENCODING&#95;REG &amp;&amp; insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa896daef79c9641dee49c81683b68ea92">EA&#95;DISP&#95;8</a>)</Highlight></CodeLine>
<Link id="l01711" /><CodeLine lineNumber="1711"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> &#42;= 1 &lt;&lt; (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.encoding - ENCODING&#95;RM);</Highlight></CodeLine>
<Link id="l01712" /><CodeLine lineNumber="1712"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01713" /><CodeLine lineNumber="1713"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IB:</Highlight></CodeLine>
<Link id="l01714" /><CodeLine lineNumber="1714"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (sawRegImm) &#123;</Highlight></CodeLine>
<Link id="l01715" /><CodeLine lineNumber="1715"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// Saw a register immediate so don&#39;t read again and instead split the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01716" /><CodeLine lineNumber="1716"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// previous immediate. FIXME: This is a hack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01717" /><CodeLine lineNumber="1717"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>&#93; =</Highlight></CodeLine>
<Link id="l01718" /><CodeLine lineNumber="1718"><Highlight kind="normal">            insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a> - 1&#93; &amp; 0xf;</Highlight></CodeLine>
<Link id="l01719" /><CodeLine lineNumber="1719"><Highlight kind="normal">        ++insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a5439803f50e569973762a82cb53f9a70">numImmediatesConsumed</a>;</Highlight></CodeLine>
<Link id="l01720" /><CodeLine lineNumber="1720"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01721" /><CodeLine lineNumber="1721"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01722" /><CodeLine lineNumber="1722"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 1))</Highlight></CodeLine>
<Link id="l01723" /><CodeLine lineNumber="1723"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01724" /><CodeLine lineNumber="1724"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.type == TYPE&#95;XMM || <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.type == TYPE&#95;YMM)</Highlight></CodeLine>
<Link id="l01725" /><CodeLine lineNumber="1725"><Highlight kind="normal">        sawRegImm = 1;</Highlight></CodeLine>
<Link id="l01726" /><CodeLine lineNumber="1726"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01727" /><CodeLine lineNumber="1727"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IW:</Highlight></CodeLine>
<Link id="l01728" /><CodeLine lineNumber="1728"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 2))</Highlight></CodeLine>
<Link id="l01729" /><CodeLine lineNumber="1729"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01730" /><CodeLine lineNumber="1730"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01731" /><CodeLine lineNumber="1731"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;ID:</Highlight></CodeLine>
<Link id="l01732" /><CodeLine lineNumber="1732"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 4))</Highlight></CodeLine>
<Link id="l01733" /><CodeLine lineNumber="1733"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01734" /><CodeLine lineNumber="1734"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01735" /><CodeLine lineNumber="1735"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IO:</Highlight></CodeLine>
<Link id="l01736" /><CodeLine lineNumber="1736"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, 8))</Highlight></CodeLine>
<Link id="l01737" /><CodeLine lineNumber="1737"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01738" /><CodeLine lineNumber="1738"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01739" /><CodeLine lineNumber="1739"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Iv:</Highlight></CodeLine>
<Link id="l01740" /><CodeLine lineNumber="1740"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>))</Highlight></CodeLine>
<Link id="l01741" /><CodeLine lineNumber="1741"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01742" /><CodeLine lineNumber="1742"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01743" /><CodeLine lineNumber="1743"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Ia:</Highlight></CodeLine>
<Link id="l01744" /><CodeLine lineNumber="1744"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a771c0394a5e25fb07aaca2764eff8370">readImmediate</a>(insn, insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a>))</Highlight></CodeLine>
<Link id="l01745" /><CodeLine lineNumber="1745"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01746" /><CodeLine lineNumber="1746"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01747" /><CodeLine lineNumber="1747"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IRC:</Highlight></CodeLine>
<Link id="l01748" /><CodeLine lineNumber="1748"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a1fb6f49de943aa22baa9a9ce75cbcf35">RC</a> = (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a05d1ee61cb5494166e335ff64d2cffa8">l2FromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;) &lt;&lt; 1) |</Highlight></CodeLine>
<Link id="l01749" /><CodeLine lineNumber="1749"><Highlight kind="normal">                 <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a057966fda096251466bbdfda0b801081">lFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;);</Highlight></CodeLine>
<Link id="l01750" /><CodeLine lineNumber="1750"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01751" /><CodeLine lineNumber="1751"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RB:</Highlight></CodeLine>
<Link id="l01752" /><CodeLine lineNumber="1752"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 1))</Highlight></CodeLine>
<Link id="l01753" /><CodeLine lineNumber="1753"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01754" /><CodeLine lineNumber="1754"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01755" /><CodeLine lineNumber="1755"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RW:</Highlight></CodeLine>
<Link id="l01756" /><CodeLine lineNumber="1756"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 2))</Highlight></CodeLine>
<Link id="l01757" /><CodeLine lineNumber="1757"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01758" /><CodeLine lineNumber="1758"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01759" /><CodeLine lineNumber="1759"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RD:</Highlight></CodeLine>
<Link id="l01760" /><CodeLine lineNumber="1760"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 4))</Highlight></CodeLine>
<Link id="l01761" /><CodeLine lineNumber="1761"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01762" /><CodeLine lineNumber="1762"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01763" /><CodeLine lineNumber="1763"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RO:</Highlight></CodeLine>
<Link id="l01764" /><CodeLine lineNumber="1764"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 8))</Highlight></CodeLine>
<Link id="l01765" /><CodeLine lineNumber="1765"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01766" /><CodeLine lineNumber="1766"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01767" /><CodeLine lineNumber="1767"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Rv:</Highlight></CodeLine>
<Link id="l01768" /><CodeLine lineNumber="1768"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ab536506d0058cd6baa803890e9d648dd">readOpcodeRegister</a>(insn, 0))</Highlight></CodeLine>
<Link id="l01769" /><CodeLine lineNumber="1769"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01770" /><CodeLine lineNumber="1770"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01771" /><CodeLine lineNumber="1771"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;CF:</Highlight></CodeLine>
<Link id="l01772" /><CodeLine lineNumber="1772"><Highlight kind="normal">      insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;1&#93; = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aec9a3936dedbb738365b55da9fa780f8">oszcFromEVEX3of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;2&#93;);</Highlight></CodeLine>
<Link id="l01773" /><CodeLine lineNumber="1773"><Highlight kind="normal">      needVVVV = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">; </Highlight><Highlight kind="comment">// oszc shares the same bits with VVVV</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01774" /><CodeLine lineNumber="1774"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01775" /><CodeLine lineNumber="1775"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;CC:</Highlight></CodeLine>
<Link id="l01776" /><CodeLine lineNumber="1776"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ac0572c45b7c999d1ef69cece322f0e1c">isCCMPOrCTEST</a>(insn))</Highlight></CodeLine>
<Link id="l01777" /><CodeLine lineNumber="1777"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;2&#93; = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a7201603cc366bc19401cb3973b8ce209">scFromEVEX4of4</a>(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a4dfc5f5e7de8a290fb42d12a7e1b26dc">vectorExtensionPrefix</a>&#91;3&#93;);</Highlight></CodeLine>
<Link id="l01778" /><CodeLine lineNumber="1778"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01779" /><CodeLine lineNumber="1779"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;1&#93; = insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a48eaa97ba6df31c9e0d5b60057b26cb3">opcode</a> &amp; 0xf;</Highlight></CodeLine>
<Link id="l01780" /><CodeLine lineNumber="1780"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01781" /><CodeLine lineNumber="1781"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;FP:</Highlight></CodeLine>
<Link id="l01782" /><CodeLine lineNumber="1782"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01783" /><CodeLine lineNumber="1783"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;VVVV:</Highlight></CodeLine>
<Link id="l01784" /><CodeLine lineNumber="1784"><Highlight kind="normal">      needVVVV = 0; </Highlight><Highlight kind="comment">// Mark that we have found a VVVV operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01785" /><CodeLine lineNumber="1785"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!hasVVVV)</Highlight></CodeLine>
<Link id="l01786" /><CodeLine lineNumber="1786"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01787" /><CodeLine lineNumber="1787"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l01788" /><CodeLine lineNumber="1788"><Highlight kind="normal">        insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a></Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(insn-&gt;<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a> &amp; 0x7);</Highlight></CodeLine>
<Link id="l01789" /><CodeLine lineNumber="1789"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#adb1fcba65d61d145b053ee0217b3dee7">fixupReg</a>(insn, &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>))</Highlight></CodeLine>
<Link id="l01790" /><CodeLine lineNumber="1790"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01791" /><CodeLine lineNumber="1791"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01792" /><CodeLine lineNumber="1792"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;WRITEMASK:</Highlight></CodeLine>
<Link id="l01793" /><CodeLine lineNumber="1793"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aa7089b50e7c7846d5b312d0148c30b5f">readMaskRegister</a>(insn))</Highlight></CodeLine>
<Link id="l01794" /><CodeLine lineNumber="1794"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01795" /><CodeLine lineNumber="1795"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01796" /><CodeLine lineNumber="1796"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;DUP:</Highlight></CodeLine>
<Link id="l01797" /><CodeLine lineNumber="1797"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01798" /><CodeLine lineNumber="1798"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01799" /><CodeLine lineNumber="1799"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Encountered an operand with an unknown encoding.&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01800" /><CodeLine lineNumber="1800"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01801" /><CodeLine lineNumber="1801"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01802" /><CodeLine lineNumber="1802"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01803" /><CodeLine lineNumber="1803"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01804" /><CodeLine lineNumber="1804"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If we didn&#39;t find ENCODING&#95;VVVV operand, but non-zero vvvv present, fail</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01805" /><CodeLine lineNumber="1805"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (needVVVV)</Highlight></CodeLine>
<Link id="l01806" /><CodeLine lineNumber="1806"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l01807" /><CodeLine lineNumber="1807"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01808" /><CodeLine lineNumber="1808"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l01809" /><CodeLine lineNumber="1809"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01810" /><CodeLine lineNumber="1810"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01811" /><CodeLine lineNumber="1811"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l01812" /><CodeLine lineNumber="1812"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01813" /><CodeLine lineNumber="1813"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Fill-ins to make the compiler happy. These constants are never actually</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01814" /><CodeLine lineNumber="1814"><Highlight kind="normal"></Highlight><Highlight kind="comment">// assigned; they are just filler to make an automatically-generated switch</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01815" /><CodeLine lineNumber="1815"><Highlight kind="normal"></Highlight><Highlight kind="comment">// statement work.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01816" /><CodeLine lineNumber="1816"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86">X86</a> &#123;</Highlight></CodeLine>
<Link id="l01817" /><CodeLine lineNumber="1817"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01818" /><CodeLine lineNumber="1818" lineLink="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a054eabdfa18b90440948ed7de90566f6"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a054eabdfa18b90440948ed7de90566f6">BX&#95;SI</a> = 500,</Highlight></CodeLine>
<Link id="l01819" /><CodeLine lineNumber="1819" lineLink="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a479de3ea37ad5b24dd2965b879747f6b"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a479de3ea37ad5b24dd2965b879747f6b">BX&#95;DI</a> = 501,</Highlight></CodeLine>
<Link id="l01820" /><CodeLine lineNumber="1820" lineLink="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a9ab738e845db4698317ac000ef40e1fa"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a9ab738e845db4698317ac000ef40e1fa">BP&#95;SI</a> = 502,</Highlight></CodeLine>
<Link id="l01821" /><CodeLine lineNumber="1821" lineLink="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a08bf612dd15d4704289288f0e2467158"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a08bf612dd15d4704289288f0e2467158">BP&#95;DI</a> = 503,</Highlight></CodeLine>
<Link id="l01822" /><CodeLine lineNumber="1822" lineLink="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7ac3848eebb47273fc0d103aa6e8f2b792"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7ac3848eebb47273fc0d103aa6e8f2b792">sib</a>   = 504,</Highlight></CodeLine>
<Link id="l01823" /><CodeLine lineNumber="1823" lineLink="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a3988fbb34b7d4089448cf3bf2c2e21d2"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/x86/#a9521379dc6a712ea55b832e0dfb859e7a3988fbb34b7d4089448cf3bf2c2e21d2">sib64</a> = 505</Highlight></CodeLine>
<Link id="l01824" /><CodeLine lineNumber="1824"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l01825" /><CodeLine lineNumber="1825"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// namespace X86</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01826" /><CodeLine lineNumber="1826"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01827" /><CodeLine lineNumber="1827"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01828" /><CodeLine lineNumber="1828"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01829" /><CodeLine lineNumber="1829"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;target,</Highlight></CodeLine>
<Link id="l01830" /><CodeLine lineNumber="1830"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;source,</Highlight></CodeLine>
<Link id="l01831" /><CodeLine lineNumber="1831"><Highlight kind="normal">                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Dis);</Highlight></CodeLine>
<Link id="l01832" /><CodeLine lineNumber="1832"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01833" /><CodeLine lineNumber="1833" lineLink="/docs/api/namespaces/anonymous-x86disassembler-cpp-"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01834" /><CodeLine lineNumber="1834"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01835" /><CodeLine lineNumber="1835"><Highlight kind="comment">/// Generic disassembler for all X86 platforms. All each platform class should</Highlight></CodeLine>
<Link id="l01836" /><CodeLine lineNumber="1836"><Highlight kind="comment">/// have to do is subclass the constructor, and provide a different</Highlight></CodeLine>
<Link id="l01837" /><CodeLine lineNumber="1837"><Highlight kind="comment">/// disassemblerMode value.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01838" /><CodeLine lineNumber="1838" lineLink="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a96a76fabd59ba43cfa2a79a02b0463e5">X86GenericDisassembler</a> : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a07639073d0bfe2f90b94ced7f2944596">MCDisassembler</a> &#123;</Highlight></CodeLine>
<Link id="l01839" /><CodeLine lineNumber="1839"><Highlight kind="normal">  std::unique&#95;ptr&lt;const MCInstrInfo&gt; MII;</Highlight></CodeLine>
<Link id="l01840" /><CodeLine lineNumber="1840"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01841" /><CodeLine lineNumber="1841"><Highlight kind="normal">  <a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a96a76fabd59ba43cfa2a79a02b0463e5">X86GenericDisassembler</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx,</Highlight></CodeLine>
<Link id="l01842" /><CodeLine lineNumber="1842"><Highlight kind="normal">                         std::unique&#95;ptr&lt;const MCInstrInfo&gt; MII);</Highlight></CodeLine>
<Link id="l01843" /><CodeLine lineNumber="1843"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01844" /><CodeLine lineNumber="1844"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a5872d463242e5872d4df00b5862e403f">getInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64stacktagging-cpp/#a8e818224d2d1de9b995783ff897b0083af12bc59169afda2918e9f23e3501c2b6">instr</a>, uint64&#95;t &amp;<a href="/docs/api/namespaces/llvm/#a10f3d955592ae2bc745f57e5b48ae115">size</a>,</Highlight></CodeLine>
<Link id="l01845" /><CodeLine lineNumber="1845"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l01846" /><CodeLine lineNumber="1846"><Highlight kind="normal">                              <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;cStream) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01847" /><CodeLine lineNumber="1847"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01848" /><CodeLine lineNumber="1848"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01849" /><CodeLine lineNumber="1849"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8">DisassemblerMode</a>              fMode;</Highlight></CodeLine>
<Link id="l01850" /><CodeLine lineNumber="1850"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l01851" /><CodeLine lineNumber="1851"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01852" /><CodeLine lineNumber="1852"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// namespace</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01853" /><CodeLine lineNumber="1853"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01854" /><CodeLine lineNumber="1854" lineLink="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a96a76fabd59ba43cfa2a79a02b0463e5"><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a96a76fabd59ba43cfa2a79a02b0463e5">X86GenericDisassembler::X86GenericDisassembler</a>(</Highlight></CodeLine>
<Link id="l01855" /><CodeLine lineNumber="1855"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>,</Highlight></CodeLine>
<Link id="l01856" /><CodeLine lineNumber="1856"><Highlight kind="normal">                                         <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx,</Highlight></CodeLine>
<Link id="l01857" /><CodeLine lineNumber="1857"><Highlight kind="normal">                                         std::unique&#95;ptr&lt;const MCInstrInfo&gt; MII)</Highlight></CodeLine>
<Link id="l01858" /><CodeLine lineNumber="1858"><Highlight kind="normal">  : <a href="/docs/api/classes/llvm/mcdisassembler/#a07639073d0bfe2f90b94ced7f2944596">MCDisassembler</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, Ctx), MII(<a href="/docs/api/namespaces/std">std</a>::<a href="/docs/api/namespaces/llvm/#abfc9c7ecf70f66901e439f7c04ef3dbb">move</a>(MII)) &#123;</Highlight></CodeLine>
<Link id="l01859" /><CodeLine lineNumber="1859"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/featurebitset">FeatureBitset</a> &amp;FB = <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.getFeatureBits();</Highlight></CodeLine>
<Link id="l01860" /><CodeLine lineNumber="1860"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (FB&#91;X86::Is16Bit&#93;) &#123;</Highlight></CodeLine>
<Link id="l01861" /><CodeLine lineNumber="1861"><Highlight kind="normal">    fMode = <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>;</Highlight></CodeLine>
<Link id="l01862" /><CodeLine lineNumber="1862"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01863" /><CodeLine lineNumber="1863"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (FB&#91;X86::Is32Bit&#93;) &#123;</Highlight></CodeLine>
<Link id="l01864" /><CodeLine lineNumber="1864"><Highlight kind="normal">    fMode = <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE&#95;32BIT</a>;</Highlight></CodeLine>
<Link id="l01865" /><CodeLine lineNumber="1865"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01866" /><CodeLine lineNumber="1866"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (FB&#91;X86::Is64Bit&#93;) &#123;</Highlight></CodeLine>
<Link id="l01867" /><CodeLine lineNumber="1867"><Highlight kind="normal">    fMode = <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>;</Highlight></CodeLine>
<Link id="l01868" /><CodeLine lineNumber="1868"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01869" /><CodeLine lineNumber="1869"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01870" /><CodeLine lineNumber="1870"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01871" /><CodeLine lineNumber="1871"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Invalid CPU mode&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01872" /><CodeLine lineNumber="1872"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01873" /><CodeLine lineNumber="1873"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01874" /><CodeLine lineNumber="1874" lineLink="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a5872d463242e5872d4df00b5862e403f"><Highlight kind="normal"><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a href="/docs/api/classes/anonymous-namespace-x86disassembler-cpp-/x86genericdisassembler/#a5872d463242e5872d4df00b5862e403f">X86GenericDisassembler::getInstruction</a>(</Highlight></CodeLine>
<Link id="l01875" /><CodeLine lineNumber="1875"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Instr, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l01876" /><CodeLine lineNumber="1876"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CStream)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01877" /><CodeLine lineNumber="1877"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcdisassembler/#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;CStream;</Highlight></CodeLine>
<Link id="l01878" /><CodeLine lineNumber="1878"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01879" /><CodeLine lineNumber="1879"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>;</Highlight></CodeLine>
<Link id="l01880" /><CodeLine lineNumber="1880"><Highlight kind="normal">  memset(&amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 0, </Highlight><Highlight kind="keyword">sizeof</Highlight><Highlight kind="normal">(<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a>));</Highlight></CodeLine>
<Link id="l01881" /><CodeLine lineNumber="1881"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.bytes = Bytes;</Highlight></CodeLine>
<Link id="l01882" /><CodeLine lineNumber="1882"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.startLocation = <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>;</Highlight></CodeLine>
<Link id="l01883" /><CodeLine lineNumber="1883"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.readerCursor = <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>;</Highlight></CodeLine>
<Link id="l01884" /><CodeLine lineNumber="1884"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.mode = fMode;</Highlight></CodeLine>
<Link id="l01885" /><CodeLine lineNumber="1885"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01886" /><CodeLine lineNumber="1886"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#ac835b8735b1b2faec0efdca236e37d94">empty</a>() || <a href="#aef1a8136ca4df8d11829c1aa2b708f5d">readPrefixes</a>(&amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>) || <a href="/docs/api/files/lib/lib/object/wasmobjectfile-cpp/#a8cadc266a832202116502ee1f45ec3f2">readOpcode</a>(&amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>) ||</Highlight></CodeLine>
<Link id="l01887" /><CodeLine lineNumber="1887"><Highlight kind="normal">      <a href="#a201a8b01dbfadf977a0b7b16b14bcb29">getInstructionID</a>(&amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, MII.get()) || <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.instructionID == 0 ||</Highlight></CodeLine>
<Link id="l01888" /><CodeLine lineNumber="1888"><Highlight kind="normal">      <a href="#a42be988af3ae0e352befa7189bd50936">readOperands</a>(&amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>)) &#123;</Highlight></CodeLine>
<Link id="l01889" /><CodeLine lineNumber="1889"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.readerCursor - <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>;</Highlight></CodeLine>
<Link id="l01890" /><CodeLine lineNumber="1890"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</Highlight></CodeLine>
<Link id="l01891" /><CodeLine lineNumber="1891"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01892" /><CodeLine lineNumber="1892"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01893" /><CodeLine lineNumber="1893"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.operands = x86OperandSets&#91;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.spec-&gt;operands&#93;;</Highlight></CodeLine>
<Link id="l01894" /><CodeLine lineNumber="1894"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.length = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.readerCursor - <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.startLocation;</Highlight></CodeLine>
<Link id="l01895" /><CodeLine lineNumber="1895"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.length;</Highlight></CodeLine>
<Link id="l01896" /><CodeLine lineNumber="1896"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> &gt; 15)</Highlight></CodeLine>
<Link id="l01897" /><CodeLine lineNumber="1897"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;Instruction exceeds 15-byte limit&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01898" /><CodeLine lineNumber="1898"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01899" /><CodeLine lineNumber="1899"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Ret = <a href="#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(Instr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, </Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01900" /><CodeLine lineNumber="1900"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Ret) &#123;</Highlight></CodeLine>
<Link id="l01901" /><CodeLine lineNumber="1901"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Flags = <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350aec5df73a7c3497a61671eda217adc7ab">X86::IP&#95;NO&#95;PREFIX</a>;</Highlight></CodeLine>
<Link id="l01902" /><CodeLine lineNumber="1902"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.hasAdSize)</Highlight></CodeLine>
<Link id="l01903" /><CodeLine lineNumber="1903"><Highlight kind="normal">      Flags |= <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350a67cfccc16f5e2e2e69d3f20804774ff9">X86::IP&#95;HAS&#95;AD&#95;SIZE</a>;</Highlight></CodeLine>
<Link id="l01904" /><CodeLine lineNumber="1904"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.mandatoryPrefix) &#123;</Highlight></CodeLine>
<Link id="l01905" /><CodeLine lineNumber="1905"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.hasOpSize)</Highlight></CodeLine>
<Link id="l01906" /><CodeLine lineNumber="1906"><Highlight kind="normal">        Flags |= <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350a823f82d1e68539ba7da81b79246d2ae0">X86::IP&#95;HAS&#95;OP&#95;SIZE</a>;</Highlight></CodeLine>
<Link id="l01907" /><CodeLine lineNumber="1907"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.repeatPrefix == 0xf2)</Highlight></CodeLine>
<Link id="l01908" /><CodeLine lineNumber="1908"><Highlight kind="normal">        Flags |= <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">X86::IP&#95;HAS&#95;REPEAT&#95;NE</a>;</Highlight></CodeLine>
<Link id="l01909" /><CodeLine lineNumber="1909"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.repeatPrefix == 243 &amp;&amp;</Highlight></CodeLine>
<Link id="l01910" /><CodeLine lineNumber="1910"><Highlight kind="normal">               </Highlight><Highlight kind="comment">// It should not be &#39;pause&#39; f3 90</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01911" /><CodeLine lineNumber="1911"><Highlight kind="normal">               <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.opcode != 0x90)</Highlight></CodeLine>
<Link id="l01912" /><CodeLine lineNumber="1912"><Highlight kind="normal">        Flags |= <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">X86::IP&#95;HAS&#95;REPEAT</a>;</Highlight></CodeLine>
<Link id="l01913" /><CodeLine lineNumber="1913"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>.hasLockPrefix)</Highlight></CodeLine>
<Link id="l01914" /><CodeLine lineNumber="1914"><Highlight kind="normal">        Flags |= <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">X86::IP&#95;HAS&#95;LOCK</a>;</Highlight></CodeLine>
<Link id="l01915" /><CodeLine lineNumber="1915"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01916" /><CodeLine lineNumber="1916"><Highlight kind="normal">    Instr.setFlags(Flags);</Highlight></CodeLine>
<Link id="l01917" /><CodeLine lineNumber="1917"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01918" /><CodeLine lineNumber="1918"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (!Ret) ? <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a> : <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</Highlight></CodeLine>
<Link id="l01919" /><CodeLine lineNumber="1919"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01920" /><CodeLine lineNumber="1920"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01921" /><CodeLine lineNumber="1921"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01922" /><CodeLine lineNumber="1922"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Private code that translates from struct InternalInstructions to MCInsts.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01923" /><CodeLine lineNumber="1923"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01924" /><CodeLine lineNumber="1924"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01925" /><CodeLine lineNumber="1925"><Highlight kind="comment">/// translateRegister - Translates an internal register to the appropriate LLVM</Highlight></CodeLine>
<Link id="l01926" /><CodeLine lineNumber="1926"><Highlight kind="comment">///   register, and appends it as an operand to an MCInst.</Highlight></CodeLine>
<Link id="l01927" /><CodeLine lineNumber="1927"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l01928" /><CodeLine lineNumber="1928"><Highlight kind="comment">/// @param mcInst     - The MCInst to append to.</Highlight></CodeLine>
<Link id="l01929" /><CodeLine lineNumber="1929"><Highlight kind="comment">/// @param reg        - The Reg to append.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01930" /><CodeLine lineNumber="1930" lineLink="#a06e3b1499180a2b92acc66f9203ac920"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, <a href="/docs/api/namespaces/llvm/x86disassembler/#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> reg) &#123;</Highlight></CodeLine>
<Link id="l01931" /><CodeLine lineNumber="1931"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x) X86::x,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01932" /><CodeLine lineNumber="1932"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">constexpr</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> llvmRegnums&#91;&#93; = &#123;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8f4c518929a964ae54a9d42780670cd2">ALL&#95;REGS</a>&#125;;</Highlight></CodeLine>
<Link id="l01933" /><CodeLine lineNumber="1933"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01934" /><CodeLine lineNumber="1934"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01935" /><CodeLine lineNumber="1935"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> llvmRegnum = llvmRegnums&#91;reg&#93;;</Highlight></CodeLine>
<Link id="l01936" /><CodeLine lineNumber="1936"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(llvmRegnum));</Highlight></CodeLine>
<Link id="l01937" /><CodeLine lineNumber="1937"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01938" /><CodeLine lineNumber="1938"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01939" /><CodeLine lineNumber="1939" lineLink="#a698bcd15212d3270393b6e3912b874f1"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint8&#95;t <a href="#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>&#91;<a href="/docs/api/namespaces/llvm/x86disassembler/#afcacc827be10451e9900946844350afea3bd55b352ef9e15d7d40e21fbe3fdb39">SEG&#95;OVERRIDE&#95;max</a>&#93; = &#123;</Highlight></CodeLine>
<Link id="l01940" /><CodeLine lineNumber="1940"><Highlight kind="normal">  0,        </Highlight><Highlight kind="comment">// SEG&#95;OVERRIDE&#95;NONE</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01941" /><CodeLine lineNumber="1941"><Highlight kind="normal">  X86::CS,</Highlight></CodeLine>
<Link id="l01942" /><CodeLine lineNumber="1942"><Highlight kind="normal">  X86::SS,</Highlight></CodeLine>
<Link id="l01943" /><CodeLine lineNumber="1943"><Highlight kind="normal">  X86::DS,</Highlight></CodeLine>
<Link id="l01944" /><CodeLine lineNumber="1944"><Highlight kind="normal">  X86::ES,</Highlight></CodeLine>
<Link id="l01945" /><CodeLine lineNumber="1945"><Highlight kind="normal">  X86::FS,</Highlight></CodeLine>
<Link id="l01946" /><CodeLine lineNumber="1946"><Highlight kind="normal">  X86::GS</Highlight></CodeLine>
<Link id="l01947" /><CodeLine lineNumber="1947"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l01948" /><CodeLine lineNumber="1948"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01949" /><CodeLine lineNumber="1949"><Highlight kind="comment">/// translateSrcIndex   - Appends a source index operand to an MCInst.</Highlight></CodeLine>
<Link id="l01950" /><CodeLine lineNumber="1950"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l01951" /><CodeLine lineNumber="1951"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l01952" /><CodeLine lineNumber="1952"><Highlight kind="comment">/// @param insn         - The internal instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01953" /><CodeLine lineNumber="1953" lineLink="#a972b23f3658215b06333703a6099eeb1"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn) &#123;</Highlight></CodeLine>
<Link id="l01954" /><CodeLine lineNumber="1954"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> baseRegNo;</Highlight></CodeLine>
<Link id="l01955" /><CodeLine lineNumber="1955"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01956" /><CodeLine lineNumber="1956"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l01957" /><CodeLine lineNumber="1957"><Highlight kind="normal">    baseRegNo = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::ESI : X86::RSI;</Highlight></CodeLine>
<Link id="l01958" /><CodeLine lineNumber="1958"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE&#95;32BIT</a>)</Highlight></CodeLine>
<Link id="l01959" /><CodeLine lineNumber="1959"><Highlight kind="normal">    baseRegNo = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::SI : X86::ESI;</Highlight></CodeLine>
<Link id="l01960" /><CodeLine lineNumber="1960"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01961" /><CodeLine lineNumber="1961"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>);</Highlight></CodeLine>
<Link id="l01962" /><CodeLine lineNumber="1962"><Highlight kind="normal">    baseRegNo = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::ESI : X86::SI;</Highlight></CodeLine>
<Link id="l01963" /><CodeLine lineNumber="1963"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01964" /><CodeLine lineNumber="1964"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(baseRegNo);</Highlight></CodeLine>
<Link id="l01965" /><CodeLine lineNumber="1965"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(baseReg);</Highlight></CodeLine>
<Link id="l01966" /><CodeLine lineNumber="1966"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01967" /><CodeLine lineNumber="1967"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> segmentReg;</Highlight></CodeLine>
<Link id="l01968" /><CodeLine lineNumber="1968"><Highlight kind="normal">  segmentReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>&#91;insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>&#93;);</Highlight></CodeLine>
<Link id="l01969" /><CodeLine lineNumber="1969"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(segmentReg);</Highlight></CodeLine>
<Link id="l01970" /><CodeLine lineNumber="1970"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01971" /><CodeLine lineNumber="1971"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01972" /><CodeLine lineNumber="1972"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01973" /><CodeLine lineNumber="1973"><Highlight kind="comment">/// translateDstIndex   - Appends a destination index operand to an MCInst.</Highlight></CodeLine>
<Link id="l01974" /><CodeLine lineNumber="1974"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l01975" /><CodeLine lineNumber="1975"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l01976" /><CodeLine lineNumber="1976"><Highlight kind="comment">/// @param insn         - The internal instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01977" /><CodeLine lineNumber="1977"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01978" /><CodeLine lineNumber="1978" lineLink="#a4094775b51be5196cd6a6a5254530d6c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn) &#123;</Highlight></CodeLine>
<Link id="l01979" /><CodeLine lineNumber="1979"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> baseRegNo;</Highlight></CodeLine>
<Link id="l01980" /><CodeLine lineNumber="1980"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01981" /><CodeLine lineNumber="1981"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)</Highlight></CodeLine>
<Link id="l01982" /><CodeLine lineNumber="1982"><Highlight kind="normal">    baseRegNo = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::EDI : X86::RDI;</Highlight></CodeLine>
<Link id="l01983" /><CodeLine lineNumber="1983"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE&#95;32BIT</a>)</Highlight></CodeLine>
<Link id="l01984" /><CodeLine lineNumber="1984"><Highlight kind="normal">    baseRegNo = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::DI : X86::EDI;</Highlight></CodeLine>
<Link id="l01985" /><CodeLine lineNumber="1985"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01986" /><CodeLine lineNumber="1986"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE&#95;16BIT</a>);</Highlight></CodeLine>
<Link id="l01987" /><CodeLine lineNumber="1987"><Highlight kind="normal">    baseRegNo = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55cba166daaaf8da5569f173c900d5aa">hasAdSize</a> ? X86::EDI : X86::DI;</Highlight></CodeLine>
<Link id="l01988" /><CodeLine lineNumber="1988"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01989" /><CodeLine lineNumber="1989"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(baseRegNo);</Highlight></CodeLine>
<Link id="l01990" /><CodeLine lineNumber="1990"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(baseReg);</Highlight></CodeLine>
<Link id="l01991" /><CodeLine lineNumber="1991"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01992" /><CodeLine lineNumber="1992"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01993" /><CodeLine lineNumber="1993"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01994" /><CodeLine lineNumber="1994"><Highlight kind="comment">/// translateImmediate  - Appends an immediate operand to an MCInst.</Highlight></CodeLine>
<Link id="l01995" /><CodeLine lineNumber="1995"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l01996" /><CodeLine lineNumber="1996"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l01997" /><CodeLine lineNumber="1997"><Highlight kind="comment">/// @param immediate    - The immediate value to append.</Highlight></CodeLine>
<Link id="l01998" /><CodeLine lineNumber="1998"><Highlight kind="comment">/// @param operand      - The operand, as stored in the descriptor table.</Highlight></CodeLine>
<Link id="l01999" /><CodeLine lineNumber="1999"><Highlight kind="comment">/// @param insn         - The internal instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02000" /><CodeLine lineNumber="2000" lineLink="#a409baefdf6be89e38deebefb129c1978"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, uint64&#95;t immediate,</Highlight></CodeLine>
<Link id="l02001" /><CodeLine lineNumber="2001"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &amp;operand,</Highlight></CodeLine>
<Link id="l02002" /><CodeLine lineNumber="2002"><Highlight kind="normal">                               <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn,</Highlight></CodeLine>
<Link id="l02003" /><CodeLine lineNumber="2003"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Dis) &#123;</Highlight></CodeLine>
<Link id="l02004" /><CodeLine lineNumber="2004"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend the immediate if necessary.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02005" /><CodeLine lineNumber="2005"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02006" /><CodeLine lineNumber="2006"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/x86disassembler/#aab366fca16308a4d6a59305aec58b6f8">OperandType</a> type = (<a href="/docs/api/namespaces/llvm/x86disassembler/#aab366fca16308a4d6a59305aec58b6f8">OperandType</a>)operand.<a href="/docs/api/structs/llvm/x86disassembler/operandspecifier/#ac8faf439db1a327881e373130e4fcd4d">type</a>;</Highlight></CodeLine>
<Link id="l02007" /><CodeLine lineNumber="2007"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02008" /><CodeLine lineNumber="2008"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02009" /><CodeLine lineNumber="2009"><Highlight kind="normal">  uint64&#95;t pcrel = 0;</Highlight></CodeLine>
<Link id="l02010" /><CodeLine lineNumber="2010"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (type == TYPE&#95;REL) &#123;</Highlight></CodeLine>
<Link id="l02011" /><CodeLine lineNumber="2011"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02012" /><CodeLine lineNumber="2012"><Highlight kind="normal">    pcrel = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a> + insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afd1103179df17f2e9eee0d79997cf1fc">length</a>;</Highlight></CodeLine>
<Link id="l02013" /><CodeLine lineNumber="2013"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (operand.<a href="/docs/api/structs/llvm/x86disassembler/operandspecifier/#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) &#123;</Highlight></CodeLine>
<Link id="l02014" /><CodeLine lineNumber="2014"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02015" /><CodeLine lineNumber="2015"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02016" /><CodeLine lineNumber="2016"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Iv:</Highlight></CodeLine>
<Link id="l02017" /><CodeLine lineNumber="2017"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>) &#123;</Highlight></CodeLine>
<Link id="l02018" /><CodeLine lineNumber="2018"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02019" /><CodeLine lineNumber="2019"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02020" /><CodeLine lineNumber="2020"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 1:</Highlight></CodeLine>
<Link id="l02021" /><CodeLine lineNumber="2021"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x80)</Highlight></CodeLine>
<Link id="l02022" /><CodeLine lineNumber="2022"><Highlight kind="normal">          immediate |= ~(0xffull);</Highlight></CodeLine>
<Link id="l02023" /><CodeLine lineNumber="2023"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02024" /><CodeLine lineNumber="2024"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 2:</Highlight></CodeLine>
<Link id="l02025" /><CodeLine lineNumber="2025"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x8000)</Highlight></CodeLine>
<Link id="l02026" /><CodeLine lineNumber="2026"><Highlight kind="normal">          immediate |= ~(0xffffull);</Highlight></CodeLine>
<Link id="l02027" /><CodeLine lineNumber="2027"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02028" /><CodeLine lineNumber="2028"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 4:</Highlight></CodeLine>
<Link id="l02029" /><CodeLine lineNumber="2029"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x80000000)</Highlight></CodeLine>
<Link id="l02030" /><CodeLine lineNumber="2030"><Highlight kind="normal">          immediate |= ~(0xffffffffull);</Highlight></CodeLine>
<Link id="l02031" /><CodeLine lineNumber="2031"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02032" /><CodeLine lineNumber="2032"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8:</Highlight></CodeLine>
<Link id="l02033" /><CodeLine lineNumber="2033"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02034" /><CodeLine lineNumber="2034"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02035" /><CodeLine lineNumber="2035"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02036" /><CodeLine lineNumber="2036"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IB:</Highlight></CodeLine>
<Link id="l02037" /><CodeLine lineNumber="2037"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x80)</Highlight></CodeLine>
<Link id="l02038" /><CodeLine lineNumber="2038"><Highlight kind="normal">        immediate |= ~(0xffull);</Highlight></CodeLine>
<Link id="l02039" /><CodeLine lineNumber="2039"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02040" /><CodeLine lineNumber="2040"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IW:</Highlight></CodeLine>
<Link id="l02041" /><CodeLine lineNumber="2041"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x8000)</Highlight></CodeLine>
<Link id="l02042" /><CodeLine lineNumber="2042"><Highlight kind="normal">        immediate |= ~(0xffffull);</Highlight></CodeLine>
<Link id="l02043" /><CodeLine lineNumber="2043"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02044" /><CodeLine lineNumber="2044"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;ID:</Highlight></CodeLine>
<Link id="l02045" /><CodeLine lineNumber="2045"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x80000000)</Highlight></CodeLine>
<Link id="l02046" /><CodeLine lineNumber="2046"><Highlight kind="normal">        immediate |= ~(0xffffffffull);</Highlight></CodeLine>
<Link id="l02047" /><CodeLine lineNumber="2047"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02048" /><CodeLine lineNumber="2048"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l02049" /><CodeLine lineNumber="2049"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02050" /><CodeLine lineNumber="2050"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// By default sign-extend all X86 immediates based on their encoding.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02051" /><CodeLine lineNumber="2051"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (type == TYPE&#95;IMM) &#123;</Highlight></CodeLine>
<Link id="l02052" /><CodeLine lineNumber="2052"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (operand.<a href="/docs/api/structs/llvm/x86disassembler/operandspecifier/#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) &#123;</Highlight></CodeLine>
<Link id="l02053" /><CodeLine lineNumber="2053"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02054" /><CodeLine lineNumber="2054"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02055" /><CodeLine lineNumber="2055"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IB:</Highlight></CodeLine>
<Link id="l02056" /><CodeLine lineNumber="2056"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x80)</Highlight></CodeLine>
<Link id="l02057" /><CodeLine lineNumber="2057"><Highlight kind="normal">        immediate |= ~(0xffull);</Highlight></CodeLine>
<Link id="l02058" /><CodeLine lineNumber="2058"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02059" /><CodeLine lineNumber="2059"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IW:</Highlight></CodeLine>
<Link id="l02060" /><CodeLine lineNumber="2060"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x8000)</Highlight></CodeLine>
<Link id="l02061" /><CodeLine lineNumber="2061"><Highlight kind="normal">        immediate |= ~(0xffffull);</Highlight></CodeLine>
<Link id="l02062" /><CodeLine lineNumber="2062"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02063" /><CodeLine lineNumber="2063"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;ID:</Highlight></CodeLine>
<Link id="l02064" /><CodeLine lineNumber="2064"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(immediate &amp; 0x80000000)</Highlight></CodeLine>
<Link id="l02065" /><CodeLine lineNumber="2065"><Highlight kind="normal">        immediate |= ~(0xffffffffull);</Highlight></CodeLine>
<Link id="l02066" /><CodeLine lineNumber="2066"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02067" /><CodeLine lineNumber="2067"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IO:</Highlight></CodeLine>
<Link id="l02068" /><CodeLine lineNumber="2068"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02069" /><CodeLine lineNumber="2069"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l02070" /><CodeLine lineNumber="2070"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02071" /><CodeLine lineNumber="2071"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02072" /><CodeLine lineNumber="2072"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (type) &#123;</Highlight></CodeLine>
<Link id="l02073" /><CodeLine lineNumber="2073"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;XMM:</Highlight></CodeLine>
<Link id="l02074" /><CodeLine lineNumber="2074"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::XMM0 + (immediate &gt;&gt; 4)));</Highlight></CodeLine>
<Link id="l02075" /><CodeLine lineNumber="2075"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02076" /><CodeLine lineNumber="2076"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;YMM:</Highlight></CodeLine>
<Link id="l02077" /><CodeLine lineNumber="2077"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::YMM0 + (immediate &gt;&gt; 4)));</Highlight></CodeLine>
<Link id="l02078" /><CodeLine lineNumber="2078"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02079" /><CodeLine lineNumber="2079"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;ZMM:</Highlight></CodeLine>
<Link id="l02080" /><CodeLine lineNumber="2080"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::ZMM0 + (immediate &gt;&gt; 4)));</Highlight></CodeLine>
<Link id="l02081" /><CodeLine lineNumber="2081"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02082" /><CodeLine lineNumber="2082"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02083" /><CodeLine lineNumber="2083"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// operand is 64 bits wide.  Do nothing.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02084" /><CodeLine lineNumber="2084"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02085" /><CodeLine lineNumber="2085"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02086" /><CodeLine lineNumber="2086"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02087" /><CodeLine lineNumber="2087"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Dis-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(</Highlight></CodeLine>
<Link id="l02088" /><CodeLine lineNumber="2088"><Highlight kind="normal">          mcInst, immediate + pcrel, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a>, <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/r600instrinfo-cpp/#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</Highlight></CodeLine>
<Link id="l02089" /><CodeLine lineNumber="2089"><Highlight kind="normal">          insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afca447a485e325201cd7d0716787f52b">immediateOffset</a>, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afd1103179df17f2e9eee0d79997cf1fc">length</a>))</Highlight></CodeLine>
<Link id="l02090" /><CodeLine lineNumber="2090"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(immediate));</Highlight></CodeLine>
<Link id="l02091" /><CodeLine lineNumber="2091"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02092" /><CodeLine lineNumber="2092"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (type == TYPE&#95;MOFFS) &#123;</Highlight></CodeLine>
<Link id="l02093" /><CodeLine lineNumber="2093"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> segmentReg;</Highlight></CodeLine>
<Link id="l02094" /><CodeLine lineNumber="2094"><Highlight kind="normal">    segmentReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>&#91;insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>&#93;);</Highlight></CodeLine>
<Link id="l02095" /><CodeLine lineNumber="2095"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(segmentReg);</Highlight></CodeLine>
<Link id="l02096" /><CodeLine lineNumber="2096"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02097" /><CodeLine lineNumber="2097"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02098" /><CodeLine lineNumber="2098"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02099" /><CodeLine lineNumber="2099"><Highlight kind="comment">/// translateRMRegister - Translates a register stored in the R/M field of the</Highlight></CodeLine>
<Link id="l02100" /><CodeLine lineNumber="2100"><Highlight kind="comment">///   ModR/M byte to its LLVM equivalent and appends it to an MCInst.</Highlight></CodeLine>
<Link id="l02101" /><CodeLine lineNumber="2101"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l02102" /><CodeLine lineNumber="2102"><Highlight kind="comment">/// @param insn         - The internal instruction to extract the R/M field</Highlight></CodeLine>
<Link id="l02103" /><CodeLine lineNumber="2103"><Highlight kind="comment">///                       from.</Highlight></CodeLine>
<Link id="l02104" /><CodeLine lineNumber="2104"><Highlight kind="comment">/// @return             - 0 on success; -1 otherwise</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02105" /><CodeLine lineNumber="2105" lineLink="#aea1e232218bf327acf353b1f07db2f86"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst,</Highlight></CodeLine>
<Link id="l02106" /><CodeLine lineNumber="2106"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn) &#123;</Highlight></CodeLine>
<Link id="l02107" /><CodeLine lineNumber="2107"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA&#95;BASE&#95;sib || insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA&#95;BASE&#95;sib64) &#123;</Highlight></CodeLine>
<Link id="l02108" /><CodeLine lineNumber="2108"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;A R/M register operand may not have a SIB byte&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02109" /><CodeLine lineNumber="2109"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02110" /><CodeLine lineNumber="2110"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02111" /><CodeLine lineNumber="2111"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02112" /><CodeLine lineNumber="2112"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) &#123;</Highlight></CodeLine>
<Link id="l02113" /><CodeLine lineNumber="2113"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02114" /><CodeLine lineNumber="2114"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected EA base register&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02115" /><CodeLine lineNumber="2115"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02116" /><CodeLine lineNumber="2116"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA&#95;BASE&#95;NONE</a>:</Highlight></CodeLine>
<Link id="l02117" /><CodeLine lineNumber="2117"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;EA&#95;BASE&#95;NONE for ModR/M base&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02118" /><CodeLine lineNumber="2118"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02119" /><CodeLine lineNumber="2119"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x) case EA&#95;BASE&#95;##x:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02120" /><CodeLine lineNumber="2120"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL&#95;EA&#95;BASES</a></Highlight></CodeLine>
<Link id="l02121" /><CodeLine lineNumber="2121"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02122" /><CodeLine lineNumber="2122"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;A R/M register operand may not have a base; &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02123" /><CodeLine lineNumber="2123"><Highlight kind="normal">          </Highlight><Highlight kind="stringliteral">&quot;the operand must be a register.&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02124" /><CodeLine lineNumber="2124"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02125" /><CodeLine lineNumber="2125"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x)                                                      \\</Highlight></CodeLine>
<Link id="l02126" /><CodeLine lineNumber="2126"><Highlight kind="preprocessor">  case EA&#95;REG&#95;##x:                                                    \\</Highlight></CodeLine>
<Link id="l02127" /><CodeLine lineNumber="2127"><Highlight kind="preprocessor">    mcInst.addOperand(MCOperand::createReg(X86::x)); break;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02128" /><CodeLine lineNumber="2128"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8f4c518929a964ae54a9d42780670cd2">ALL&#95;REGS</a></Highlight></CodeLine>
<Link id="l02129" /><CodeLine lineNumber="2129"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02130" /><CodeLine lineNumber="2130"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02131" /><CodeLine lineNumber="2131"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02132" /><CodeLine lineNumber="2132"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02133" /><CodeLine lineNumber="2133"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02134" /><CodeLine lineNumber="2134"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02135" /><CodeLine lineNumber="2135"><Highlight kind="comment">/// translateRMMemory - Translates a memory operand stored in the Mod and R/M</Highlight></CodeLine>
<Link id="l02136" /><CodeLine lineNumber="2136"><Highlight kind="comment">///   fields of an internal instruction (and possibly its SIB byte) to a memory</Highlight></CodeLine>
<Link id="l02137" /><CodeLine lineNumber="2137"><Highlight kind="comment">///   operand in LLVM&#39;s format, and appends it to an MCInst.</Highlight></CodeLine>
<Link id="l02138" /><CodeLine lineNumber="2138"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l02139" /><CodeLine lineNumber="2139"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l02140" /><CodeLine lineNumber="2140"><Highlight kind="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</Highlight></CodeLine>
<Link id="l02141" /><CodeLine lineNumber="2141"><Highlight kind="comment">///                       from.</Highlight></CodeLine>
<Link id="l02142" /><CodeLine lineNumber="2142"><Highlight kind="comment">/// @param ForceSIB     - The instruction must use SIB.</Highlight></CodeLine>
<Link id="l02143" /><CodeLine lineNumber="2143"><Highlight kind="comment">/// @return             - 0 on success; nonzero otherwise</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02144" /><CodeLine lineNumber="2144" lineLink="#ae82674c41a00b35f36f9ecf81932512e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ae82674c41a00b35f36f9ecf81932512e">translateRMMemory</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn,</Highlight></CodeLine>
<Link id="l02145" /><CodeLine lineNumber="2145"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Dis,</Highlight></CodeLine>
<Link id="l02146" /><CodeLine lineNumber="2146"><Highlight kind="normal">                              </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ForceSIB = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) &#123;</Highlight></CodeLine>
<Link id="l02147" /><CodeLine lineNumber="2147"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Addresses in an MCInst are represented as five operands:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02148" /><CodeLine lineNumber="2148"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   1 basereg       (register)  The R/M base, or (if there is a SIB) the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02149" /><CodeLine lineNumber="2149"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//                                SIB base</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02150" /><CodeLine lineNumber="2150"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   2 scaleamount   (immediate) 1, or (if there is a SIB) the specified</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02151" /><CodeLine lineNumber="2151"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//                                scale amount</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02152" /><CodeLine lineNumber="2152"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   3 indexreg      (register)  x86&#95;registerNONE, or (if there is a SIB)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02153" /><CodeLine lineNumber="2153"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//                                the index (which is multiplied by the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02154" /><CodeLine lineNumber="2154"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//                                scale amount)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02155" /><CodeLine lineNumber="2155"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   4 displacement  (immediate) 0, or the displacement if there is one</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02156" /><CodeLine lineNumber="2156"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//   5 segmentreg    (register)  x86&#95;registerNONE for now, but could be set</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02157" /><CodeLine lineNumber="2157"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//                                if we have segment overrides</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02158" /><CodeLine lineNumber="2158"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02159" /><CodeLine lineNumber="2159"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> baseReg;</Highlight></CodeLine>
<Link id="l02160" /><CodeLine lineNumber="2160"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> scaleAmount;</Highlight></CodeLine>
<Link id="l02161" /><CodeLine lineNumber="2161"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> indexReg;</Highlight></CodeLine>
<Link id="l02162" /><CodeLine lineNumber="2162"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> displacement;</Highlight></CodeLine>
<Link id="l02163" /><CodeLine lineNumber="2163"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> segmentReg;</Highlight></CodeLine>
<Link id="l02164" /><CodeLine lineNumber="2164"><Highlight kind="normal">  uint64&#95;t pcrel = 0;</Highlight></CodeLine>
<Link id="l02165" /><CodeLine lineNumber="2165"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02166" /><CodeLine lineNumber="2166"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA&#95;BASE&#95;sib || insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA&#95;BASE&#95;sib64) &#123;</Highlight></CodeLine>
<Link id="l02167" /><CodeLine lineNumber="2167"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB&#95;BASE&#95;NONE</a>) &#123;</Highlight></CodeLine>
<Link id="l02168" /><CodeLine lineNumber="2168"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a>) &#123;</Highlight></CodeLine>
<Link id="l02169" /><CodeLine lineNumber="2169"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02170" /><CodeLine lineNumber="2170"><Highlight kind="normal">        <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected sibBase&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02171" /><CodeLine lineNumber="2171"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02172" /><CodeLine lineNumber="2172"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x)                                          \\</Highlight></CodeLine>
<Link id="l02173" /><CodeLine lineNumber="2173"><Highlight kind="preprocessor">      case SIB&#95;BASE&#95;##x:                                  \\</Highlight></CodeLine>
<Link id="l02174" /><CodeLine lineNumber="2174"><Highlight kind="preprocessor">        baseReg = MCOperand::createReg(X86::x); break;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02175" /><CodeLine lineNumber="2175"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a967004f254ec4b0e36dca9b2db27f139">ALL&#95;SIB&#95;BASES</a></Highlight></CodeLine>
<Link id="l02176" /><CodeLine lineNumber="2176"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02177" /><CodeLine lineNumber="2177"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02178" /><CodeLine lineNumber="2178"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l02179" /><CodeLine lineNumber="2179"><Highlight kind="normal">      baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::NoRegister);</Highlight></CodeLine>
<Link id="l02180" /><CodeLine lineNumber="2180"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l02181" /><CodeLine lineNumber="2181"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02182" /><CodeLine lineNumber="2182"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB&#95;INDEX&#95;NONE</a>) &#123;</Highlight></CodeLine>
<Link id="l02183" /><CodeLine lineNumber="2183"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aa4e016b484881a9be4576ae14b12481e">sibIndex</a>) &#123;</Highlight></CodeLine>
<Link id="l02184" /><CodeLine lineNumber="2184"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02185" /><CodeLine lineNumber="2185"><Highlight kind="normal">        <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected sibIndex&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02186" /><CodeLine lineNumber="2186"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02187" /><CodeLine lineNumber="2187"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x)                                          \\</Highlight></CodeLine>
<Link id="l02188" /><CodeLine lineNumber="2188"><Highlight kind="preprocessor">      case SIB&#95;INDEX&#95;##x:                                 \\</Highlight></CodeLine>
<Link id="l02189" /><CodeLine lineNumber="2189"><Highlight kind="preprocessor">        indexReg = MCOperand::createReg(X86::x); break;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02190" /><CodeLine lineNumber="2190"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#aa49626340dd008810da4c2f48358f4e5">EA&#95;BASES&#95;32BIT</a></Highlight></CodeLine>
<Link id="l02191" /><CodeLine lineNumber="2191"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA&#95;BASES&#95;64BIT</a></Highlight></CodeLine>
<Link id="l02192" /><CodeLine lineNumber="2192"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a7c194da583ffb0dd2fab50331e4cbc41">REGS&#95;XMM</a></Highlight></CodeLine>
<Link id="l02193" /><CodeLine lineNumber="2193"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a6fc6928518e9a8c348d985bec97d382e">REGS&#95;YMM</a></Highlight></CodeLine>
<Link id="l02194" /><CodeLine lineNumber="2194"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#acffec50bf53b6bde81c96e0951d577eb">REGS&#95;ZMM</a></Highlight></CodeLine>
<Link id="l02195" /><CodeLine lineNumber="2195"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02196" /><CodeLine lineNumber="2196"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02197" /><CodeLine lineNumber="2197"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l02198" /><CodeLine lineNumber="2198"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Use EIZ/RIZ for a few ambiguous cases where the SIB byte is present,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02199" /><CodeLine lineNumber="2199"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// but no index is used and modrm alone should have been enough.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02200" /><CodeLine lineNumber="2200"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// -No base register in 32-bit mode. In 64-bit mode this is used to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02201" /><CodeLine lineNumber="2201"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  avoid rip-relative addressing.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02202" /><CodeLine lineNumber="2202"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// -Any base register used other than ESP/RSP/R12D/R12. Using these as a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02203" /><CodeLine lineNumber="2203"><Highlight kind="normal">      </Highlight><Highlight kind="comment">//  base always requires a SIB byte.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02204" /><CodeLine lineNumber="2204"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// -A scale other than 1 is used.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02205" /><CodeLine lineNumber="2205"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!ForceSIB &amp;&amp;</Highlight></CodeLine>
<Link id="l02206" /><CodeLine lineNumber="2206"><Highlight kind="normal">          (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a85eb1bfec569b970d44a12aad0488634">sibScale</a> != 1 ||</Highlight></CodeLine>
<Link id="l02207" /><CodeLine lineNumber="2207"><Highlight kind="normal">           (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB&#95;BASE&#95;NONE</a> &amp;&amp; insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>) ||</Highlight></CodeLine>
<Link id="l02208" /><CodeLine lineNumber="2208"><Highlight kind="normal">           (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a href="/docs/api/namespaces/llvm/x86disassembler/#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB&#95;BASE&#95;NONE</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l02209" /><CodeLine lineNumber="2209"><Highlight kind="normal">            insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB&#95;BASE&#95;ESP &amp;&amp; insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB&#95;BASE&#95;RSP &amp;&amp;</Highlight></CodeLine>
<Link id="l02210" /><CodeLine lineNumber="2210"><Highlight kind="normal">            insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB&#95;BASE&#95;R12D &amp;&amp; insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != SIB&#95;BASE&#95;R12))) &#123;</Highlight></CodeLine>
<Link id="l02211" /><CodeLine lineNumber="2211"><Highlight kind="normal">        indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? X86::EIZ :</Highlight></CodeLine>
<Link id="l02212" /><CodeLine lineNumber="2212"><Highlight kind="normal">                                                                X86::RIZ);</Highlight></CodeLine>
<Link id="l02213" /><CodeLine lineNumber="2213"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02214" /><CodeLine lineNumber="2214"><Highlight kind="normal">        indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::NoRegister);</Highlight></CodeLine>
<Link id="l02215" /><CodeLine lineNumber="2215"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l02216" /><CodeLine lineNumber="2216"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02217" /><CodeLine lineNumber="2217"><Highlight kind="normal">    scaleAmount = <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a85eb1bfec569b970d44a12aad0488634">sibScale</a>);</Highlight></CodeLine>
<Link id="l02218" /><CodeLine lineNumber="2218"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l02219" /><CodeLine lineNumber="2219"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) &#123;</Highlight></CodeLine>
<Link id="l02220" /><CodeLine lineNumber="2220"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86disassembler/#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA&#95;BASE&#95;NONE</a>:</Highlight></CodeLine>
<Link id="l02221" /><CodeLine lineNumber="2221"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA&#95;DISP&#95;NONE</a>) &#123;</Highlight></CodeLine>
<Link id="l02222" /><CodeLine lineNumber="2222"><Highlight kind="normal">        <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;EA&#95;BASE&#95;NONE and EA&#95;DISP&#95;NONE for ModR/M base&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02223" /><CodeLine lineNumber="2223"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02224" /><CodeLine lineNumber="2224"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02225" /><CodeLine lineNumber="2225"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE&#95;64BIT</a>)&#123;</Highlight></CodeLine>
<Link id="l02226" /><CodeLine lineNumber="2226"><Highlight kind="normal">        pcrel = insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a> + insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afd1103179df17f2e9eee0d79997cf1fc">length</a>;</Highlight></CodeLine>
<Link id="l02227" /><CodeLine lineNumber="2227"><Highlight kind="normal">        Dis-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a7b3f2feec2e2452107a197b7e0d2907b">tryAddingPcLoadReferenceComment</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel,</Highlight></CodeLine>
<Link id="l02228" /><CodeLine lineNumber="2228"><Highlight kind="normal">                                             insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a> +</Highlight></CodeLine>
<Link id="l02229" /><CodeLine lineNumber="2229"><Highlight kind="normal">                                                 insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afa82013a499392699bc9999514fb6977">displacementOffset</a>);</Highlight></CodeLine>
<Link id="l02230" /><CodeLine lineNumber="2230"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// Section 2.2.1.6</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02231" /><CodeLine lineNumber="2231"><Highlight kind="normal">        baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 4 ? X86::EIP :</Highlight></CodeLine>
<Link id="l02232" /><CodeLine lineNumber="2232"><Highlight kind="normal">                                                               X86::RIP);</Highlight></CodeLine>
<Link id="l02233" /><CodeLine lineNumber="2233"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02234" /><CodeLine lineNumber="2234"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02235" /><CodeLine lineNumber="2235"><Highlight kind="normal">        baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::NoRegister);</Highlight></CodeLine>
<Link id="l02236" /><CodeLine lineNumber="2236"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02237" /><CodeLine lineNumber="2237"><Highlight kind="normal">      indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::NoRegister);</Highlight></CodeLine>
<Link id="l02238" /><CodeLine lineNumber="2238"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02239" /><CodeLine lineNumber="2239"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> EA&#95;BASE&#95;BX&#95;SI:</Highlight></CodeLine>
<Link id="l02240" /><CodeLine lineNumber="2240"><Highlight kind="normal">      baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::BX);</Highlight></CodeLine>
<Link id="l02241" /><CodeLine lineNumber="2241"><Highlight kind="normal">      indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::SI);</Highlight></CodeLine>
<Link id="l02242" /><CodeLine lineNumber="2242"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02243" /><CodeLine lineNumber="2243"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> EA&#95;BASE&#95;BX&#95;DI:</Highlight></CodeLine>
<Link id="l02244" /><CodeLine lineNumber="2244"><Highlight kind="normal">      baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::BX);</Highlight></CodeLine>
<Link id="l02245" /><CodeLine lineNumber="2245"><Highlight kind="normal">      indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::DI);</Highlight></CodeLine>
<Link id="l02246" /><CodeLine lineNumber="2246"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02247" /><CodeLine lineNumber="2247"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> EA&#95;BASE&#95;BP&#95;SI:</Highlight></CodeLine>
<Link id="l02248" /><CodeLine lineNumber="2248"><Highlight kind="normal">      baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::BP);</Highlight></CodeLine>
<Link id="l02249" /><CodeLine lineNumber="2249"><Highlight kind="normal">      indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::SI);</Highlight></CodeLine>
<Link id="l02250" /><CodeLine lineNumber="2250"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02251" /><CodeLine lineNumber="2251"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> EA&#95;BASE&#95;BP&#95;DI:</Highlight></CodeLine>
<Link id="l02252" /><CodeLine lineNumber="2252"><Highlight kind="normal">      baseReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::BP);</Highlight></CodeLine>
<Link id="l02253" /><CodeLine lineNumber="2253"><Highlight kind="normal">      indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::DI);</Highlight></CodeLine>
<Link id="l02254" /><CodeLine lineNumber="2254"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02255" /><CodeLine lineNumber="2255"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02256" /><CodeLine lineNumber="2256"><Highlight kind="normal">      indexReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::NoRegister);</Highlight></CodeLine>
<Link id="l02257" /><CodeLine lineNumber="2257"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) &#123;</Highlight></CodeLine>
<Link id="l02258" /><CodeLine lineNumber="2258"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02259" /><CodeLine lineNumber="2259"><Highlight kind="normal">        <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected eaBase&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02260" /><CodeLine lineNumber="2260"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02261" /><CodeLine lineNumber="2261"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// Here, we will use the fill-ins defined above.  However,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02262" /><CodeLine lineNumber="2262"><Highlight kind="normal">        </Highlight><Highlight kind="comment">//   BX&#95;SI, BX&#95;DI, BP&#95;SI, and BP&#95;DI are all handled above and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02263" /><CodeLine lineNumber="2263"><Highlight kind="normal">        </Highlight><Highlight kind="comment">//   sib and sib64 were handled in the top-level if, so they&#39;re only</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02264" /><CodeLine lineNumber="2264"><Highlight kind="normal">        </Highlight><Highlight kind="comment">//   placeholders to keep the compiler happy.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02265" /><CodeLine lineNumber="2265"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x)                                        \\</Highlight></CodeLine>
<Link id="l02266" /><CodeLine lineNumber="2266"><Highlight kind="preprocessor">      case EA&#95;BASE&#95;##x:                                 \\</Highlight></CodeLine>
<Link id="l02267" /><CodeLine lineNumber="2267"><Highlight kind="preprocessor">        baseReg = MCOperand::createReg(X86::x); break;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02268" /><CodeLine lineNumber="2268"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL&#95;EA&#95;BASES</a></Highlight></CodeLine>
<Link id="l02269" /><CodeLine lineNumber="2269"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02270" /><CodeLine lineNumber="2270"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENTRY(x) case EA&#95;REG&#95;##x:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02271" /><CodeLine lineNumber="2271"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassemblerdecoder-h/#a8f4c518929a964ae54a9d42780670cd2">ALL&#95;REGS</a></Highlight></CodeLine>
<Link id="l02272" /><CodeLine lineNumber="2272"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#undef ENTRY</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02273" /><CodeLine lineNumber="2273"><Highlight kind="normal">        <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;A R/M memory operand may not be a register; &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02274" /><CodeLine lineNumber="2274"><Highlight kind="normal">              </Highlight><Highlight kind="stringliteral">&quot;the base field must be a base.&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02275" /><CodeLine lineNumber="2275"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02276" /><CodeLine lineNumber="2276"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02277" /><CodeLine lineNumber="2277"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l02278" /><CodeLine lineNumber="2278"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02279" /><CodeLine lineNumber="2279"><Highlight kind="normal">    scaleAmount = <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(1);</Highlight></CodeLine>
<Link id="l02280" /><CodeLine lineNumber="2280"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02281" /><CodeLine lineNumber="2281"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02282" /><CodeLine lineNumber="2282"><Highlight kind="normal">  displacement = <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a>);</Highlight></CodeLine>
<Link id="l02283" /><CodeLine lineNumber="2283"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02284" /><CodeLine lineNumber="2284"><Highlight kind="normal">  segmentReg = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>&#91;insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>&#93;);</Highlight></CodeLine>
<Link id="l02285" /><CodeLine lineNumber="2285"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02286" /><CodeLine lineNumber="2286"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(baseReg);</Highlight></CodeLine>
<Link id="l02287" /><CodeLine lineNumber="2287"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(scaleAmount);</Highlight></CodeLine>
<Link id="l02288" /><CodeLine lineNumber="2288"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(indexReg);</Highlight></CodeLine>
<Link id="l02289" /><CodeLine lineNumber="2289"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02290" /><CodeLine lineNumber="2290"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint8&#95;t dispSize =</Highlight></CodeLine>
<Link id="l02291" /><CodeLine lineNumber="2291"><Highlight kind="normal">      (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a href="/docs/api/namespaces/llvm/x86disassembler/#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA&#95;DISP&#95;NONE</a>) ? 0 : insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>;</Highlight></CodeLine>
<Link id="l02292" /><CodeLine lineNumber="2292"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02293" /><CodeLine lineNumber="2293"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Dis-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(</Highlight></CodeLine>
<Link id="l02294" /><CodeLine lineNumber="2294"><Highlight kind="normal">          mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a9c4b81107e8000eb718b029773322245">startLocation</a>, </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l02295" /><CodeLine lineNumber="2295"><Highlight kind="normal">          insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afa82013a499392699bc9999514fb6977">displacementOffset</a>, dispSize, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#afd1103179df17f2e9eee0d79997cf1fc">length</a>))</Highlight></CodeLine>
<Link id="l02296" /><CodeLine lineNumber="2296"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(displacement);</Highlight></CodeLine>
<Link id="l02297" /><CodeLine lineNumber="2297"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(segmentReg);</Highlight></CodeLine>
<Link id="l02298" /><CodeLine lineNumber="2298"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02299" /><CodeLine lineNumber="2299"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02300" /><CodeLine lineNumber="2300"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02301" /><CodeLine lineNumber="2301"><Highlight kind="comment">/// translateRM - Translates an operand stored in the R/M (and possibly SIB)</Highlight></CodeLine>
<Link id="l02302" /><CodeLine lineNumber="2302"><Highlight kind="comment">///   byte of an instruction to LLVM form, and appends it to an MCInst.</Highlight></CodeLine>
<Link id="l02303" /><CodeLine lineNumber="2303"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l02304" /><CodeLine lineNumber="2304"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l02305" /><CodeLine lineNumber="2305"><Highlight kind="comment">/// @param operand      - The operand, as stored in the descriptor table.</Highlight></CodeLine>
<Link id="l02306" /><CodeLine lineNumber="2306"><Highlight kind="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</Highlight></CodeLine>
<Link id="l02307" /><CodeLine lineNumber="2307"><Highlight kind="comment">///                       from.</Highlight></CodeLine>
<Link id="l02308" /><CodeLine lineNumber="2308"><Highlight kind="comment">/// @return             - 0 on success; nonzero otherwise</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02309" /><CodeLine lineNumber="2309" lineLink="#aace6b74b8ffb4a67a94c8720813f18c2"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &amp;operand,</Highlight></CodeLine>
<Link id="l02310" /><CodeLine lineNumber="2310"><Highlight kind="normal">                        <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Dis) &#123;</Highlight></CodeLine>
<Link id="l02311" /><CodeLine lineNumber="2311"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (operand.<a href="/docs/api/structs/llvm/x86disassembler/operandspecifier/#ac8faf439db1a327881e373130e4fcd4d">type</a>) &#123;</Highlight></CodeLine>
<Link id="l02312" /><CodeLine lineNumber="2312"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02313" /><CodeLine lineNumber="2313"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected type for a R/M operand&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02314" /><CodeLine lineNumber="2314"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02315" /><CodeLine lineNumber="2315"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R8:</Highlight></CodeLine>
<Link id="l02316" /><CodeLine lineNumber="2316"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R16:</Highlight></CodeLine>
<Link id="l02317" /><CodeLine lineNumber="2317"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R32:</Highlight></CodeLine>
<Link id="l02318" /><CodeLine lineNumber="2318"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;R64:</Highlight></CodeLine>
<Link id="l02319" /><CodeLine lineNumber="2319"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;Rv:</Highlight></CodeLine>
<Link id="l02320" /><CodeLine lineNumber="2320"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MM64:</Highlight></CodeLine>
<Link id="l02321" /><CodeLine lineNumber="2321"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;XMM:</Highlight></CodeLine>
<Link id="l02322" /><CodeLine lineNumber="2322"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;YMM:</Highlight></CodeLine>
<Link id="l02323" /><CodeLine lineNumber="2323"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;ZMM:</Highlight></CodeLine>
<Link id="l02324" /><CodeLine lineNumber="2324"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;TMM:</Highlight></CodeLine>
<Link id="l02325" /><CodeLine lineNumber="2325"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;TMM&#95;PAIR:</Highlight></CodeLine>
<Link id="l02326" /><CodeLine lineNumber="2326"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;VK&#95;PAIR:</Highlight></CodeLine>
<Link id="l02327" /><CodeLine lineNumber="2327"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;VK:</Highlight></CodeLine>
<Link id="l02328" /><CodeLine lineNumber="2328"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;DEBUGREG:</Highlight></CodeLine>
<Link id="l02329" /><CodeLine lineNumber="2329"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;CONTROLREG:</Highlight></CodeLine>
<Link id="l02330" /><CodeLine lineNumber="2330"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;BNDR:</Highlight></CodeLine>
<Link id="l02331" /><CodeLine lineNumber="2331"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(mcInst, insn);</Highlight></CodeLine>
<Link id="l02332" /><CodeLine lineNumber="2332"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;M:</Highlight></CodeLine>
<Link id="l02333" /><CodeLine lineNumber="2333"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MVSIBX:</Highlight></CodeLine>
<Link id="l02334" /><CodeLine lineNumber="2334"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MVSIBY:</Highlight></CodeLine>
<Link id="l02335" /><CodeLine lineNumber="2335"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MVSIBZ:</Highlight></CodeLine>
<Link id="l02336" /><CodeLine lineNumber="2336"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#ae82674c41a00b35f36f9ecf81932512e">translateRMMemory</a>(mcInst, insn, Dis);</Highlight></CodeLine>
<Link id="l02337" /><CodeLine lineNumber="2337"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TYPE&#95;MSIB:</Highlight></CodeLine>
<Link id="l02338" /><CodeLine lineNumber="2338"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#ae82674c41a00b35f36f9ecf81932512e">translateRMMemory</a>(mcInst, insn, Dis, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02339" /><CodeLine lineNumber="2339"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02340" /><CodeLine lineNumber="2340"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02341" /><CodeLine lineNumber="2341"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02342" /><CodeLine lineNumber="2342"><Highlight kind="comment">/// translateFPRegister - Translates a stack position on the FPU stack to its</Highlight></CodeLine>
<Link id="l02343" /><CodeLine lineNumber="2343"><Highlight kind="comment">///   LLVM form, and appends it to an MCInst.</Highlight></CodeLine>
<Link id="l02344" /><CodeLine lineNumber="2344"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l02345" /><CodeLine lineNumber="2345"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l02346" /><CodeLine lineNumber="2346"><Highlight kind="comment">/// @param stackPos     - The stack position to translate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02347" /><CodeLine lineNumber="2347" lineLink="#a4baeecd8498cfd4ba890951058393621"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst,</Highlight></CodeLine>
<Link id="l02348" /><CodeLine lineNumber="2348"><Highlight kind="normal">                                uint8&#95;t stackPos) &#123;</Highlight></CodeLine>
<Link id="l02349" /><CodeLine lineNumber="2349"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::ST0 + stackPos));</Highlight></CodeLine>
<Link id="l02350" /><CodeLine lineNumber="2350"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02351" /><CodeLine lineNumber="2351"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02352" /><CodeLine lineNumber="2352"><Highlight kind="comment">/// translateMaskRegister - Translates a 3-bit mask register number to</Highlight></CodeLine>
<Link id="l02353" /><CodeLine lineNumber="2353"><Highlight kind="comment">///   LLVM form, and appends it to an MCInst.</Highlight></CodeLine>
<Link id="l02354" /><CodeLine lineNumber="2354"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l02355" /><CodeLine lineNumber="2355"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l02356" /><CodeLine lineNumber="2356"><Highlight kind="comment">/// @param maskRegNum   - Number of mask register from 0 to 7</Highlight></CodeLine>
<Link id="l02357" /><CodeLine lineNumber="2357"><Highlight kind="comment">/// @return             - false on success; true otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02358" /><CodeLine lineNumber="2358" lineLink="#a39a264ff5629dff4dc2a278f3848b4df"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst,</Highlight></CodeLine>
<Link id="l02359" /><CodeLine lineNumber="2359"><Highlight kind="normal">                                uint8&#95;t maskRegNum) &#123;</Highlight></CodeLine>
<Link id="l02360" /><CodeLine lineNumber="2360"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (maskRegNum &gt;= 8) &#123;</Highlight></CodeLine>
<Link id="l02361" /><CodeLine lineNumber="2361"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Invalid mask register number&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02362" /><CodeLine lineNumber="2362"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02363" /><CodeLine lineNumber="2363"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02364" /><CodeLine lineNumber="2364"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02365" /><CodeLine lineNumber="2365"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(X86::K0 + maskRegNum));</Highlight></CodeLine>
<Link id="l02366" /><CodeLine lineNumber="2366"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02367" /><CodeLine lineNumber="2367"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02368" /><CodeLine lineNumber="2368"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02369" /><CodeLine lineNumber="2369"><Highlight kind="comment">/// translateOperand - Translates an operand stored in an internal instruction</Highlight></CodeLine>
<Link id="l02370" /><CodeLine lineNumber="2370"><Highlight kind="comment">///   to LLVM&#39;s format and appends it to an MCInst.</Highlight></CodeLine>
<Link id="l02371" /><CodeLine lineNumber="2371"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l02372" /><CodeLine lineNumber="2372"><Highlight kind="comment">/// @param mcInst       - The MCInst to append to.</Highlight></CodeLine>
<Link id="l02373" /><CodeLine lineNumber="2373"><Highlight kind="comment">/// @param operand      - The operand, as stored in the descriptor table.</Highlight></CodeLine>
<Link id="l02374" /><CodeLine lineNumber="2374"><Highlight kind="comment">/// @param insn         - The internal instruction.</Highlight></CodeLine>
<Link id="l02375" /><CodeLine lineNumber="2375"><Highlight kind="comment">/// @return             - false on success; true otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02376" /><CodeLine lineNumber="2376" lineLink="#aeb806eaaca65c1a593f5af3078798819"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86disassembler/operandspecifier">OperandSpecifier</a> &amp;operand,</Highlight></CodeLine>
<Link id="l02377" /><CodeLine lineNumber="2377"><Highlight kind="normal">                             <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn,</Highlight></CodeLine>
<Link id="l02378" /><CodeLine lineNumber="2378"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Dis) &#123;</Highlight></CodeLine>
<Link id="l02379" /><CodeLine lineNumber="2379"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (operand.<a href="/docs/api/structs/llvm/x86disassembler/operandspecifier/#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) &#123;</Highlight></CodeLine>
<Link id="l02380" /><CodeLine lineNumber="2380"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l02381" /><CodeLine lineNumber="2381"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled operand encoding during translation&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02382" /><CodeLine lineNumber="2382"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02383" /><CodeLine lineNumber="2383"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;REG:</Highlight></CodeLine>
<Link id="l02384" /><CodeLine lineNumber="2384"><Highlight kind="normal">    <a href="#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a>);</Highlight></CodeLine>
<Link id="l02385" /><CodeLine lineNumber="2385"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02386" /><CodeLine lineNumber="2386"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;WRITEMASK:</Highlight></CodeLine>
<Link id="l02387" /><CodeLine lineNumber="2387"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a470c2d5240e9910df12140a2a4e78b73">writemask</a>);</Highlight></CodeLine>
<Link id="l02388" /><CodeLine lineNumber="2388"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;SIB:</Highlight></CodeLine>
<Link id="l02389" /><CodeLine lineNumber="2389"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a3fd192bea7092fa66a95e4ca0cf236fe">CASE&#95;ENCODING&#95;RM</a>:</Highlight></CodeLine>
<Link id="l02390" /><CodeLine lineNumber="2390"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/x86disassemblerdecodercommon-h/#a2a7d2bc3ef8e759126222de6b4d440fe">CASE&#95;ENCODING&#95;VSIB</a>:</Highlight></CodeLine>
<Link id="l02391" /><CodeLine lineNumber="2391"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(mcInst, operand, insn, Dis);</Highlight></CodeLine>
<Link id="l02392" /><CodeLine lineNumber="2392"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IB:</Highlight></CodeLine>
<Link id="l02393" /><CodeLine lineNumber="2393"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IW:</Highlight></CodeLine>
<Link id="l02394" /><CodeLine lineNumber="2394"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;ID:</Highlight></CodeLine>
<Link id="l02395" /><CodeLine lineNumber="2395"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IO:</Highlight></CodeLine>
<Link id="l02396" /><CodeLine lineNumber="2396"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Iv:</Highlight></CodeLine>
<Link id="l02397" /><CodeLine lineNumber="2397"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Ia:</Highlight></CodeLine>
<Link id="l02398" /><CodeLine lineNumber="2398"><Highlight kind="normal">    <a href="#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(mcInst,</Highlight></CodeLine>
<Link id="l02399" /><CodeLine lineNumber="2399"><Highlight kind="normal">                       insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a>++&#93;,</Highlight></CodeLine>
<Link id="l02400" /><CodeLine lineNumber="2400"><Highlight kind="normal">                       operand,</Highlight></CodeLine>
<Link id="l02401" /><CodeLine lineNumber="2401"><Highlight kind="normal">                       insn,</Highlight></CodeLine>
<Link id="l02402" /><CodeLine lineNumber="2402"><Highlight kind="normal">                       Dis);</Highlight></CodeLine>
<Link id="l02403" /><CodeLine lineNumber="2403"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02404" /><CodeLine lineNumber="2404"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;IRC:</Highlight></CodeLine>
<Link id="l02405" /><CodeLine lineNumber="2405"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a1fb6f49de943aa22baa9a9ce75cbcf35">RC</a>));</Highlight></CodeLine>
<Link id="l02406" /><CodeLine lineNumber="2406"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02407" /><CodeLine lineNumber="2407"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;SI:</Highlight></CodeLine>
<Link id="l02408" /><CodeLine lineNumber="2408"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(mcInst, insn);</Highlight></CodeLine>
<Link id="l02409" /><CodeLine lineNumber="2409"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;DI:</Highlight></CodeLine>
<Link id="l02410" /><CodeLine lineNumber="2410"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(mcInst, insn);</Highlight></CodeLine>
<Link id="l02411" /><CodeLine lineNumber="2411"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RB:</Highlight></CodeLine>
<Link id="l02412" /><CodeLine lineNumber="2412"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RW:</Highlight></CodeLine>
<Link id="l02413" /><CodeLine lineNumber="2413"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RD:</Highlight></CodeLine>
<Link id="l02414" /><CodeLine lineNumber="2414"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;RO:</Highlight></CodeLine>
<Link id="l02415" /><CodeLine lineNumber="2415"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;Rv:</Highlight></CodeLine>
<Link id="l02416" /><CodeLine lineNumber="2416"><Highlight kind="normal">    <a href="#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a>);</Highlight></CodeLine>
<Link id="l02417" /><CodeLine lineNumber="2417"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02418" /><CodeLine lineNumber="2418"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;CF:</Highlight></CodeLine>
<Link id="l02419" /><CodeLine lineNumber="2419"><Highlight kind="normal">    mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;1&#93;));</Highlight></CodeLine>
<Link id="l02420" /><CodeLine lineNumber="2420"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02421" /><CodeLine lineNumber="2421"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;CC:</Highlight></CodeLine>
<Link id="l02422" /><CodeLine lineNumber="2422"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ac0572c45b7c999d1ef69cece322f0e1c">isCCMPOrCTEST</a>(&amp;insn))</Highlight></CodeLine>
<Link id="l02423" /><CodeLine lineNumber="2423"><Highlight kind="normal">      mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;2&#93;));</Highlight></CodeLine>
<Link id="l02424" /><CodeLine lineNumber="2424"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02425" /><CodeLine lineNumber="2425"><Highlight kind="normal">      mcInst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#af4b85104515226212f307f5dfa14b772">immediates</a>&#91;1&#93;));</Highlight></CodeLine>
<Link id="l02426" /><CodeLine lineNumber="2426"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02427" /><CodeLine lineNumber="2427"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;FP:</Highlight></CodeLine>
<Link id="l02428" /><CodeLine lineNumber="2428"><Highlight kind="normal">    <a href="#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a> &amp; 7);</Highlight></CodeLine>
<Link id="l02429" /><CodeLine lineNumber="2429"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02430" /><CodeLine lineNumber="2430"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;VVVV:</Highlight></CodeLine>
<Link id="l02431" /><CodeLine lineNumber="2431"><Highlight kind="normal">    <a href="#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a>);</Highlight></CodeLine>
<Link id="l02432" /><CodeLine lineNumber="2432"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02433" /><CodeLine lineNumber="2433"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ENCODING&#95;DUP:</Highlight></CodeLine>
<Link id="l02434" /><CodeLine lineNumber="2434"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a363bc8e0050d89c461be91e81229edef">operands</a>&#91;operand.<a href="/docs/api/structs/llvm/x86disassembler/operandspecifier/#ac8faf439db1a327881e373130e4fcd4d">type</a> - TYPE&#95;DUP0&#93;,</Highlight></CodeLine>
<Link id="l02435" /><CodeLine lineNumber="2435"><Highlight kind="normal">                            insn, Dis);</Highlight></CodeLine>
<Link id="l02436" /><CodeLine lineNumber="2436"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02437" /><CodeLine lineNumber="2437"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02438" /><CodeLine lineNumber="2438"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l02439" /><CodeLine lineNumber="2439"><Highlight kind="comment">/// translateInstruction - Translates an internal instruction and all its</Highlight></CodeLine>
<Link id="l02440" /><CodeLine lineNumber="2440"><Highlight kind="comment">///   operands to an MCInst.</Highlight></CodeLine>
<Link id="l02441" /><CodeLine lineNumber="2441"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l02442" /><CodeLine lineNumber="2442"><Highlight kind="comment">/// @param mcInst       - The MCInst to populate with the instruction&#39;s data.</Highlight></CodeLine>
<Link id="l02443" /><CodeLine lineNumber="2443"><Highlight kind="comment">/// @param insn         - The internal instruction.</Highlight></CodeLine>
<Link id="l02444" /><CodeLine lineNumber="2444"><Highlight kind="comment">/// @return             - false on success; true otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02445" /><CodeLine lineNumber="2445" lineLink="#ae99d82425a463a5dd5413112fda5ed17"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ae99d82425a463a5dd5413112fda5ed17">translateInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;mcInst,</Highlight></CodeLine>
<Link id="l02446" /><CodeLine lineNumber="2446"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/x86disassembler/internalinstruction">InternalInstruction</a> &amp;insn,</Highlight></CodeLine>
<Link id="l02447" /><CodeLine lineNumber="2447"><Highlight kind="normal">                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Dis) &#123;</Highlight></CodeLine>
<Link id="l02448" /><CodeLine lineNumber="2448"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#aac2dea60075f209cbef6ccf11f9829ba">spec</a>) &#123;</Highlight></CodeLine>
<Link id="l02449" /><CodeLine lineNumber="2449"><Highlight kind="normal">    <a href="#ae0228f36529f75f692753ef96d725012">debug</a>(</Highlight><Highlight kind="stringliteral">&quot;Instruction has no specification&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l02450" /><CodeLine lineNumber="2450"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02451" /><CodeLine lineNumber="2451"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02452" /><CodeLine lineNumber="2452"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02453" /><CodeLine lineNumber="2453"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#aecd4e9369c30b88c8e528489f69e0c8e">clear</a>();</Highlight></CodeLine>
<Link id="l02454" /><CodeLine lineNumber="2454"><Highlight kind="normal">  mcInst.<a href="/docs/api/classes/llvm/mcinst/#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#acc4b989b9e4750eeb9787809e0159054">instructionID</a>);</Highlight></CodeLine>
<Link id="l02455" /><CodeLine lineNumber="2455"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If when reading the prefix bytes we determined the overlapping 242 or 243</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02456" /><CodeLine lineNumber="2456"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// prefix bytes should be disassembled as xrelease and xacquire then set the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02457" /><CodeLine lineNumber="2457"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// opcode to those instead of the rep and repne opcodes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02458" /><CodeLine lineNumber="2458"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a>) &#123;</Highlight></CodeLine>
<Link id="l02459" /><CodeLine lineNumber="2459"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(mcInst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == X86::REP&#95;PREFIX)</Highlight></CodeLine>
<Link id="l02460" /><CodeLine lineNumber="2460"><Highlight kind="normal">      mcInst.<a href="/docs/api/classes/llvm/mcinst/#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XRELEASE&#95;PREFIX);</Highlight></CodeLine>
<Link id="l02461" /><CodeLine lineNumber="2461"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal">(mcInst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == X86::REPNE&#95;PREFIX)</Highlight></CodeLine>
<Link id="l02462" /><CodeLine lineNumber="2462"><Highlight kind="normal">      mcInst.<a href="/docs/api/classes/llvm/mcinst/#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XACQUIRE&#95;PREFIX);</Highlight></CodeLine>
<Link id="l02463" /><CodeLine lineNumber="2463"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02464" /><CodeLine lineNumber="2464"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02465" /><CodeLine lineNumber="2465"><Highlight kind="normal">  insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a> = 0;</Highlight></CodeLine>
<Link id="l02466" /><CodeLine lineNumber="2466"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02467" /><CodeLine lineNumber="2467"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> : insn.<a href="/docs/api/structs/llvm/x86disassembler/internalinstruction/#a363bc8e0050d89c461be91e81229edef">operands</a>) &#123;</Highlight></CodeLine>
<Link id="l02468" /><CodeLine lineNumber="2468"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.encoding != ENCODING&#95;NONE) &#123;</Highlight></CodeLine>
<Link id="l02469" /><CodeLine lineNumber="2469"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, insn, Dis)) &#123;</Highlight></CodeLine>
<Link id="l02470" /><CodeLine lineNumber="2470"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02471" /><CodeLine lineNumber="2471"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l02472" /><CodeLine lineNumber="2472"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l02473" /><CodeLine lineNumber="2473"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l02474" /><CodeLine lineNumber="2474"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02475" /><CodeLine lineNumber="2475"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l02476" /><CodeLine lineNumber="2476"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02477" /><CodeLine lineNumber="2477"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02478" /><CodeLine lineNumber="2478" lineLink="#a299465c500c452a6ee8ec8f87fec4200"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;<a href="#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/target">Target</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l02479" /><CodeLine lineNumber="2479"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI,</Highlight></CodeLine>
<Link id="l02480" /><CodeLine lineNumber="2480"><Highlight kind="normal">                                             <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx) &#123;</Highlight></CodeLine>
<Link id="l02481" /><CodeLine lineNumber="2481"><Highlight kind="normal">  std::unique&#95;ptr&lt;const MCInstrInfo&gt; MII(<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>.createMCInstrInfo());</Highlight></CodeLine>
<Link id="l02482" /><CodeLine lineNumber="2482"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> X86GenericDisassembler(STI, Ctx, std::move(MII));</Highlight></CodeLine>
<Link id="l02483" /><CodeLine lineNumber="2483"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l02484" /><CodeLine lineNumber="2484"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02485" /><CodeLine lineNumber="2485" lineLink="#ad94a7ec0e2ddf818814c86ab2eca39f0"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="stringliteral">&quot;C&quot;</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#a9a971b1d09709d73cab58157eaaf0637">LLVM&#95;C&#95;ABI</a> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#ad94a7ec0e2ddf818814c86ab2eca39f0">LLVMInitializeX86Disassembler</a>() &#123;</Highlight></CodeLine>
<Link id="l02486" /><CodeLine lineNumber="2486"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register the disassembler.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l02487" /><CodeLine lineNumber="2487"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#a35832c1b6a34093b01da33c2501a22ed">getTheX86&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l02488" /><CodeLine lineNumber="2488"><Highlight kind="normal">                                         <a href="#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a>);</Highlight></CodeLine>
<Link id="l02489" /><CodeLine lineNumber="2489"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#ae6431492d4966df0bafe4680216f76b7">getTheX86&#95;64Target</a>(),</Highlight></CodeLine>
<Link id="l02490" /><CodeLine lineNumber="2490"><Highlight kind="normal">                                         <a href="#a299465c500c452a6ee8ec8f87fec4200">createX86Disassembler</a>);</Highlight></CodeLine>
<Link id="l02491" /><CodeLine lineNumber="2491"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
