Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 16 20:26:51 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/impl_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.130       -0.247                      3                  280        0.246        0.000                      0                  280        3.000        0.000                       0                   706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 4.545}        9.091           110.000         
  w_clkfbout_clk_wiz_gen  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen        -0.130       -0.247                      3                  280        0.246        0.000                      0                  280        4.045        0.000                       0                   702  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            3  Failing Endpoints,  Worst Slack       -0.130ns,  Total Violation       -0.247ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[91]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 1.324ns (14.586%)  route 7.753ns (85.414%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.531 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.556    -0.956    m3/clk_out
    SLICE_X31Y32         FDRE                                         r  m3/r_i2_reg[91]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  m3/r_i2_reg[91]_rep/Q
                         net (fo=76, routed)          2.138     1.639    m3/r_i2_reg[91]_rep_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I2_O)        0.124     1.763 r  m3/x[2]_i_597/O
                         net (fo=1, routed)           0.984     2.746    m3/x[2]_i_597_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.870 r  m3/x[2]_i_432/O
                         net (fo=1, routed)           1.129     4.000    m3/x[2]_i_432_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.124     4.124 r  m3/x[2]_i_218/O
                         net (fo=1, routed)           0.977     5.100    m3/x[2]_i_218_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.224 r  m3/x[2]_i_103/O
                         net (fo=1, routed)           1.099     6.323    m3/Z298_in[125]
    SLICE_X52Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.447 r  m3/x[2]_i_24/O
                         net (fo=1, routed)           0.804     7.251    m3/x[2]_i_24_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.375 r  m3/x[2]_i_5/O
                         net (fo=1, routed)           0.622     7.998    m3/x[2]_i_5_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.122 r  m3/x[2]_i_1/O
                         net (fo=1, routed)           0.000     8.122    u/D[13]
    SLICE_X52Y25         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.435     7.531    u/clk_out
    SLICE_X52Y25         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.492     8.022    
                         clock uncertainty           -0.112     7.911    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)        0.081     7.992    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 1.200ns (13.313%)  route 7.814ns (86.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X40Y50         FDRE                                         r  m3/r_i1_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i1_reg[74]/Q
                         net (fo=128, routed)         3.608     3.107    m3/r_i1[74]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.124     3.231 r  m3/x[15]_i_317/O
                         net (fo=1, routed)           0.617     3.847    m3/x[15]_i_317_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.971 r  m3/x[15]_i_152/O
                         net (fo=1, routed)           0.976     4.947    m3/x[15]_i_152_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.071 r  m3/x[15]_i_65/O
                         net (fo=1, routed)           1.003     6.074    m3/x[15]_i_65_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.198 r  m3/x[15]_i_18/O
                         net (fo=1, routed)           0.729     6.928    m3/x[15]_i_18_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  m3/x[15]_i_4/O
                         net (fo=1, routed)           0.881     7.933    m3/x[15]_i_4_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.057 r  m3/x[15]_i_1/O
                         net (fo=1, routed)           0.000     8.057    u/D[0]
    SLICE_X56Y24         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.532    u/clk_out
    SLICE_X56Y24         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.484     8.015    
                         clock uncertainty           -0.112     7.904    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.081     7.985    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 1.076ns (11.932%)  route 7.941ns (88.068%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 7.529 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.548    -0.964    m3/clk_out
    SLICE_X36Y63         FDRE                                         r  m3/r_i2_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  m3/r_i2_reg[88]/Q
                         net (fo=154, routed)         4.490     3.982    m3/r_i2[88]
    SLICE_X9Y114         LUT6 (Prop_lut6_I0_O)        0.124     4.106 r  m3/D_inferred_i_4747/O
                         net (fo=1, routed)           0.433     4.539    m3/D_inferred_i_4747_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I5_O)        0.124     4.663 r  m3/D_inferred_i_2768/O
                         net (fo=1, routed)           0.963     5.626    m3/D_inferred_i_2768_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.124     5.750 r  m3/D_inferred_i_1478/O
                         net (fo=1, routed)           0.952     6.701    m2/r_i2_reg[51]_5
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.825 r  m2/D_inferred_i_498/O
                         net (fo=1, routed)           1.104     7.929    m3/r_i2_reg[102]_rep_5
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.053 r  m3/D_inferred_i_70/O
                         net (fo=1, routed)           0.000     8.053    D[69]
    SLICE_X37Y92         FDRE                                         r  E_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.434     7.529    clk_out
    SLICE_X37Y92         FDRE                                         r  E_reg[69]/C
                         clock pessimism              0.562     8.091    
                         clock uncertainty           -0.112     7.979    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029     8.008    E_reg[69]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 1.076ns (12.057%)  route 7.848ns (87.943%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[5]/Q
                         net (fo=183, routed)         4.721     4.220    m3/r_i2[5]
    SLICE_X56Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.344 r  m3/D_inferred_i_5622/O
                         net (fo=1, routed)           0.452     4.796    m3/D_inferred_i_5622_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.124     4.920 r  m3/D_inferred_i_3306/O
                         net (fo=1, routed)           0.806     5.726    m3/D_inferred_i_3306_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  m3/D_inferred_i_1869/O
                         net (fo=1, routed)           0.579     6.428    m3/D_inferred_i_1869_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I3_O)        0.124     6.552 r  m3/D_inferred_i_737/O
                         net (fo=1, routed)           1.291     7.843    m2/r_i2_reg[16]_8
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.967 r  m2/D_inferred_i_119/O
                         net (fo=1, routed)           0.000     7.967    D[118]
    SLICE_X56Y85         FDRE                                         r  E_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.533    clk_out
    SLICE_X56Y85         FDRE                                         r  E_reg[118]/C
                         clock pessimism              0.491     8.024    
                         clock uncertainty           -0.112     7.912    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)        0.077     7.989    E_reg[118]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.324ns (14.985%)  route 7.511ns (85.015%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 7.527 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.567    -0.945    m3/clk_out
    SLICE_X28Y48         FDRE                                         r  m3/r_i1_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  m3/r_i1_reg[92]/Q
                         net (fo=128, routed)         2.467     1.979    m3/r_i1[92]
    SLICE_X60Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  m3/x[8]_i_394/O
                         net (fo=1, routed)           0.496     2.599    m3/x[8]_i_394_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.723 r  m3/x[8]_i_182/O
                         net (fo=1, routed)           0.531     3.254    m3/x[8]_i_182_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.378 r  m3/x[8]_i_94/O
                         net (fo=1, routed)           1.581     4.959    m3/x[8]_i_94_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  m3/x[8]_i_26/O
                         net (fo=1, routed)           0.402     5.486    m3/x[8]_i_26_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  m3/x[8]_i_6/O
                         net (fo=1, routed)           0.405     6.015    m3/tag[120]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  m3/x[8]_i_2/O
                         net (fo=1, routed)           1.628     7.767    m3/x[8]_i_2_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  m3/x[8]_i_1/O
                         net (fo=1, routed)           0.000     7.891    u/D[7]
    SLICE_X47Y24         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.431     7.527    u/clk_out
    SLICE_X47Y24         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.492     8.018    
                         clock uncertainty           -0.112     7.907    
    SLICE_X47Y24         FDRE (Setup_fdre_C_D)        0.031     7.938    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.200ns (13.381%)  route 7.768ns (86.619%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.531 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.554    -0.958    m3/clk_out
    SLICE_X41Y56         FDRE                                         r  m3/r_i2_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  m3/r_i2_reg[97]/Q
                         net (fo=141, routed)         3.957     3.455    m3/r_i2[97]
    SLICE_X5Y109         LUT4 (Prop_lut4_I3_O)        0.124     3.579 r  m3/D_inferred_i_7192/O
                         net (fo=1, routed)           0.407     3.986    m2/r_i2_reg[96]_2
    SLICE_X5Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.110 r  m2/D_inferred_i_4670/O
                         net (fo=1, routed)           0.433     4.543    m2/D_inferred_i_4670_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.667 r  m2/D_inferred_i_2718/O
                         net (fo=1, routed)           1.169     5.835    m3/r_i2_reg[19]_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.124     5.959 r  m3/D_inferred_i_1442/O
                         net (fo=1, routed)           1.103     7.062    m2/r_i2_reg[17]_7
    SLICE_X35Y107        LUT6 (Prop_lut6_I3_O)        0.124     7.186 r  m2/D_inferred_i_480/O
                         net (fo=1, routed)           0.700     7.886    m2/D_inferred_i_480_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.010 r  m2/D_inferred_i_66/O
                         net (fo=1, routed)           0.000     8.010    D[65]
    SLICE_X38Y97         FDRE                                         r  E_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.531    clk_out
    SLICE_X38Y97         FDRE                                         r  E_reg[65]/C
                         clock pessimism              0.562     8.093    
                         clock uncertainty           -0.112     7.981    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.077     8.058    E_reg[65]
  -------------------------------------------------------------------
                         required time                          8.058    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 1.200ns (13.501%)  route 7.688ns (86.499%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[87]/Q
                         net (fo=171, routed)         4.276     3.775    m2/r_i2[87]
    SLICE_X19Y116        LUT6 (Prop_lut6_I3_O)        0.124     3.899 r  m2/D_inferred_i_7679/O
                         net (fo=1, routed)           0.433     4.332    m2/D_inferred_i_7679_n_0
    SLICE_X19Y116        LUT6 (Prop_lut6_I0_O)        0.124     4.456 r  m2/D_inferred_i_5164/O
                         net (fo=1, routed)           0.402     4.858    m2/D_inferred_i_5164_n_0
    SLICE_X19Y117        LUT6 (Prop_lut6_I0_O)        0.124     4.982 r  m2/D_inferred_i_3031/O
                         net (fo=1, routed)           0.402     5.384    m3/r_i2_reg[96]_5
    SLICE_X19Y118        LUT6 (Prop_lut6_I1_O)        0.124     5.508 r  m3/D_inferred_i_1664/O
                         net (fo=1, routed)           0.779     6.288    m3/D_inferred_i_1664_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I3_O)        0.124     6.412 r  m3/D_inferred_i_605/O
                         net (fo=1, routed)           1.396     7.807    m2/r_i2_reg[102]_rep_12
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.931 r  m2/D_inferred_i_92/O
                         net (fo=1, routed)           0.000     7.931    D[91]
    SLICE_X46Y95         FDRE                                         r  E_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.533    clk_out
    SLICE_X46Y95         FDRE                                         r  E_reg[91]/C
                         clock pessimism              0.491     8.024    
                         clock uncertainty           -0.112     7.912    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.077     7.989    E_reg[91]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 1.324ns (15.011%)  route 7.496ns (84.989%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.567    -0.945    m3/clk_out
    SLICE_X28Y48         FDRE                                         r  m3/r_i2_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  m3/r_i2_reg[45]/Q
                         net (fo=184, routed)         3.430     2.942    m3/r_i2[45]
    SLICE_X26Y116        LUT4 (Prop_lut4_I0_O)        0.124     3.066 r  m3/D_inferred_i_8531/O
                         net (fo=1, routed)           0.561     3.627    m3/D_inferred_i_8531_n_0
    SLICE_X26Y116        LUT6 (Prop_lut6_I5_O)        0.124     3.751 r  m3/D_inferred_i_7838/O
                         net (fo=1, routed)           0.501     4.251    m3/D_inferred_i_7838_n_0
    SLICE_X26Y115        LUT6 (Prop_lut6_I5_O)        0.124     4.375 r  m3/D_inferred_i_5325/O
                         net (fo=1, routed)           0.977     5.352    m3/D_inferred_i_5325_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I3_O)        0.124     5.476 r  m3/D_inferred_i_3135/O
                         net (fo=1, routed)           1.233     6.709    m3/D_inferred_i_3135_n_0
    SLICE_X51Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.833 r  m3/D_inferred_i_1734/O
                         net (fo=1, routed)           0.643     7.477    m3/D_inferred_i_1734_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.601 r  m3/D_inferred_i_647/O
                         net (fo=1, routed)           0.151     7.752    m2/r_i2_reg[101]_rep_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.876 r  m2/D_inferred_i_100/O
                         net (fo=1, routed)           0.000     7.876    D[99]
    SLICE_X51Y94         FDRE                                         r  E_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.442     7.537    clk_out
    SLICE_X51Y94         FDRE                                         r  E_reg[99]/C
                         clock pessimism              0.484     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.031     7.940    E_reg[99]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 1.200ns (13.504%)  route 7.686ns (86.496%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.554    -0.958    m3/clk_out
    SLICE_X28Y54         FDRE                                         r  m3/r_i2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  m3/r_i2_reg[27]/Q
                         net (fo=190, routed)         3.850     3.348    m3/r_i2[27]
    SLICE_X28Y123        LUT4 (Prop_lut4_I2_O)        0.124     3.472 r  m3/D_inferred_i_7902/O
                         net (fo=1, routed)           0.537     4.009    m3/D_inferred_i_7902_n_0
    SLICE_X28Y123        LUT5 (Prop_lut5_I4_O)        0.124     4.133 r  m3/D_inferred_i_5376/O
                         net (fo=1, routed)           0.343     4.476    m3/D_inferred_i_5376_n_0
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124     4.600 r  m3/D_inferred_i_3167/O
                         net (fo=1, routed)           0.801     5.401    m3/D_inferred_i_3167_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.124     5.525 r  m3/D_inferred_i_1757/O
                         net (fo=1, routed)           0.639     6.164    m3/D_inferred_i_1757_n_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.288 r  m3/D_inferred_i_660/O
                         net (fo=1, routed)           1.516     7.804    m2/r_i2_reg[102]_rep_16
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.928 r  m2/D_inferred_i_103/O
                         net (fo=1, routed)           0.000     7.928    D[102]
    SLICE_X52Y93         FDRE                                         r  E_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.442     7.537    clk_out
    SLICE_X52Y93         FDRE                                         r  E_reg[102]/C
                         clock pessimism              0.491     8.028    
                         clock uncertainty           -0.112     7.916    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.077     7.993    E_reg[102]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[119]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 1.554ns (17.626%)  route 7.263ns (82.374%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.530 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.564    -0.948    m3/clk_out
    SLICE_X35Y46         FDRE                                         r  m3/r_i2_reg[119]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  m3/r_i2_reg[119]_rep/Q
                         net (fo=90, routed)          1.321     0.830    m3/E_reg[35]
    SLICE_X36Y34         LUT4 (Prop_lut4_I3_O)        0.124     0.954 r  m3/x[8]_i_28/O
                         net (fo=95, routed)          2.009     2.963    m3/x[8]_i_28_n_0
    SLICE_X10Y13         LUT4 (Prop_lut4_I2_O)        0.150     3.113 r  m3/x[9]_i_319/O
                         net (fo=1, routed)           0.938     4.051    m3/x[9]_i_319_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.328     4.379 r  m3/x[9]_i_166/O
                         net (fo=1, routed)           1.198     5.577    m3/x[9]_i_166_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.124     5.701 r  m3/x[9]_i_65/O
                         net (fo=1, routed)           0.490     6.191    m3/x[9]_i_65_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.315 r  m3/x[9]_i_18/O
                         net (fo=1, routed)           0.537     6.852    m3/x[9]_i_18_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  m3/x[9]_i_4/O
                         net (fo=1, routed)           0.769     7.745    m3/x[9]_i_4_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.869 r  m3/x[9]_i_1/O
                         net (fo=1, routed)           0.000     7.869    u/D[6]
    SLICE_X49Y24         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.434     7.530    u/clk_out
    SLICE_X49Y24         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.492     8.021    
                         clock uncertainty           -0.112     7.910    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.031     7.941    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.200ns (13.582%)  route 7.635ns (86.418%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.525 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.567    -0.945    m3/clk_out
    SLICE_X28Y48         FDRE                                         r  m3/r_i2_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  m3/r_i2_reg[45]/Q
                         net (fo=184, routed)         4.254     3.766    m2/r_i2[45]
    SLICE_X17Y104        LUT6 (Prop_lut6_I2_O)        0.124     3.890 r  m2/D_inferred_i_6926/O
                         net (fo=1, routed)           0.505     4.395    m2/D_inferred_i_6926_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.519 r  m2/D_inferred_i_4403/O
                         net (fo=1, routed)           0.279     4.798    m3/r_i2_reg[39]_5
    SLICE_X16Y104        LUT6 (Prop_lut6_I5_O)        0.124     4.922 r  m3/D_inferred_i_2540/O
                         net (fo=1, routed)           1.008     5.930    m2/r_i2_reg[1]_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I3_O)        0.124     6.054 r  m2/D_inferred_i_1307/O
                         net (fo=1, routed)           0.472     6.525    m2/D_inferred_i_1307_n_0
    SLICE_X26Y102        LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  m2/D_inferred_i_410/O
                         net (fo=1, routed)           1.117     7.766    m2/D_inferred_i_410_n_0
    SLICE_X34Y87         LUT5 (Prop_lut5_I3_O)        0.124     7.890 r  m2/D_inferred_i_52/O
                         net (fo=1, routed)           0.000     7.890    D[51]
    SLICE_X34Y87         FDRE                                         r  E_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.430     7.525    clk_out
    SLICE_X34Y87         FDRE                                         r  E_reg[51]/C
                         clock pessimism              0.484     8.009    
                         clock uncertainty           -0.112     7.897    
    SLICE_X34Y87         FDRE (Setup_fdre_C_D)        0.077     7.974    E_reg[51]
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 1.200ns (13.553%)  route 7.654ns (86.447%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 7.526 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[5]/Q
                         net (fo=183, routed)         3.975     3.474    m3/r_i2[5]
    SLICE_X50Y118        LUT4 (Prop_lut4_I2_O)        0.124     3.598 r  m3/D_inferred_i_5786/O
                         net (fo=1, routed)           0.602     4.200    m3/D_inferred_i_5786_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.124     4.324 r  m3/D_inferred_i_3414/O
                         net (fo=1, routed)           0.452     4.776    m3/D_inferred_i_3414_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.124     4.900 r  m3/D_inferred_i_1945/O
                         net (fo=1, routed)           0.917     5.817    m3/D_inferred_i_1945_n_0
    SLICE_X49Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.941 r  m3/D_inferred_i_785/O
                         net (fo=1, routed)           0.684     6.624    m3/D_inferred_i_785_n_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I3_O)        0.124     6.748 r  m3/D_inferred_i_132/O
                         net (fo=1, routed)           1.025     7.773    m3/D_inferred_i_132_n_0
    SLICE_X50Y80         LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  m3/D_inferred_i_1/O
                         net (fo=1, routed)           0.000     7.897    D[0]
    SLICE_X50Y80         FDRE                                         r  E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.431     7.526    clk_out
    SLICE_X50Y80         FDRE                                         r  E_reg[0]/C
                         clock pessimism              0.491     8.017    
                         clock uncertainty           -0.112     7.905    
    SLICE_X50Y80         FDRE (Setup_fdre_C_D)        0.077     7.982    E_reg[0]
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 1.552ns (17.621%)  route 7.256ns (82.379%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[5]/Q
                         net (fo=183, routed)         3.959     3.459    m3/r_i2[5]
    SLICE_X51Y109        LUT4 (Prop_lut4_I0_O)        0.150     3.609 r  m3/D_inferred_i_8701/O
                         net (fo=1, routed)           0.418     4.026    m3/D_inferred_i_8701_n_0
    SLICE_X52Y109        LUT5 (Prop_lut5_I4_O)        0.326     4.352 r  m3/D_inferred_i_8191/O
                         net (fo=1, routed)           0.591     4.944    m3/D_inferred_i_8191_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.124     5.068 r  m3/D_inferred_i_5611/O
                         net (fo=1, routed)           0.825     5.893    m3/D_inferred_i_5611_n_0
    SLICE_X54Y111        LUT6 (Prop_lut6_I5_O)        0.124     6.017 r  m3/D_inferred_i_3299/O
                         net (fo=1, routed)           0.171     6.188    m3/D_inferred_i_3299_n_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.124     6.312 r  m3/D_inferred_i_1861/O
                         net (fo=1, routed)           1.136     7.448    m3/D_inferred_i_1861_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.572 r  m3/D_inferred_i_730/O
                         net (fo=1, routed)           0.154     7.727    m2/r_i2_reg[101]_rep_4
    SLICE_X55Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.851 r  m2/D_inferred_i_118/O
                         net (fo=1, routed)           0.000     7.851    D[117]
    SLICE_X55Y86         FDRE                                         r  E_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.437     7.532    clk_out
    SLICE_X55Y86         FDRE                                         r  E_reg[117]/C
                         clock pessimism              0.491     8.023    
                         clock uncertainty           -0.112     7.911    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.029     7.940    E_reg[117]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.076ns (12.179%)  route 7.759ns (87.821%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.536 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.567    -0.945    m3/clk_out
    SLICE_X28Y48         FDRE                                         r  m3/r_i2_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  m3/r_i2_reg[45]/Q
                         net (fo=184, routed)         4.231     3.743    m3/r_i2[45]
    SLICE_X28Y125        LUT6 (Prop_lut6_I3_O)        0.124     3.867 r  m3/D_inferred_i_5563/O
                         net (fo=1, routed)           0.313     4.180    m3/D_inferred_i_5563_n_0
    SLICE_X30Y125        LUT6 (Prop_lut6_I5_O)        0.124     4.304 r  m3/D_inferred_i_3274/O
                         net (fo=1, routed)           0.970     5.274    m3/D_inferred_i_3274_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124     5.398 r  m3/D_inferred_i_1845/O
                         net (fo=1, routed)           0.821     6.219    m3/D_inferred_i_1845_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I3_O)        0.124     6.343 r  m3/D_inferred_i_721/O
                         net (fo=1, routed)           1.424     7.766    m2/r_i2_reg[12]_4
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.890 r  m2/D_inferred_i_115/O
                         net (fo=1, routed)           0.000     7.890    D[114]
    SLICE_X54Y91         FDRE                                         r  E_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.441     7.536    clk_out
    SLICE_X54Y91         FDRE                                         r  E_reg[114]/C
                         clock pessimism              0.484     8.020    
                         clock uncertainty           -0.112     7.908    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.077     7.985    E_reg[114]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 1.076ns (12.227%)  route 7.724ns (87.773%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.530 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.551    -0.961    m3/clk_out
    SLICE_X35Y57         FDRE                                         r  m3/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  m3/r_i2_reg[95]/Q
                         net (fo=163, routed)         4.249     3.745    m2/r_i2[95]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.869 r  m2/D_inferred_i_4767/O
                         net (fo=1, routed)           0.548     4.417    m3/r_i2_reg[96]_2
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124     4.541 r  m3/D_inferred_i_2781/O
                         net (fo=1, routed)           1.018     5.559    m3/D_inferred_i_2781_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  m3/D_inferred_i_1486/O
                         net (fo=1, routed)           0.826     6.509    m2/r_i2_reg[47]_3
    SLICE_X24Y110        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  m2/D_inferred_i_503/O
                         net (fo=1, routed)           1.082     7.715    m2/D_inferred_i_503_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.839 r  m2/D_inferred_i_71/O
                         net (fo=1, routed)           0.000     7.839    D[70]
    SLICE_X36Y95         FDRE                                         r  E_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.435     7.530    clk_out
    SLICE_X36Y95         FDRE                                         r  E_reg[70]/C
                         clock pessimism              0.491     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.029     7.938    E_reg[70]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 1.568ns (17.760%)  route 7.261ns (82.240%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.566    -0.946    m3/clk_out
    SLICE_X28Y46         FDRE                                         r  m3/r_i2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  m3/r_i2_reg[6]/Q
                         net (fo=195, routed)         3.335     2.808    m3/r_i2[6]
    SLICE_X49Y107        LUT4 (Prop_lut4_I2_O)        0.327     3.135 r  m3/D_inferred_i_8047/O
                         net (fo=1, routed)           0.616     3.752    m3/D_inferred_i_8047_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.326     4.078 r  m3/D_inferred_i_5509/O
                         net (fo=1, routed)           0.577     4.655    m3/D_inferred_i_5509_n_0
    SLICE_X51Y111        LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  m3/D_inferred_i_3242/O
                         net (fo=1, routed)           0.846     5.624    m3/D_inferred_i_3242_n_0
    SLICE_X51Y111        LUT6 (Prop_lut6_I2_O)        0.124     5.748 r  m3/D_inferred_i_1813/O
                         net (fo=1, routed)           0.623     6.371    m3/D_inferred_i_1813_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  m3/D_inferred_i_697/O
                         net (fo=1, routed)           1.264     7.759    m2/r_i2_reg[8]_5
    SLICE_X56Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  m2/D_inferred_i_111/O
                         net (fo=1, routed)           0.000     7.883    D[110]
    SLICE_X56Y84         FDRE                                         r  E_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.437     7.532    clk_out
    SLICE_X56Y84         FDRE                                         r  E_reg[110]/C
                         clock pessimism              0.484     8.016    
                         clock uncertainty           -0.112     7.904    
    SLICE_X56Y84         FDRE (Setup_fdre_C_D)        0.081     7.985    E_reg[110]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 1.262ns (14.353%)  route 7.531ns (85.647%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.551    -0.961    m3/clk_out
    SLICE_X30Y59         FDRE                                         r  m3/r_i2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  m3/r_i2_reg[18]/Q
                         net (fo=167, routed)         3.775     3.332    m3/r_i2[18]
    SLICE_X15Y122        LUT4 (Prop_lut4_I2_O)        0.124     3.456 r  m3/D_inferred_i_7517/O
                         net (fo=1, routed)           0.151     3.607    m3/D_inferred_i_7517_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     3.731 r  m3/D_inferred_i_4993/O
                         net (fo=1, routed)           0.433     4.164    m3/D_inferred_i_4993_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.124     4.288 r  m3/D_inferred_i_2924/O
                         net (fo=1, routed)           1.158     5.446    m3/D_inferred_i_2924_n_0
    SLICE_X16Y115        LUT6 (Prop_lut6_I2_O)        0.124     5.570 r  m3/D_inferred_i_1583/O
                         net (fo=1, routed)           0.440     6.010    m3/D_inferred_i_1583_n_0
    SLICE_X25Y115        LUT6 (Prop_lut6_I3_O)        0.124     6.134 r  m3/D_inferred_i_560/O
                         net (fo=1, routed)           1.574     7.708    m3/D_inferred_i_560_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.832 r  m3/D_inferred_i_83/O
                         net (fo=1, routed)           0.000     7.832    D[82]
    SLICE_X44Y92         FDRE                                         r  E_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.437     7.532    clk_out
    SLICE_X44Y92         FDRE                                         r  E_reg[82]/C
                         clock pessimism              0.491     8.023    
                         clock uncertainty           -0.112     7.911    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.031     7.942    E_reg[82]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 1.554ns (17.690%)  route 7.230ns (82.310%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 7.529 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[5]/Q
                         net (fo=183, routed)         3.801     3.300    m3/r_i2[5]
    SLICE_X34Y111        LUT4 (Prop_lut4_I0_O)        0.150     3.450 r  m3/D_inferred_i_8509/O
                         net (fo=1, routed)           0.452     3.903    m3/D_inferred_i_8509_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I4_O)        0.328     4.231 r  m3/D_inferred_i_7670/O
                         net (fo=1, routed)           0.646     4.877    m3/D_inferred_i_7670_n_0
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.124     5.001 r  m3/D_inferred_i_5152/O
                         net (fo=1, routed)           0.553     5.553    m3/D_inferred_i_5152_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.677 r  m3/D_inferred_i_3024/O
                         net (fo=1, routed)           0.582     6.259    m2/r_i2_reg[21]_5
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     6.383 r  m2/D_inferred_i_1658/O
                         net (fo=1, routed)           1.045     7.428    m3/r_i2_reg[102]_1
    SLICE_X49Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.552 r  m3/D_inferred_i_601/O
                         net (fo=1, routed)           0.151     7.704    m2/r_i2_reg[120]_rep_1
    SLICE_X49Y83         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  m2/D_inferred_i_91/O
                         net (fo=1, routed)           0.000     7.828    D[90]
    SLICE_X49Y83         FDRE                                         r  E_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.434     7.529    clk_out
    SLICE_X49Y83         FDRE                                         r  E_reg[90]/C
                         clock pessimism              0.491     8.020    
                         clock uncertainty           -0.112     7.908    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.031     7.939    E_reg[90]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.324ns (15.082%)  route 7.454ns (84.918%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.562    -0.950    m3/clk_out
    SLICE_X35Y40         FDRE                                         r  m3/r_i1_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  m3/r_i1_reg[95]/Q
                         net (fo=128, routed)         2.803     2.309    m3/r_i1[95]
    SLICE_X61Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.433 r  m3/x[10]_i_430/O
                         net (fo=1, routed)           0.402     2.835    m3/x[10]_i_430_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  m3/x[10]_i_193/O
                         net (fo=1, routed)           1.062     4.022    m3/x[10]_i_193_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.146 r  m3/x[10]_i_96/O
                         net (fo=1, routed)           0.615     4.760    m3/x[10]_i_96_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.884 r  m3/x[10]_i_30/O
                         net (fo=1, routed)           0.652     5.536    m3/Z298_in[5]
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.660 r  m3/x[10]_i_7/O
                         net (fo=1, routed)           0.855     6.515    m3/x[10]_i_7_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.639 r  m3/x[10]_i_2/O
                         net (fo=1, routed)           1.066     7.705    m3/x[10]_i_2_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.829 r  m3/x[10]_i_1/O
                         net (fo=1, routed)           0.000     7.829    u/D[5]
    SLICE_X49Y23         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.532    u/clk_out
    SLICE_X49Y23         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.492     8.023    
                         clock uncertainty           -0.112     7.912    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.031     7.943    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 1.076ns (12.258%)  route 7.702ns (87.742%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.531 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X28Y58         FDRE                                         r  m3/r_i2_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[67]/Q
                         net (fo=171, routed)         4.733     4.230    m2/r_i2[67]
    SLICE_X6Y115         LUT5 (Prop_lut5_I1_O)        0.124     4.354 r  m2/D_inferred_i_4711/O
                         net (fo=1, routed)           0.452     4.806    m2/D_inferred_i_4711_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  m2/D_inferred_i_2742/O
                         net (fo=1, routed)           0.653     5.583    m3/r_i2_reg[60]_3
    SLICE_X11Y114        LUT6 (Prop_lut6_I2_O)        0.124     5.707 r  m3/D_inferred_i_1456/O
                         net (fo=1, routed)           0.820     6.526    m2/r_i2_reg[76]_2
    SLICE_X22Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.650 r  m2/D_inferred_i_487/O
                         net (fo=1, routed)           1.044     7.695    m3/r_i2_reg[102]_rep_4
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.819 r  m3/D_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.819    D[67]
    SLICE_X36Y97         FDRE                                         r  E_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.531    clk_out
    SLICE_X36Y97         FDRE                                         r  E_reg[67]/C
                         clock pessimism              0.491     8.022    
                         clock uncertainty           -0.112     7.910    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.029     7.939    E_reg[67]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 1.200ns (13.354%)  route 7.786ns (86.646%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 7.694 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X32Y55         FDRE                                         r  m3/r_i2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[20]/Q
                         net (fo=170, routed)         4.996     4.493    m3/r_i2[20]
    SLICE_X57Y118        LUT4 (Prop_lut4_I0_O)        0.124     4.617 r  m3/D_inferred_i_8247/O
                         net (fo=1, routed)           0.151     4.769    m3/D_inferred_i_8247_n_0
    SLICE_X57Y118        LUT5 (Prop_lut5_I4_O)        0.124     4.893 r  m3/D_inferred_i_5671/O
                         net (fo=1, routed)           0.433     5.325    m3/D_inferred_i_5671_n_0
    SLICE_X57Y118        LUT6 (Prop_lut6_I0_O)        0.124     5.449 r  m3/D_inferred_i_3335/O
                         net (fo=1, routed)           0.655     6.105    m3/D_inferred_i_3335_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  m3/D_inferred_i_1891/O
                         net (fo=1, routed)           0.805     7.034    m3/D_inferred_i_1891_n_0
    SLICE_X54Y112        LUT6 (Prop_lut6_I3_O)        0.124     7.158 r  m3/D_inferred_i_749/O
                         net (fo=1, routed)           0.746     7.903    m2/r_i2_reg[18]_2
    SLICE_X54Y126        LUT6 (Prop_lut6_I3_O)        0.124     8.027 r  m2/D_inferred_i_121/O
                         net (fo=1, routed)           0.000     8.027    D[120]
    SLICE_X54Y126        FDRE                                         r  E_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.598     7.694    clk_out
    SLICE_X54Y126        FDRE                                         r  E_reg[120]/C
                         clock pessimism              0.491     8.184    
                         clock uncertainty           -0.112     8.072    
    SLICE_X54Y126        FDRE (Setup_fdre_C_D)        0.079     8.151    E_reg[120]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 1.200ns (13.685%)  route 7.568ns (86.315%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X31Y54         FDRE                                         r  m3/r_i2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[11]/Q
                         net (fo=160, routed)         3.492     2.989    m3/r_i2[11]
    SLICE_X20Y122        LUT4 (Prop_lut4_I0_O)        0.124     3.113 r  m3/D_inferred_i_7608/O
                         net (fo=1, routed)           0.591     3.704    m3/D_inferred_i_7608_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.124     3.828 r  m3/D_inferred_i_5096/O
                         net (fo=1, routed)           0.444     4.272    m3/D_inferred_i_5096_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.124     4.396 r  m3/D_inferred_i_2989/O
                         net (fo=1, routed)           0.951     5.347    m3/D_inferred_i_2989_n_0
    SLICE_X26Y121        LUT6 (Prop_lut6_I2_O)        0.124     5.471 r  m3/D_inferred_i_1634/O
                         net (fo=1, routed)           1.276     6.746    m3/D_inferred_i_1634_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  m3/D_inferred_i_588/O
                         net (fo=1, routed)           0.815     7.686    m3/D_inferred_i_588_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I2_O)        0.124     7.810 r  m3/D_inferred_i_88/O
                         net (fo=1, routed)           0.000     7.810    D[87]
    SLICE_X44Y94         FDRE                                         r  E_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.533    clk_out
    SLICE_X44Y94         FDRE                                         r  E_reg[87]/C
                         clock pessimism              0.491     8.024    
                         clock uncertainty           -0.112     7.912    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)        0.029     7.941    E_reg[87]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 1.462ns (16.598%)  route 7.346ns (83.402%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.534 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.565    -0.947    m3/clk_out
    SLICE_X35Y47         FDRE                                         r  m3/r_i2_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.528 r  m3/r_i2_reg[122]/Q
                         net (fo=128, routed)         2.989     2.462    m3/r_i2[122]
    SLICE_X35Y16         LUT5 (Prop_lut5_I1_O)        0.299     2.761 r  m3/x[14]_i_555/O
                         net (fo=1, routed)           0.614     3.375    m3/x[14]_i_555_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I1_O)        0.124     3.499 r  m3/x[14]_i_336/O
                         net (fo=1, routed)           0.869     4.367    m3/x[14]_i_336_n_0
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.124     4.491 r  m3/x[14]_i_171/O
                         net (fo=1, routed)           0.571     5.062    m3/x[14]_i_171_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I3_O)        0.124     5.186 r  m3/x[14]_i_79/O
                         net (fo=1, routed)           1.172     6.358    m3/x[14]_i_79_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.482 r  m3/x[14]_i_21/O
                         net (fo=1, routed)           0.825     7.307    m3/tag[30]
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.431 r  m3/x[14]_i_5/O
                         net (fo=1, routed)           0.307     7.738    m3/x[14]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  m3/x[14]_i_1/O
                         net (fo=1, routed)           0.000     7.862    u/D[1]
    SLICE_X56Y26         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.534    u/clk_out
    SLICE_X56Y26         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.492     8.025    
                         clock uncertainty           -0.112     7.914    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.081     7.995    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.552ns (17.705%)  route 7.214ns (82.295%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.536 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.551    -0.961    m3/clk_out
    SLICE_X35Y57         FDRE                                         r  m3/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  m3/r_i2_reg[95]/Q
                         net (fo=163, routed)         3.325     2.820    m3/r_i2[95]
    SLICE_X36Y116        LUT4 (Prop_lut4_I2_O)        0.150     2.970 r  m3/D_inferred_i_8708/O
                         net (fo=1, routed)           0.562     3.532    m3/D_inferred_i_8708_n_0
    SLICE_X34Y116        LUT6 (Prop_lut6_I4_O)        0.326     3.858 r  m3/D_inferred_i_8298/O
                         net (fo=1, routed)           0.165     4.023    m3/D_inferred_i_8298_n_0
    SLICE_X34Y116        LUT6 (Prop_lut6_I5_O)        0.124     4.147 r  m3/D_inferred_i_5725/O
                         net (fo=1, routed)           0.806     4.953    m3/D_inferred_i_5725_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I1_O)        0.124     5.077 r  m3/D_inferred_i_3367/O
                         net (fo=1, routed)           1.074     6.150    m3/D_inferred_i_3367_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.274 r  m3/D_inferred_i_1910/O
                         net (fo=1, routed)           0.856     7.130    m3/D_inferred_i_1910_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.254 r  m3/D_inferred_i_759/O
                         net (fo=1, routed)           0.427     7.681    m3/D_inferred_i_759_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.805 r  m3/D_inferred_i_124/O
                         net (fo=1, routed)           0.000     7.805    D[123]
    SLICE_X53Y91         FDRE                                         r  E_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.441     7.536    clk_out
    SLICE_X53Y91         FDRE                                         r  E_reg[123]/C
                         clock pessimism              0.491     8.027    
                         clock uncertainty           -0.112     7.915    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031     7.946    E_reg[123]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 1.324ns (15.127%)  route 7.428ns (84.873%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 7.536 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.554    -0.958    m3/clk_out
    SLICE_X41Y53         FDRE                                         r  m3/r_i1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  m3/r_i1_reg[14]/Q
                         net (fo=128, routed)         2.520     2.018    m3/r_i1[14]
    SLICE_X9Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.142 r  m3/x[6]_i_516/O
                         net (fo=1, routed)           0.785     2.926    m3/x[6]_i_516_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     3.050 r  m3/x[6]_i_299/O
                         net (fo=1, routed)           1.199     4.249    m3/x[6]_i_299_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  m3/x[6]_i_150/O
                         net (fo=1, routed)           1.224     5.597    m3/x[6]_i_150_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.721 r  m3/x[6]_i_61/O
                         net (fo=1, routed)           0.510     6.231    m3/x[6]_i_61_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.355 r  m3/x[6]_i_14/O
                         net (fo=1, routed)           0.284     6.639    m3/x[6]_i_14_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.763 r  m3/x[6]_i_3/O
                         net (fo=1, routed)           0.907     7.670    m3/x[6]_i_3_n_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.794 r  m3/x[6]_i_1/O
                         net (fo=1, routed)           0.000     7.794    u/D[9]
    SLICE_X48Y20         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.440     7.536    u/clk_out
    SLICE_X48Y20         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.484     8.019    
                         clock uncertainty           -0.112     7.908    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029     7.937    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 1.076ns (12.051%)  route 7.853ns (87.949%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 7.704 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[5]/Q
                         net (fo=183, routed)         4.942     4.441    m3/r_i2[5]
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.124     4.565 r  m3/D_inferred_i_4502/O
                         net (fo=1, routed)           0.491     5.056    m2/r_i2_reg[50]_5
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.124     5.180 r  m2/D_inferred_i_2606/O
                         net (fo=1, routed)           1.012     6.192    m3/r_i2_reg[62]_2
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     6.316 r  m3/D_inferred_i_1354/O
                         net (fo=1, routed)           0.900     7.215    m2/r_i2_reg[20]_1
    SLICE_X14Y109        LUT6 (Prop_lut6_I3_O)        0.124     7.339 r  m2/D_inferred_i_434/O
                         net (fo=1, routed)           0.508     7.848    m2/D_inferred_i_434_n_0
    SLICE_X18Y115        LUT5 (Prop_lut5_I1_O)        0.124     7.972 r  m2/D_inferred_i_57/O
                         net (fo=1, routed)           0.000     7.972    D[56]
    SLICE_X18Y115        FDRE                                         r  E_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.608     7.704    clk_out
    SLICE_X18Y115        FDRE                                         r  E_reg[56]/C
                         clock pessimism              0.491     8.194    
                         clock uncertainty           -0.112     8.082    
    SLICE_X18Y115        FDRE (Setup_fdre_C_D)        0.032     8.114    E_reg[56]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 1.324ns (15.116%)  route 7.435ns (84.884%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X31Y55         FDRE                                         r  m3/r_i2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[16]/Q
                         net (fo=168, routed)         4.513     4.010    m3/r_i2[16]
    SLICE_X53Y109        LUT4 (Prop_lut4_I0_O)        0.124     4.134 r  m3/D_inferred_i_8663/O
                         net (fo=1, routed)           0.151     4.285    m3/D_inferred_i_8663_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I4_O)        0.124     4.409 r  m3/D_inferred_i_8112/O
                         net (fo=1, routed)           0.354     4.763    m3/D_inferred_i_8112_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.124     4.887 r  m3/D_inferred_i_5545/O
                         net (fo=1, routed)           0.591     5.479    m3/D_inferred_i_5545_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I4_O)        0.124     5.603 r  m3/D_inferred_i_3262/O
                         net (fo=1, routed)           1.075     6.678    m3/D_inferred_i_3262_n_0
    SLICE_X52Y86         LUT5 (Prop_lut5_I1_O)        0.124     6.802 r  m3/D_inferred_i_1835/O
                         net (fo=1, routed)           0.599     7.401    m3/D_inferred_i_1835_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.525 r  m3/D_inferred_i_714/O
                         net (fo=1, routed)           0.151     7.676    m2/r_i2_reg[101]_rep_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.800 r  m2/D_inferred_i_114/O
                         net (fo=1, routed)           0.000     7.800    D[113]
    SLICE_X57Y86         FDRE                                         r  E_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.533    clk_out
    SLICE_X57Y86         FDRE                                         r  E_reg[113]/C
                         clock pessimism              0.491     8.024    
                         clock uncertainty           -0.112     7.912    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)        0.031     7.943    E_reg[113]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 1.200ns (13.716%)  route 7.549ns (86.284%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.554    -0.958    m3/clk_out
    SLICE_X33Y52         FDRE                                         r  m3/r_i1_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  m3/r_i1_reg[78]/Q
                         net (fo=128, routed)         3.556     3.054    m3/r_i1[78]
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.124     3.178 r  m3/x[11]_i_352/O
                         net (fo=1, routed)           1.003     4.181    m3/x[11]_i_352_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124     4.305 r  m3/x[11]_i_182/O
                         net (fo=1, routed)           0.993     5.298    m3/x[11]_i_182_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.124     5.422 r  m3/x[11]_i_78/O
                         net (fo=1, routed)           0.684     6.105    m3/x[11]_i_78_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.229 r  m3/x[11]_i_19/O
                         net (fo=1, routed)           0.439     6.669    m3/x[11]_i_19_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.793 r  m3/x[11]_i_4/O
                         net (fo=1, routed)           0.875     7.667    m3/x[11]_i_4_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.791 r  m3/x[11]_i_1/O
                         net (fo=1, routed)           0.000     7.791    u/D[4]
    SLICE_X48Y27         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.437     7.533    u/clk_out
    SLICE_X48Y27         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.484     8.016    
                         clock uncertainty           -0.112     7.905    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.031     7.936    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 1.324ns (15.133%)  route 7.425ns (84.867%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.530 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X31Y54         FDRE                                         r  m3/r_i2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[11]/Q
                         net (fo=160, routed)         3.872     3.369    m3/r_i2[11]
    SLICE_X31Y120        LUT4 (Prop_lut4_I0_O)        0.124     3.493 r  m3/D_inferred_i_8449/O
                         net (fo=1, routed)           0.151     3.645    m3/D_inferred_i_8449_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I4_O)        0.124     3.769 r  m3/D_inferred_i_7462/O
                         net (fo=1, routed)           0.464     4.233    m3/D_inferred_i_7462_n_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I5_O)        0.124     4.357 r  m3/D_inferred_i_4939/O
                         net (fo=1, routed)           1.019     5.376    m3/D_inferred_i_4939_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.500 r  m3/D_inferred_i_2894/O
                         net (fo=1, routed)           0.452     5.952    m2/r_i2_reg[15]_5
    SLICE_X30Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.076 r  m2/D_inferred_i_1560/O
                         net (fo=1, routed)           1.315     7.391    m2/D_inferred_i_1560_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.515 r  m2/D_inferred_i_545/O
                         net (fo=1, routed)           0.151     7.666    m2/D_inferred_i_545_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.790 r  m2/D_inferred_i_80/O
                         net (fo=1, routed)           0.000     7.790    D[79]
    SLICE_X43Y89         FDRE                                         r  E_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.435     7.530    clk_out
    SLICE_X43Y89         FDRE                                         r  E_reg[79]/C
                         clock pessimism              0.491     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.031     7.940    E_reg[79]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 1.324ns (15.111%)  route 7.438ns (84.889%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.535 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.542    -0.970    m3/clk_out
    SLICE_X32Y68         FDRE                                         r  m3/r_i2_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  m3/r_i2_reg[68]/Q
                         net (fo=161, routed)         3.764     3.250    m3/r_i2[68]
    SLICE_X55Y125        LUT4 (Prop_lut4_I2_O)        0.124     3.374 r  m3/D_inferred_i_8754/O
                         net (fo=1, routed)           0.407     3.781    m3/D_inferred_i_8754_n_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I5_O)        0.124     3.905 r  m3/D_inferred_i_8346/O
                         net (fo=1, routed)           0.441     4.346    m3/D_inferred_i_8346_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I5_O)        0.124     4.470 r  m3/D_inferred_i_5748/O
                         net (fo=1, routed)           1.303     5.773    m3/D_inferred_i_5748_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I4_O)        0.124     5.897 r  m3/D_inferred_i_3381/O
                         net (fo=1, routed)           0.325     6.222    m3/D_inferred_i_3381_n_0
    SLICE_X54Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.346 r  m3/D_inferred_i_1921/O
                         net (fo=1, routed)           1.046     7.393    m3/D_inferred_i_1921_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.517 r  m3/D_inferred_i_770/O
                         net (fo=1, routed)           0.151     7.668    m3/D_inferred_i_770_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  m3/D_inferred_i_126/O
                         net (fo=1, routed)           0.000     7.792    D[125]
    SLICE_X55Y89         FDRE                                         r  E_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.440     7.535    clk_out
    SLICE_X55Y89         FDRE                                         r  E_reg[125]/C
                         clock pessimism              0.491     8.026    
                         clock uncertainty           -0.112     7.914    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.031     7.945    E_reg[125]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.324ns (15.143%)  route 7.419ns (84.857%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[87]/Q
                         net (fo=171, routed)         4.071     3.570    m2/r_i2[87]
    SLICE_X20Y118        LUT5 (Prop_lut5_I0_O)        0.124     3.694 r  m2/D_inferred_i_8551/O
                         net (fo=1, routed)           0.162     3.856    m2/D_inferred_i_8551_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  m2/D_inferred_i_7857/O
                         net (fo=1, routed)           0.294     4.274    m3/r_i2_reg[11]_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I5_O)        0.124     4.398 r  m3/D_inferred_i_5335/O
                         net (fo=1, routed)           1.145     5.543    m3/D_inferred_i_5335_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.667 r  m3/D_inferred_i_3139/O
                         net (fo=1, routed)           1.116     6.784    m3/D_inferred_i_3139_n_0
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.908 r  m3/D_inferred_i_1736/O
                         net (fo=1, routed)           0.348     7.255    m2/r_i2_reg[102]_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.379 r  m2/D_inferred_i_648/O
                         net (fo=1, routed)           0.283     7.662    m2/D_inferred_i_648_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.786 r  m2/D_inferred_i_101/O
                         net (fo=1, routed)           0.000     7.786    D[100]
    SLICE_X47Y94         FDRE                                         r  E_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.533    clk_out
    SLICE_X47Y94         FDRE                                         r  E_reg[100]/C
                         clock pessimism              0.491     8.024    
                         clock uncertainty           -0.112     7.912    
    SLICE_X47Y94         FDRE (Setup_fdre_C_D)        0.031     7.943    E_reg[100]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.076ns (12.311%)  route 7.664ns (87.689%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.554    -0.958    m3/clk_out
    SLICE_X31Y50         FDRE                                         r  m3/r_i2_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  m3/r_i2_reg[82]/Q
                         net (fo=155, routed)         4.880     4.379    m3/r_i2[82]
    SLICE_X41Y125        LUT5 (Prop_lut5_I1_O)        0.124     4.503 r  m3/D_inferred_i_5601/O
                         net (fo=1, routed)           0.434     4.936    m3/D_inferred_i_5601_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124     5.060 r  m3/D_inferred_i_3294/O
                         net (fo=1, routed)           1.041     6.102    m3/D_inferred_i_3294_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.226 r  m3/D_inferred_i_1859/O
                         net (fo=1, routed)           1.157     7.383    m3/D_inferred_i_1859_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.507 r  m3/D_inferred_i_728/O
                         net (fo=1, routed)           0.151     7.658    m3/D_inferred_i_728_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  m3/D_inferred_i_117/O
                         net (fo=1, routed)           0.000     7.782    D[116]
    SLICE_X51Y93         FDRE                                         r  E_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.442     7.537    clk_out
    SLICE_X51Y93         FDRE                                         r  E_reg[116]/C
                         clock pessimism              0.491     8.028    
                         clock uncertainty           -0.112     7.916    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.031     7.947    E_reg[116]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 1.200ns (13.752%)  route 7.526ns (86.248%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 7.529 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[5]/Q
                         net (fo=183, routed)         4.110     3.609    m3/r_i2[5]
    SLICE_X29Y119        LUT4 (Prop_lut4_I0_O)        0.124     3.733 r  m3/D_inferred_i_7573/O
                         net (fo=1, routed)           0.406     4.139    m3/D_inferred_i_7573_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I4_O)        0.124     4.263 r  m3/D_inferred_i_5052/O
                         net (fo=1, routed)           0.416     4.679    m3/D_inferred_i_5052_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     4.803 r  m3/D_inferred_i_2962/O
                         net (fo=1, routed)           0.646     5.449    m3/D_inferred_i_2962_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I3_O)        0.124     5.573 r  m3/D_inferred_i_1612/O
                         net (fo=1, routed)           0.713     6.286    m3/D_inferred_i_1612_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I3_O)        0.124     6.410 r  m3/D_inferred_i_576/O
                         net (fo=1, routed)           1.235     7.645    m3/D_inferred_i_576_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  m3/D_inferred_i_86/O
                         net (fo=1, routed)           0.000     7.769    D[85]
    SLICE_X39Y91         FDRE                                         r  E_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.434     7.529    clk_out
    SLICE_X39Y91         FDRE                                         r  E_reg[85]/C
                         clock pessimism              0.491     8.020    
                         clock uncertainty           -0.112     7.908    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.029     7.937    E_reg[85]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.436ns (16.396%)  route 7.322ns (83.604%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.531 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.564    -0.948    m3/clk_out
    SLICE_X28Y40         FDRE                                         r  m3/r_i1_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  m3/r_i1_reg[71]/Q
                         net (fo=128, routed)         3.283     2.791    m3/r_i1[71]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.152     2.943 r  m3/x[12]_i_338/O
                         net (fo=1, routed)           0.801     3.744    m3/x[12]_i_338_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.332     4.076 r  m3/x[12]_i_175/O
                         net (fo=1, routed)           1.121     5.197    m3/x[12]_i_175_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.321 r  m3/x[12]_i_76/O
                         net (fo=1, routed)           0.475     5.796    m3/Z298_in[83]
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.920 r  m3/x[12]_i_20/O
                         net (fo=1, routed)           0.628     6.549    m3/x[12]_i_20_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.673 r  m3/x[12]_i_4/O
                         net (fo=1, routed)           1.014     7.687    m3/x[12]_i_4_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  m3/x[12]_i_1/O
                         net (fo=1, routed)           0.000     7.811    u/D[3]
    SLICE_X54Y24         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.435     7.531    u/clk_out
    SLICE_X54Y24         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.492     8.022    
                         clock uncertainty           -0.112     7.911    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.077     7.988    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          7.988    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 1.076ns (12.299%)  route 7.673ns (87.701%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.531 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.563    -0.949    m3/clk_out
    SLICE_X28Y38         FDRE                                         r  m3/r_i2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  m3/r_i2_reg[30]/Q
                         net (fo=174, routed)         4.274     3.781    m3/r_i2[30]
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.124     3.905 r  m3/D_inferred_i_4330/O
                         net (fo=1, routed)           0.649     4.554    m3/D_inferred_i_4330_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.678 r  m3/D_inferred_i_2487/O
                         net (fo=1, routed)           1.094     5.772    m3/D_inferred_i_2487_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     5.896 r  m3/D_inferred_i_1267/O
                         net (fo=1, routed)           0.687     6.583    m3/D_inferred_i_1267_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.707 r  m3/D_inferred_i_387/O
                         net (fo=1, routed)           0.969     7.677    m2/r_i2_reg[102]_rep_3
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.124     7.801 r  m2/D_inferred_i_48/O
                         net (fo=1, routed)           0.000     7.801    D[47]
    SLICE_X10Y85         FDRE                                         r  E_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.531    clk_out
    SLICE_X10Y85         FDRE                                         r  E_reg[47]/C
                         clock pessimism              0.484     8.015    
                         clock uncertainty           -0.112     7.903    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.079     7.982    E_reg[47]
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 1.200ns (13.758%)  route 7.522ns (86.242%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X28Y58         FDRE                                         r  m3/r_i2_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[67]/Q
                         net (fo=171, routed)         4.244     3.741    m3/r_i2[67]
    SLICE_X38Y121        LUT6 (Prop_lut6_I3_O)        0.124     3.865 r  m3/D_inferred_i_7991/O
                         net (fo=1, routed)           0.449     4.313    m3/D_inferred_i_7991_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I5_O)        0.124     4.437 r  m3/D_inferred_i_5450/O
                         net (fo=1, routed)           0.944     5.382    m3/D_inferred_i_5450_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.124     5.506 r  m3/D_inferred_i_3210/O
                         net (fo=1, routed)           0.812     6.318    m3/D_inferred_i_3210_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I1_O)        0.124     6.442 r  m3/D_inferred_i_1791/O
                         net (fo=1, routed)           0.920     7.361    m3/D_inferred_i_1791_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.485 r  m3/D_inferred_i_681/O
                         net (fo=1, routed)           0.154     7.639    m2/r_i2_reg[101]_rep_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  m2/D_inferred_i_108/O
                         net (fo=1, routed)           0.000     7.763    D[107]
    SLICE_X51Y95         FDRE                                         r  E_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.442     7.537    clk_out
    SLICE_X51Y95         FDRE                                         r  E_reg[107]/C
                         clock pessimism              0.491     8.028    
                         clock uncertainty           -0.112     7.916    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.029     7.945    E_reg[107]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 1.324ns (15.185%)  route 7.395ns (84.815%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.534 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X28Y58         FDRE                                         r  m3/r_i2_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[67]/Q
                         net (fo=171, routed)         3.590     3.087    m3/r_i2[67]
    SLICE_X41Y115        LUT4 (Prop_lut4_I0_O)        0.124     3.211 r  m3/D_inferred_i_8764/O
                         net (fo=1, routed)           0.263     3.474    m3/D_inferred_i_8764_n_0
    SLICE_X41Y115        LUT5 (Prop_lut5_I4_O)        0.124     3.598 r  m3/D_inferred_i_8359/O
                         net (fo=1, routed)           0.557     4.155    m3/D_inferred_i_8359_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I0_O)        0.124     4.279 r  m3/D_inferred_i_5756/O
                         net (fo=1, routed)           1.223     5.502    m3/D_inferred_i_5756_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I2_O)        0.124     5.626 r  m3/D_inferred_i_3388/O
                         net (fo=1, routed)           0.286     5.913    m3/D_inferred_i_3388_n_0
    SLICE_X52Y111        LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  m3/D_inferred_i_1926/O
                         net (fo=1, routed)           1.132     7.169    m3/D_inferred_i_1926_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.293 r  m3/D_inferred_i_772/O
                         net (fo=1, routed)           0.343     7.636    m3/D_inferred_i_772_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  m3/D_inferred_i_127/O
                         net (fo=1, routed)           0.000     7.760    D[126]
    SLICE_X55Y88         FDRE                                         r  E_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.439     7.534    clk_out
    SLICE_X55Y88         FDRE                                         r  E_reg[126]/C
                         clock pessimism              0.491     8.025    
                         clock uncertainty           -0.112     7.913    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.032     7.945    E_reg[126]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 1.200ns (13.801%)  route 7.495ns (86.199%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.566    -0.946    m3/clk_out
    SLICE_X28Y43         FDRE                                         r  m3/r_i1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  m3/r_i1_reg[41]/Q
                         net (fo=128, routed)         4.776     4.286    m3/r_i1[41]
    SLICE_X62Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.410 r  m3/x[13]_i_406/O
                         net (fo=1, routed)           0.646     5.057    m3/x[13]_i_406_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I1_O)        0.124     5.181 r  m3/x[13]_i_185/O
                         net (fo=1, routed)           0.701     5.882    m3/x[13]_i_185_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.006 r  m3/x[13]_i_87/O
                         net (fo=1, routed)           0.149     6.155    m3/Z298_in[114]
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.279 r  m3/x[13]_i_23/O
                         net (fo=1, routed)           0.641     6.920    m3/x[13]_i_23_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.044 r  m3/x[13]_i_5/O
                         net (fo=1, routed)           0.582     7.626    m3/x[13]_i_5_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.750 r  m3/x[13]_i_1/O
                         net (fo=1, routed)           0.000     7.750    u/D[2]
    SLICE_X57Y24         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.532    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.492     8.023    
                         clock uncertainty           -0.112     7.912    
    SLICE_X57Y24         FDRE (Setup_fdre_C_D)        0.029     7.941    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.200ns (13.517%)  route 7.678ns (86.483%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 7.704 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.551    -0.961    m3/clk_out
    SLICE_X35Y57         FDRE                                         r  m3/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  m3/r_i2_reg[95]/Q
                         net (fo=163, routed)         3.969     3.464    m2/r_i2[95]
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124     3.588 r  m2/D_inferred_i_7708/O
                         net (fo=1, routed)           0.633     4.221    m2/D_inferred_i_7708_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I5_O)        0.124     4.345 r  m2/D_inferred_i_5193/O
                         net (fo=1, routed)           0.416     4.761    m3/r_i2_reg[94]_6
    SLICE_X15Y111        LUT6 (Prop_lut6_I5_O)        0.124     4.885 r  m3/D_inferred_i_3052/O
                         net (fo=1, routed)           0.723     5.608    m3/D_inferred_i_3052_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124     5.732 r  m3/D_inferred_i_1675/O
                         net (fo=1, routed)           1.108     6.840    m3/D_inferred_i_1675_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  m3/D_inferred_i_610/O
                         net (fo=1, routed)           0.829     7.793    m2/r_i2_reg[102]_rep_13
    SLICE_X36Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.917 r  m2/D_inferred_i_93/O
                         net (fo=1, routed)           0.000     7.917    D[92]
    SLICE_X36Y103        FDRE                                         r  E_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.608     7.704    clk_out
    SLICE_X36Y103        FDRE                                         r  E_reg[92]/C
                         clock pessimism              0.491     8.194    
                         clock uncertainty           -0.112     8.082    
    SLICE_X36Y103        FDRE (Setup_fdre_C_D)        0.029     8.111    E_reg[92]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 1.200ns (13.549%)  route 7.657ns (86.451%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 7.708 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.563    -0.949    m3/clk_out
    SLICE_X28Y38         FDRE                                         r  m3/r_i2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  m3/r_i2_reg[30]/Q
                         net (fo=174, routed)         4.616     4.124    m3/r_i2[30]
    SLICE_X44Y125        LUT4 (Prop_lut4_I0_O)        0.124     4.248 r  m3/D_inferred_i_8013/O
                         net (fo=1, routed)           0.280     4.527    m3/D_inferred_i_8013_n_0
    SLICE_X44Y125        LUT5 (Prop_lut5_I4_O)        0.124     4.651 r  m3/D_inferred_i_5465/O
                         net (fo=1, routed)           0.436     5.087    m3/D_inferred_i_5465_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124     5.211 r  m3/D_inferred_i_3219/O
                         net (fo=1, routed)           0.945     6.155    m3/D_inferred_i_3219_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.124     6.279 r  m3/D_inferred_i_1796/O
                         net (fo=1, routed)           0.978     7.258    m3/D_inferred_i_1796_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I1_O)        0.124     7.382 r  m3/D_inferred_i_686/O
                         net (fo=1, routed)           0.402     7.784    m2/r_i2_reg[102]_rep_19
    SLICE_X53Y104        LUT5 (Prop_lut5_I1_O)        0.124     7.908 r  m2/D_inferred_i_109/O
                         net (fo=1, routed)           0.000     7.908    D[108]
    SLICE_X53Y104        FDRE                                         r  E_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.612     7.708    clk_out
    SLICE_X53Y104        FDRE                                         r  E_reg[108]/C
                         clock pessimism              0.484     8.191    
                         clock uncertainty           -0.112     8.079    
    SLICE_X53Y104        FDRE (Setup_fdre_C_D)        0.032     8.111    E_reg[108]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 1.200ns (13.723%)  route 7.544ns (86.277%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 7.533 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X32Y55         FDRE                                         r  m3/r_i2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[20]/Q
                         net (fo=170, routed)         3.896     3.393    m3/r_i2[20]
    SLICE_X16Y122        LUT4 (Prop_lut4_I0_O)        0.124     3.517 r  m3/D_inferred_i_7549/O
                         net (fo=1, routed)           0.490     4.007    m3/D_inferred_i_7549_n_0
    SLICE_X16Y122        LUT5 (Prop_lut5_I4_O)        0.124     4.131 r  m3/D_inferred_i_5029/O
                         net (fo=1, routed)           0.310     4.441    m3/D_inferred_i_5029_n_0
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.124     4.565 r  m3/D_inferred_i_2949/O
                         net (fo=1, routed)           0.994     5.558    m3/D_inferred_i_2949_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.682 r  m3/D_inferred_i_1603/O
                         net (fo=1, routed)           0.444     6.126    m2/r_i2_reg[3]_3
    SLICE_X26Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.250 r  m2/D_inferred_i_571/O
                         net (fo=1, routed)           1.411     7.662    m2/D_inferred_i_571_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.786 r  m2/D_inferred_i_85/O
                         net (fo=1, routed)           0.000     7.786    D[84]
    SLICE_X42Y97         FDRE                                         r  E_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.438     7.533    clk_out
    SLICE_X42Y97         FDRE                                         r  E_reg[84]/C
                         clock pessimism              0.491     8.024    
                         clock uncertainty           -0.112     7.912    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.077     7.989    E_reg[84]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.554ns (17.781%)  route 7.186ns (82.219%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 7.530 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.552    -0.960    m3/clk_out
    SLICE_X35Y53         FDRE                                         r  m3/r_i2_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  m3/r_i2_reg[51]/Q
                         net (fo=195, routed)         3.793     3.289    m3/r_i2[51]
    SLICE_X31Y106        LUT4 (Prop_lut4_I2_O)        0.152     3.441 r  m3/D_inferred_i_8621/O
                         net (fo=1, routed)           0.299     3.740    m3/D_inferred_i_8621_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I4_O)        0.326     4.066 r  m3/D_inferred_i_8069/O
                         net (fo=1, routed)           0.424     4.490    m3/D_inferred_i_8069_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.124     4.614 r  m3/D_inferred_i_5523/O
                         net (fo=1, routed)           0.552     5.166    m3/D_inferred_i_5523_n_0
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.124     5.290 r  m3/D_inferred_i_3250/O
                         net (fo=1, routed)           0.402     5.693    m3/D_inferred_i_3250_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I3_O)        0.124     5.817 r  m3/D_inferred_i_1823/O
                         net (fo=1, routed)           1.361     7.177    m3/D_inferred_i_1823_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.301 r  m3/D_inferred_i_703/O
                         net (fo=1, routed)           0.354     7.656    m2/r_i2_reg[112]_rep_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.780 r  m2/D_inferred_i_112/O
                         net (fo=1, routed)           0.000     7.780    D[111]
    SLICE_X50Y83         FDRE                                         r  E_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.435     7.530    clk_out
    SLICE_X50Y83         FDRE                                         r  E_reg[111]/C
                         clock pessimism              0.491     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.077     7.986    E_reg[111]
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 1.324ns (15.162%)  route 7.409ns (84.838%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.531 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.550    -0.962    m3/clk_out
    SLICE_X31Y61         FDRE                                         r  m3/r_i1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  m3/r_i1_reg[28]/Q
                         net (fo=128, routed)         1.979     1.473    m3/r_i1[28]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     1.597 r  m3/x[0]_i_527/O
                         net (fo=1, routed)           0.802     2.399    m3/x[0]_i_527_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.523 r  m3/x[0]_i_315/O
                         net (fo=1, routed)           0.976     3.499    m3/x[0]_i_315_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.623 r  m3/x[0]_i_171/O
                         net (fo=1, routed)           1.712     5.335    m3/x[0]_i_171_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.459 r  m3/x[0]_i_73/O
                         net (fo=1, routed)           0.572     6.031    m3/Z298_in[79]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.155 r  m3/x[0]_i_17/O
                         net (fo=1, routed)           0.727     6.882    m3/x[0]_i_17_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  m3/x[0]_i_4/O
                         net (fo=1, routed)           0.641     7.647    m3/x[0]_i_4_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  m3/x[0]_i_1/O
                         net (fo=1, routed)           0.000     7.771    u/D[15]
    SLICE_X54Y25         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.435     7.531    u/clk_out
    SLICE_X54Y25         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.484     8.014    
                         clock uncertainty           -0.112     7.903    
    SLICE_X54Y25         FDRE (Setup_fdre_C_D)        0.077     7.980    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 1.200ns (13.743%)  route 7.532ns (86.257%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 7.529 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[14]/Q
                         net (fo=179, routed)         3.596     3.095    m3/r_i2[14]
    SLICE_X23Y123        LUT4 (Prop_lut4_I0_O)        0.124     3.219 r  m3/D_inferred_i_7536/O
                         net (fo=1, routed)           0.488     3.707    m3/D_inferred_i_7536_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  m3/D_inferred_i_5014/O
                         net (fo=1, routed)           0.444     4.275    m3/D_inferred_i_5014_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I5_O)        0.124     4.399 r  m3/D_inferred_i_2936/O
                         net (fo=1, routed)           1.144     5.543    m3/D_inferred_i_2936_n_0
    SLICE_X24Y116        LUT6 (Prop_lut6_I2_O)        0.124     5.667 r  m3/D_inferred_i_1592/O
                         net (fo=1, routed)           0.476     6.143    m3/D_inferred_i_1592_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I3_O)        0.124     6.267 r  m3/D_inferred_i_567/O
                         net (fo=1, routed)           1.384     7.651    m3/D_inferred_i_567_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.775 r  m3/D_inferred_i_84/O
                         net (fo=1, routed)           0.000     7.775    D[83]
    SLICE_X38Y91         FDRE                                         r  E_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.434     7.529    clk_out
    SLICE_X38Y91         FDRE                                         r  E_reg[83]/C
                         clock pessimism              0.491     8.020    
                         clock uncertainty           -0.112     7.908    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.077     7.985    E_reg[83]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.200ns (13.750%)  route 7.528ns (86.250%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.525 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.555    -0.957    m3/clk_out
    SLICE_X28Y51         FDRE                                         r  m3/r_i2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  m3/r_i2_reg[14]/Q
                         net (fo=179, routed)         4.393     3.893    m2/r_i2[14]
    SLICE_X59Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.017 r  m2/D_inferred_i_5897/O
                         net (fo=1, routed)           0.401     4.418    m2/D_inferred_i_5897_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124     4.542 r  m2/D_inferred_i_3499/O
                         net (fo=1, routed)           0.505     5.047    m2/D_inferred_i_3499_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.171 r  m2/D_inferred_i_1978/O
                         net (fo=1, routed)           1.329     6.500    m2/D_inferred_i_1978_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.624 r  m2/D_inferred_i_841/O
                         net (fo=1, routed)           0.447     7.071    m2/D_inferred_i_841_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.195 r  m2/D_inferred_i_156/O
                         net (fo=1, routed)           0.452     7.647    m2/D_inferred_i_156_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  m2/D_inferred_i_5/O
                         net (fo=1, routed)           0.000     7.771    D[4]
    SLICE_X52Y78         FDRE                                         r  E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.430     7.525    clk_out
    SLICE_X52Y78         FDRE                                         r  E_reg[4]/C
                         clock pessimism              0.491     8.016    
                         clock uncertainty           -0.112     7.904    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)        0.077     7.981    E_reg[4]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 1.200ns (13.533%)  route 7.667ns (86.467%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.699 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.542    -0.970    m3/clk_out
    SLICE_X40Y69         FDRE                                         r  m3/r_i2_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  m3/r_i2_reg[66]/Q
                         net (fo=156, routed)         4.225     3.711    m3/r_i2[66]
    SLICE_X2Y114         LUT4 (Prop_lut4_I2_O)        0.124     3.835 r  m3/D_inferred_i_7641/O
                         net (fo=1, routed)           0.165     4.000    m3/D_inferred_i_7641_n_0
    SLICE_X2Y114         LUT6 (Prop_lut6_I5_O)        0.124     4.124 r  m3/D_inferred_i_5130/O
                         net (fo=1, routed)           0.592     4.716    m3/D_inferred_i_5130_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.840 r  m3/D_inferred_i_3010/O
                         net (fo=1, routed)           0.940     5.780    m3/D_inferred_i_3010_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I0_O)        0.124     5.904 r  m3/D_inferred_i_1647/O
                         net (fo=1, routed)           1.137     7.041    m3/D_inferred_i_1647_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  m3/D_inferred_i_595/O
                         net (fo=1, routed)           0.608     7.773    m2/r_i2_reg[102]_rep_11
    SLICE_X32Y115        LUT4 (Prop_lut4_I0_O)        0.124     7.897 r  m2/D_inferred_i_90/O
                         net (fo=1, routed)           0.000     7.897    D[89]
    SLICE_X32Y115        FDRE                                         r  E_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.603     7.699    clk_out
    SLICE_X32Y115        FDRE                                         r  E_reg[89]/C
                         clock pessimism              0.491     8.189    
                         clock uncertainty           -0.112     8.077    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)        0.032     8.109    E_reg[89]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.262ns (14.375%)  route 7.517ns (85.625%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.604 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.535    -0.977    m3/clk_out
    SLICE_X30Y73         FDRE                                         r  m3/r_i2_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  m3/r_i2_reg[76]/Q
                         net (fo=148, routed)         3.809     3.351    m3/r_i2[76]
    SLICE_X54Y125        LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  m3/D_inferred_i_7793/O
                         net (fo=1, routed)           0.440     3.915    m3/D_inferred_i_7793_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I5_O)        0.124     4.039 r  m3/D_inferred_i_5294/O
                         net (fo=1, routed)           0.464     4.503    m3/D_inferred_i_5294_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I5_O)        0.124     4.627 r  m3/D_inferred_i_3115/O
                         net (fo=1, routed)           0.939     5.566    m3/D_inferred_i_3115_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I2_O)        0.124     5.690 r  m3/D_inferred_i_1718/O
                         net (fo=1, routed)           1.180     6.870    m3/D_inferred_i_1718_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.994 r  m3/D_inferred_i_635/O
                         net (fo=1, routed)           0.684     7.678    m3/D_inferred_i_635_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  m3/D_inferred_i_98/O
                         net (fo=1, routed)           0.000     7.802    D[97]
    SLICE_X59Y98         FDRE                                         r  E_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.509     7.604    clk_out
    SLICE_X59Y98         FDRE                                         r  E_reg[97]/C
                         clock pessimism              0.491     8.095    
                         clock uncertainty           -0.112     7.983    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)        0.032     8.015    E_reg[97]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 1.076ns (12.381%)  route 7.615ns (87.619%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.534 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.553    -0.959    m3/clk_out
    SLICE_X31Y56         FDRE                                         r  m3/r_i2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  m3/r_i2_reg[9]/Q
                         net (fo=175, routed)         4.350     3.847    m3/r_i2[9]
    SLICE_X43Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.971 r  m3/D_inferred_i_5232/O
                         net (fo=1, routed)           0.433     4.404    m3/D_inferred_i_5232_n_0
    SLICE_X43Y126        LUT6 (Prop_lut6_I5_O)        0.124     4.528 r  m3/D_inferred_i_3077/O
                         net (fo=1, routed)           0.895     5.424    m3/D_inferred_i_3077_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I3_O)        0.124     5.548 r  m3/D_inferred_i_1689/O
                         net (fo=1, routed)           0.984     6.532    m3/D_inferred_i_1689_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I3_O)        0.124     6.656 r  m3/D_inferred_i_620/O
                         net (fo=1, routed)           0.952     7.608    m2/r_i2_reg[102]_rep_14
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.732 r  m2/D_inferred_i_95/O
                         net (fo=1, routed)           0.000     7.732    D[94]
    SLICE_X47Y98         FDRE                                         r  E_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.439     7.534    clk_out
    SLICE_X47Y98         FDRE                                         r  E_reg[94]/C
                         clock pessimism              0.491     8.025    
                         clock uncertainty           -0.112     7.913    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.032     7.945    E_reg[94]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[79]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 1.324ns (15.255%)  route 7.355ns (84.745%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.532 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.561    -0.951    m3/clk_out
    SLICE_X28Y36         FDRE                                         r  m3/r_i2_reg[79]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  m3/r_i2_reg[79]_rep/Q
                         net (fo=76, routed)          1.104     0.609    m3/r_i2_reg[79]_rep_n_0
    SLICE_X31Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.733 r  m3/x[0]_i_147/O
                         net (fo=71, routed)          2.175     2.908    m3/x[0]_i_147_n_0
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.124     3.032 r  m3/x[1]_i_248/O
                         net (fo=1, routed)           0.591     3.623    m3/x[1]_i_248_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.747 r  m3/x[1]_i_133/O
                         net (fo=1, routed)           0.575     4.322    m3/x[1]_i_133_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.446 r  m3/x[1]_i_42/O
                         net (fo=1, routed)           1.256     5.701    m3/x[1]_i_42_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.825 r  m3/x[1]_i_11/O
                         net (fo=1, routed)           0.863     6.688    m3/tag[81]
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  m3/x[1]_i_3/O
                         net (fo=1, routed)           0.792     7.605    m3/x[1]_i_3_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.729 r  m3/x[1]_i_1/O
                         net (fo=1, routed)           0.000     7.729    u/D[14]
    SLICE_X49Y23         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.436     7.532    u/clk_out
    SLICE_X49Y23         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.492     8.023    
                         clock uncertainty           -0.112     7.912    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.032     7.944    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 1.076ns (12.298%)  route 7.673ns (87.702%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 7.527 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.552    -0.960    m3/clk_out
    SLICE_X35Y53         FDRE                                         r  m3/r_i2_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  m3/r_i2_reg[51]/Q
                         net (fo=195, routed)         4.965     4.461    m3/r_i2[51]
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.585 r  m3/D_inferred_i_4348/O
                         net (fo=1, routed)           0.465     5.050    m3/D_inferred_i_4348_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124     5.174 r  m3/D_inferred_i_2501/O
                         net (fo=1, routed)           0.575     5.749    m3/D_inferred_i_2501_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I5_O)        0.124     5.873 r  m3/D_inferred_i_1280/O
                         net (fo=1, routed)           1.056     6.928    m2/r_i2_reg[84]_7
    SLICE_X33Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.052 r  m2/D_inferred_i_394/O
                         net (fo=1, routed)           0.613     7.665    m2/D_inferred_i_394_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.789 r  m2/D_inferred_i_49/O
                         net (fo=1, routed)           0.000     7.789    D[48]
    SLICE_X33Y88         FDRE                                         r  E_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         1.432     7.527    clk_out
    SLICE_X33Y88         FDRE                                         r  E_reg[48]/C
                         clock pessimism              0.562     8.089    
                         clock uncertainty           -0.112     7.977    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.031     8.008    E_reg[48]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 E_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.482%)  route 0.424ns (69.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X36Y77         FDRE                                         r  E_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  E_reg[28]/Q
                         net (fo=1, routed)           0.424    -0.065    m3/E_reg[0]_0[99]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.020 r  m3/r_i1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.020    m3/r_i10[99]
    SLICE_X31Y61         FDRE                                         r  m3/r_i1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.827    -0.862    m3/clk_out
    SLICE_X31Y61         FDRE                                         r  m3/r_i1_reg[28]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.092    -0.266    m3/r_i1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.555    -0.626    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  u/clkdiv_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.384    u/clkdiv_reg_n_0_[4]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.098    -0.286 r  u/clkdiv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u/p_0_in[5]
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.821    -0.869    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.092    -0.534    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.592    -0.589    u/clk_out
    SLICE_X63Y12         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  u/clkdiv_reg[0]/Q
                         net (fo=71, routed)          0.170    -0.278    u/Q[0]
    SLICE_X63Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  u/clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    u/p_0_in[0]
    SLICE_X63Y12         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.862    -0.828    u/clk_out
    SLICE_X63Y12         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.091    -0.498    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 E_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.118%)  route 0.453ns (70.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X39Y72         FDRE                                         r  E_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  E_reg[18]/Q
                         net (fo=1, routed)           0.453    -0.037    m3/E_reg[0]_0[109]
    SLICE_X32Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  m3/r_i1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.008    m3/r_i10[109]
    SLICE_X32Y50         FDRE                                         r  m3/r_i1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.830    -0.859    m3/clk_out
    SLICE_X32Y50         FDRE                                         r  m3/r_i1_reg[18]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091    -0.264    m3/r_i1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 E_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.988%)  route 0.479ns (72.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.548    -0.633    clk_out
    SLICE_X41Y75         FDRE                                         r  E_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  E_reg[23]/Q
                         net (fo=1, routed)           0.479    -0.014    m3/E_reg[0]_0[104]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.031 r  m3/r_i1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.031    m3/r_i10[104]
    SLICE_X35Y46         FDRE                                         r  m3/r_i1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.831    -0.859    m3/clk_out
    SLICE_X35Y46         FDRE                                         r  m3/r_i1_reg[23]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    -0.259    m3/r_i1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.555    -0.626    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u/clkdiv_reg[3]/Q
                         net (fo=4, routed)           0.230    -0.255    u/clkdiv_reg_n_0_[3]
    SLICE_X57Y24         LUT5 (Prop_lut5_I3_O)        0.043    -0.212 r  u/clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    u/p_0_in[4]
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.821    -0.869    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.107    -0.519    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.555    -0.626    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u/clkdiv_reg[3]/Q
                         net (fo=4, routed)           0.230    -0.255    u/clkdiv_reg_n_0_[3]
    SLICE_X57Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  u/clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    u/p_0_in[3]
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.821    -0.869    u/clk_out
    SLICE_X57Y24         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.092    -0.534    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 E_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.209ns (29.273%)  route 0.505ns (70.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X42Y76         FDRE                                         r  E_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  E_reg[19]/Q
                         net (fo=1, routed)           0.505     0.037    m3/E_reg[0]_0[108]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.082 r  m3/r_i1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.082    m3/r_i10[108]
    SLICE_X31Y47         FDRE                                         r  m3/r_i1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X31Y47         FDRE                                         r  m3/r_i1_reg[19]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 E_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.477%)  route 0.516ns (73.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.560    -0.621    clk_out
    SLICE_X39Y90         FDRE                                         r  E_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  E_reg[77]/Q
                         net (fo=1, routed)           0.516     0.036    m3/E_reg[0]_0[50]
    SLICE_X32Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.081 r  m3/r_i1[77]_i_1/O
                         net (fo=1, routed)           0.000     0.081    m3/r_i10[50]
    SLICE_X32Y51         FDRE                                         r  m3/r_i1_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.830    -0.859    m3/clk_out
    SLICE_X32Y51         FDRE                                         r  m3/r_i1_reg[77]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.091    -0.264    m3/r_i1_reg[77]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 E_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.458%)  route 0.574ns (75.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X33Y73         FDRE                                         r  E_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  E_reg[15]/Q
                         net (fo=1, routed)           0.574     0.083    m3/E_reg[0]_0[112]
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.128 r  m3/r_i1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.128    m3/r_i10[112]
    SLICE_X32Y47         FDRE                                         r  m3/r_i1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X32Y47         FDRE                                         r  m3/r_i1_reg[15]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 E_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.471%)  route 0.552ns (72.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.557    -0.624    clk_out
    SLICE_X30Y84         FDRE                                         r  E_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  E_reg[44]/Q
                         net (fo=1, routed)           0.552     0.092    m3/E_reg[0]_0[83]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.137 r  m3/r_i1[44]_i_1/O
                         net (fo=1, routed)           0.000     0.137    m3/r_i10[83]
    SLICE_X28Y45         FDRE                                         r  m3/r_i1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X28Y45         FDRE                                         r  m3/r_i1_reg[44]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[44]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 E_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (25.994%)  route 0.595ns (74.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.547    -0.634    clk_out
    SLICE_X34Y75         FDRE                                         r  E_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  E_reg[32]/Q
                         net (fo=1, routed)           0.595     0.125    m3/E_reg[0]_0[95]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.170 r  m3/r_i1[32]_i_1/O
                         net (fo=1, routed)           0.000     0.170    m3/r_i10[95]
    SLICE_X30Y46         FDRE                                         r  m3/r_i1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X30Y46         FDRE                                         r  m3/r_i1_reg[32]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.120    -0.229    m3/r_i1_reg[32]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.805%)  route 0.359ns (63.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.554    -0.627    u/clk_out
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  u/clkdiv_reg[1]/Q
                         net (fo=22, routed)          0.359    -0.105    m3/Q[1]
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.060 r  m3/x[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    u/D[1]
    SLICE_X56Y26         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.822    -0.868    u/clk_out
    SLICE_X56Y26         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.274    -0.593    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.121    -0.472    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 E_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.721%)  route 0.573ns (73.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.559    -0.622    clk_out
    SLICE_X30Y88         FDRE                                         r  E_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  E_reg[49]/Q
                         net (fo=1, routed)           0.573     0.115    m3/E_reg[0]_0[78]
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.160 r  m3/r_i1[49]_i_1/O
                         net (fo=1, routed)           0.000     0.160    m3/r_i10[78]
    SLICE_X28Y48         FDRE                                         r  m3/r_i1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.834    -0.856    m3/clk_out
    SLICE_X28Y48         FDRE                                         r  m3/r_i1_reg[49]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.091    -0.256    m3/r_i1_reg[49]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.245ns (43.539%)  route 0.318ns (56.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.554    -0.627    u/clk_out
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  u/clkdiv_reg[2]/Q
                         net (fo=21, routed)          0.318    -0.162    u/Q[2]
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.097    -0.065 r  u/clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    u/p_0_in[2]
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.822    -0.868    u/clk_out
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.131    -0.496    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.245ns (43.325%)  route 0.320ns (56.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.581    -0.600    u/clk_out
    SLICE_X60Y24         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  u/clkdiv_reg[7]/Q
                         net (fo=9, routed)           0.320    -0.132    u/s[1]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.097    -0.035 r  u/clkdiv[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    u/p_0_in[7]
    SLICE_X60Y24         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.848    -0.842    u/clk_out
    SLICE_X60Y24         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.469    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.246ns (42.772%)  route 0.329ns (57.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.554    -0.627    u/clk_out
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  u/clkdiv_reg[2]/Q
                         net (fo=21, routed)          0.329    -0.150    m3/Q[2]
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.098    -0.052 r  m3/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    u/D[15]
    SLICE_X54Y25         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.821    -0.869    u/clk_out
    SLICE_X54Y25         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.120    -0.495    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 E_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.917%)  route 0.663ns (78.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.552    -0.629    clk_out
    SLICE_X40Y79         FDRE                                         r  E_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  E_reg[33]/Q
                         net (fo=1, routed)           0.663     0.174    m3/E_reg[0]_0[94]
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.219 r  m3/r_i1[33]_i_1/O
                         net (fo=1, routed)           0.000     0.219    m3/r_i10[94]
    SLICE_X30Y53         FDRE                                         r  m3/r_i1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.829    -0.860    m3/clk_out
    SLICE_X30Y53         FDRE                                         r  m3/r_i1_reg[33]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120    -0.236    m3/r_i1_reg[33]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 E_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.329%)  route 0.647ns (77.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X43Y76         FDRE                                         r  E_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  E_reg[7]/Q
                         net (fo=1, routed)           0.647     0.156    m3/E_reg[0]_0[120]
    SLICE_X13Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.201 r  m3/r_i1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.201    m3/r_i10[120]
    SLICE_X13Y56         FDRE                                         r  m3/r_i1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.856    m3/clk_out
    SLICE_X13Y56         FDRE                                         r  m3/r_i1_reg[7]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X13Y56         FDRE (Hold_fdre_C_D)         0.092    -0.260    m3/r_i1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.231ns (28.175%)  route 0.589ns (71.825%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    m2/clk_out
    SLICE_X28Y77         FDRE                                         r  m2/r_i2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  m2/r_i2_reg[30]/Q
                         net (fo=119, routed)         0.443    -0.046    m2/Q[96]
    SLICE_X36Y75         LUT5 (Prop_lut5_I0_O)        0.045    -0.001 r  m2/D_inferred_i_260/O
                         net (fo=1, routed)           0.146     0.145    m2/D_inferred_i_260_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.190 r  m2/D_inferred_i_23/O
                         net (fo=1, routed)           0.000     0.190    D[22]
    SLICE_X36Y75         FDRE                                         r  E_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.813    -0.876    clk_out
    SLICE_X36Y75         FDRE                                         r  E_reg[22]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.091    -0.281    E_reg[22]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 E_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.902%)  route 0.630ns (75.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.561    -0.620    clk_out
    SLICE_X30Y95         FDRE                                         r  E_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  E_reg[54]/Q
                         net (fo=1, routed)           0.630     0.174    m3/E_reg[0]_0[73]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.219 r  m3/r_i1[54]_i_1/O
                         net (fo=1, routed)           0.000     0.219    m3/r_i10[73]
    SLICE_X29Y48         FDRE                                         r  m3/r_i1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.834    -0.856    m3/clk_out
    SLICE_X29Y48         FDRE                                         r  m3/r_i1_reg[54]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.091    -0.256    m3/r_i1_reg[54]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 E_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.642%)  route 0.673ns (78.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X36Y73         FDRE                                         r  E_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  E_reg[20]/Q
                         net (fo=1, routed)           0.673     0.182    m3/E_reg[0]_0[107]
    SLICE_X29Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.227 r  m3/r_i1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.227    m3/r_i10[107]
    SLICE_X29Y50         FDRE                                         r  m3/r_i1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X29Y50         FDRE                                         r  m3/r_i1_reg[20]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.262    m3/r_i1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.556%)  route 0.677ns (78.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X43Y72         FDRE                                         r  E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  E_reg[13]/Q
                         net (fo=1, routed)           0.677     0.188    m3/E_reg[0]_0[114]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.233 r  m3/r_i1[13]_i_1/O
                         net (fo=1, routed)           0.000     0.233    m3/r_i10[114]
    SLICE_X37Y45         FDRE                                         r  m3/r_i1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X37Y45         FDRE                                         r  m3/r_i1_reg[13]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.258    m3/r_i1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 E_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.701%)  route 0.671ns (78.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.560    -0.621    clk_out
    SLICE_X44Y89         FDRE                                         r  E_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  E_reg[81]/Q
                         net (fo=1, routed)           0.671     0.191    m3/E_reg[0]_0[46]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.236 r  m3/r_i1[81]_i_1/O
                         net (fo=1, routed)           0.000     0.236    m3/r_i10[46]
    SLICE_X31Y42         FDRE                                         r  m3/r_i1_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.831    -0.859    m3/clk_out
    SLICE_X31Y42         FDRE                                         r  m3/r_i1_reg[81]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.091    -0.259    m3/r_i1_reg[81]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 E_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.374%)  route 0.684ns (78.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.552    -0.629    clk_out
    SLICE_X51Y76         FDRE                                         r  E_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  E_reg[6]/Q
                         net (fo=1, routed)           0.684     0.196    m3/E_reg[0]_0[121]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.241 r  m3/r_i1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.241    m3/r_i10[121]
    SLICE_X35Y46         FDRE                                         r  m3/r_i1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.831    -0.859    m3/clk_out
    SLICE_X35Y46         FDRE                                         r  m3/r_i1_reg[6]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092    -0.258    m3/r_i1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 E_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.296%)  route 0.687ns (78.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.552    -0.629    clk_out
    SLICE_X44Y77         FDRE                                         r  E_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  E_reg[10]/Q
                         net (fo=1, routed)           0.687     0.199    m3/E_reg[0]_0[117]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.244 r  m3/r_i1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.244    m3/r_i10[117]
    SLICE_X33Y48         FDRE                                         r  m3/r_i1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X33Y48         FDRE                                         r  m3/r_i1_reg[10]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 E_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.134%)  route 0.694ns (76.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.562    -0.619    clk_out
    SLICE_X42Y97         FDRE                                         r  E_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  E_reg[84]/Q
                         net (fo=1, routed)           0.694     0.239    m3/E_reg[0]_0[43]
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  m3/r_i1[84]_i_1/O
                         net (fo=1, routed)           0.000     0.284    m3/r_i10[43]
    SLICE_X34Y47         FDRE                                         r  m3/r_i1_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X34Y47         FDRE                                         r  m3/r_i1_reg[84]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120    -0.229    m3/r_i1_reg[84]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 E_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.307%)  route 0.730ns (79.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.550    -0.631    clk_out
    SLICE_X35Y77         FDRE                                         r  E_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  E_reg[29]/Q
                         net (fo=1, routed)           0.730     0.240    m3/E_reg[0]_0[98]
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.285 r  m3/r_i1[29]_i_1/O
                         net (fo=1, routed)           0.000     0.285    m3/r_i10[98]
    SLICE_X30Y44         FDRE                                         r  m3/r_i1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X30Y44         FDRE                                         r  m3/r_i1_reg[29]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.229    m3/r_i1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 E_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.209ns (23.697%)  route 0.673ns (76.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.560    -0.621    clk_out
    SLICE_X10Y85         FDRE                                         r  E_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  E_reg[47]/Q
                         net (fo=1, routed)           0.673     0.216    m3/E_reg[0]_0[80]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.261 r  m3/r_i1[47]_i_1/O
                         net (fo=1, routed)           0.000     0.261    m3/r_i10[80]
    SLICE_X28Y46         FDRE                                         r  m3/r_i1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X28Y46         FDRE                                         r  m3/r_i1_reg[47]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.092    -0.256    m3/r_i1_reg[47]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 E_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.562    -0.619    clk_out
    SLICE_X36Y97         FDRE                                         r  E_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  E_reg[67]/Q
                         net (fo=1, routed)           0.696     0.218    m3/E_reg[0]_0[60]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.263 r  m3/r_i1[67]_i_1/O
                         net (fo=1, routed)           0.000     0.263    m3/r_i10[60]
    SLICE_X29Y45         FDRE                                         r  m3/r_i1_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X29Y45         FDRE                                         r  m3/r_i1_reg[67]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.092    -0.256    m3/r_i1_reg[67]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 E_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.428%)  route 0.683ns (76.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X38Y78         FDRE                                         r  E_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  E_reg[35]/Q
                         net (fo=1, routed)           0.683     0.217    m3/E_reg[0]_0[92]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.262 r  m3/r_i1[35]_i_1/O
                         net (fo=1, routed)           0.000     0.262    m3/r_i10[92]
    SLICE_X31Y48         FDRE                                         r  m3/r_i1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X31Y48         FDRE                                         r  m3/r_i1_reg[35]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[35]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 E_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.832%)  route 0.459ns (71.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.548    -0.633    clk_out
    SLICE_X43Y74         FDRE                                         r  E_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  E_reg[14]/Q
                         net (fo=1, routed)           0.459    -0.033    m3/E_reg[0]_0[113]
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.012 r  m3/r_i1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.012    m3/r_i10[113]
    SLICE_X41Y53         FDRE                                         r  m3/r_i1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.831    -0.859    m3/clk_out
    SLICE_X41Y53         FDRE                                         r  m3/r_i1_reg[14]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092    -0.512    m3/r_i1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.246ns (37.479%)  route 0.410ns (62.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.554    -0.627    u/clk_out
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  u/clkdiv_reg[2]/Q
                         net (fo=21, routed)          0.410    -0.069    m3/Q[2]
    SLICE_X51Y27         LUT6 (Prop_lut6_I2_O)        0.098     0.029 r  m3/x[3]_i_1/O
                         net (fo=1, routed)           0.000     0.029    u/D[12]
    SLICE_X51Y27         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.824    -0.866    u/clk_out
    SLICE_X51Y27         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.274    -0.591    
    SLICE_X51Y27         FDRE (Hold_fdre_C_D)         0.092    -0.499    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.541%)  route 0.475ns (69.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.554    -0.627    u/clk_out
    SLICE_X54Y26         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  u/clkdiv_reg[1]/Q
                         net (fo=22, routed)          0.475     0.012    m3/Q[1]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.057 r  m3/x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.057    u/D[13]
    SLICE_X52Y25         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.821    -0.869    u/clk_out
    SLICE_X52Y25         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.274    -0.594    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.121    -0.473    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.209ns (22.264%)  route 0.730ns (77.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.548    -0.633    clk_out
    SLICE_X38Y75         FDRE                                         r  E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  E_reg[26]/Q
                         net (fo=1, routed)           0.730     0.260    m3/E_reg[0]_0[101]
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.305 r  m3/r_i1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.305    m3/r_i10[101]
    SLICE_X34Y46         FDRE                                         r  m3/r_i1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.831    -0.859    m3/clk_out
    SLICE_X34Y46         FDRE                                         r  m3/r_i1_reg[26]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120    -0.230    m3/r_i1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 E_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.209ns (22.968%)  route 0.701ns (77.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.552    -0.629    clk_out
    SLICE_X46Y72         FDRE                                         r  E_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  E_reg[9]/Q
                         net (fo=1, routed)           0.701     0.236    m3/E_reg[0]_0[118]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.281 r  m3/r_i1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.281    m3/r_i10[118]
    SLICE_X36Y43         FDRE                                         r  m3/r_i1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X36Y43         FDRE                                         r  m3/r_i1_reg[9]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.091    -0.258    m3/r_i1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 E_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.296%)  route 0.730ns (79.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X36Y73         FDRE                                         r  E_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  E_reg[12]/Q
                         net (fo=1, routed)           0.730     0.239    m3/E_reg[0]_0[115]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  m3/r_i1[12]_i_1/O
                         net (fo=1, routed)           0.000     0.284    m3/r_i10[115]
    SLICE_X33Y47         FDRE                                         r  m3/r_i1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X33Y47         FDRE                                         r  m3/r_i1_reg[12]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 E_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.209ns (21.931%)  route 0.744ns (78.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X34Y79         FDRE                                         r  E_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  E_reg[30]/Q
                         net (fo=1, routed)           0.744     0.278    m3/E_reg[0]_0[97]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.323 r  m3/r_i1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.323    m3/r_i10[97]
    SLICE_X30Y48         FDRE                                         r  m3/r_i1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X30Y48         FDRE                                         r  m3/r_i1_reg[30]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.120    -0.228    m3/r_i1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.276ns (30.311%)  route 0.635ns (69.689%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.562    -0.619    m2/clk_out
    SLICE_X29Y99         FDRE                                         r  m2/r_i2_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  m2/r_i2_reg[98]/Q
                         net (fo=51, routed)          0.199    -0.279    m2/Q[28]
    SLICE_X30Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.234 r  m2/D_inferred_i_626/O
                         net (fo=90, routed)          0.324     0.090    m2/E_reg[95]
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.135 r  m2/D_inferred_i_510/O
                         net (fo=1, routed)           0.111     0.246    m2/D_inferred_i_510_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.291 r  m2/D_inferred_i_72/O
                         net (fo=1, routed)           0.000     0.291    D[71]
    SLICE_X36Y98         FDRE                                         r  E_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.830    -0.859    clk_out
    SLICE_X36Y98         FDRE                                         r  E_reg[71]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.092    -0.263    E_reg[71]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 E_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.434%)  route 0.723ns (77.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X38Y76         FDRE                                         r  E_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  E_reg[24]/Q
                         net (fo=1, routed)           0.723     0.254    m3/E_reg[0]_0[103]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.299 r  m3/r_i1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.299    m3/r_i10[103]
    SLICE_X31Y45         FDRE                                         r  m3/r_i1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X31Y45         FDRE                                         r  m3/r_i1_reg[24]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.091    -0.258    m3/r_i1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.209ns (22.307%)  route 0.728ns (77.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.550    -0.631    clk_out
    SLICE_X46Y76         FDRE                                         r  E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  E_reg[11]/Q
                         net (fo=1, routed)           0.728     0.261    m3/E_reg[0]_0[116]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.306 r  m3/r_i1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.306    m3/r_i10[116]
    SLICE_X29Y43         FDRE                                         r  m3/r_i1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X29Y43         FDRE                                         r  m3/r_i1_reg[11]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.092    -0.256    m3/r_i1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 E_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.901%)  route 0.749ns (80.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.559    -0.622    clk_out
    SLICE_X37Y89         FDRE                                         r  E_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  E_reg[52]/Q
                         net (fo=1, routed)           0.749     0.267    m3/E_reg[0]_0[75]
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.312 r  m3/r_i1[52]_i_1/O
                         net (fo=1, routed)           0.000     0.312    m3/r_i10[75]
    SLICE_X29Y41         FDRE                                         r  m3/r_i1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X29Y41         FDRE                                         r  m3/r_i1_reg[52]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.091    -0.258    m3/r_i1_reg[52]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 E_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.299%)  route 0.778ns (80.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.560    -0.621    clk_out
    SLICE_X35Y96         FDRE                                         r  E_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  E_reg[76]/Q
                         net (fo=1, routed)           0.778     0.298    m3/E_reg[0]_0[51]
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.343 r  m3/r_i1[76]_i_1/O
                         net (fo=1, routed)           0.000     0.343    m3/r_i10[51]
    SLICE_X30Y49         FDRE                                         r  m3/r_i1_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X30Y49         FDRE                                         r  m3/r_i1_reg[76]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120    -0.228    m3/r_i1_reg[76]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 E_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.022%)  route 0.743ns (79.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.560    -0.621    clk_out
    SLICE_X37Y91         FDRE                                         r  E_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  E_reg[78]/Q
                         net (fo=1, routed)           0.743     0.263    m3/E_reg[0]_0[49]
    SLICE_X33Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.308 r  m3/r_i1[78]_i_1/O
                         net (fo=1, routed)           0.000     0.308    m3/r_i10[49]
    SLICE_X33Y52         FDRE                                         r  m3/r_i1_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.830    -0.859    m3/clk_out
    SLICE_X33Y52         FDRE                                         r  m3/r_i1_reg[78]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.092    -0.263    m3/r_i1_reg[78]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.380%)  route 0.769ns (78.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.549    -0.632    clk_out
    SLICE_X42Y73         FDRE                                         r  E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  E_reg[17]/Q
                         net (fo=1, routed)           0.769     0.300    m3/E_reg[0]_0[110]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.345 r  m3/r_i1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.345    m3/r_i10[110]
    SLICE_X30Y46         FDRE                                         r  m3/r_i1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X30Y46         FDRE                                         r  m3/r_i1_reg[17]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121    -0.228    m3/r_i1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.231ns (26.350%)  route 0.646ns (73.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.644    -0.537    m2/clk_out
    SLICE_X25Y104        FDRE                                         r  m2/r_i2_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  m2/r_i2_reg[73]/Q
                         net (fo=76, routed)          0.379    -0.017    m2/Q[53]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.028 r  m2/D_inferred_i_462/O
                         net (fo=1, routed)           0.267     0.295    m2/D_inferred_i_462_n_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.340 r  m2/D_inferred_i_62/O
                         net (fo=1, routed)           0.000     0.340    D[61]
    SLICE_X30Y92         FDRE                                         r  E_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.828    -0.861    clk_out
    SLICE_X30Y92         FDRE                                         r  E_reg[61]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.237    E_reg[61]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 E_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.742%)  route 0.756ns (80.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.561    -0.620    clk_out
    SLICE_X31Y93         FDRE                                         r  E_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  E_reg[62]/Q
                         net (fo=1, routed)           0.756     0.277    m3/E_reg[0]_0[65]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.322 r  m3/r_i1[62]_i_1/O
                         net (fo=1, routed)           0.000     0.322    m3/r_i10[65]
    SLICE_X29Y45         FDRE                                         r  m3/r_i1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X29Y45         FDRE                                         r  m3/r_i1_reg[62]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.091    -0.257    m3/r_i1_reg[62]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.231ns (27.119%)  route 0.621ns (72.881%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.645    -0.536    m2/clk_out
    SLICE_X25Y100        FDRE                                         r  m2/r_i2_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  m2/r_i2_reg[76]/Q
                         net (fo=72, routed)          0.475     0.080    m2/Q[50]
    SLICE_X32Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.125 r  m2/D_inferred_i_531/O
                         net (fo=1, routed)           0.146     0.271    m2/D_inferred_i_531_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.045     0.316 r  m2/D_inferred_i_76/O
                         net (fo=1, routed)           0.000     0.316    D[75]
    SLICE_X32Y97         FDRE                                         r  E_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.830    -0.859    clk_out
    SLICE_X32Y97         FDRE                                         r  E_reg[75]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.091    -0.264    E_reg[75]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 E_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.892%)  route 0.799ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X32Y78         FDRE                                         r  E_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  E_reg[31]/Q
                         net (fo=1, routed)           0.799     0.309    m3/E_reg[0]_0[96]
    SLICE_X30Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  m3/r_i1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.354    m3/r_i10[96]
    SLICE_X30Y48         FDRE                                         r  m3/r_i1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.833    -0.857    m3/clk_out
    SLICE_X30Y48         FDRE                                         r  m3/r_i1_reg[31]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.227    m3/r_i1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 E_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.209ns (21.874%)  route 0.746ns (78.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.551    -0.630    clk_out
    SLICE_X42Y78         FDRE                                         r  E_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  E_reg[25]/Q
                         net (fo=1, routed)           0.746     0.280    m3/E_reg[0]_0[102]
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.325 r  m3/r_i1[25]_i_1/O
                         net (fo=1, routed)           0.000     0.325    m3/r_i10[102]
    SLICE_X35Y47         FDRE                                         r  m3/r_i1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=700, routed)         0.832    -0.858    m3/clk_out
    SLICE_X35Y47         FDRE                                         r  m3/r_i1_reg[25]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.257    m3/r_i1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y80     E_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X47Y94     E_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y93     E_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y93     E_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y126    E_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y94     E_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X25Y121    E_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y91     E_reg[106]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X51Y95     E_reg[107]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y104    E_reg[108]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y88     E_reg[109]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X44Y77     E_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y84     E_reg[110]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y83     E_reg[111]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y89     E_reg[112]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y86     E_reg[113]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y91     E_reg[114]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y125    E_reg[115]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X51Y93     E_reg[116]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X55Y86     E_reg[117]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X40Y54     m3/r_i2_reg[97]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X32Y39     m3/r_i2_reg[97]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X33Y71     m3/r_i2_reg[98]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X35Y36     m3/r_i2_reg[98]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X38Y62     m3/r_i2_reg[99]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X32Y33     m3/r_i2_reg[99]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X31Y56     m3/r_i2_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X14Y34     m3/r_i2_reg[9]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y85     E_reg[118]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X55Y110    E_reg[119]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X46Y76     E_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y126    E_reg[120]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y91     E_reg[121]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X51Y126    E_reg[122]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y91     E_reg[123]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y90     E_reg[124]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X55Y89     E_reg[125]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X55Y88     E_reg[126]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y81     E_reg[127]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X36Y73     E_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X43Y72     E_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X43Y74     E_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X33Y73     E_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X40Y74     E_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X42Y73     E_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X39Y72     E_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X42Y76     E_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y78     E_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y40     m3/r_i2_reg[21]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y80     E_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y104    E_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y88     E_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y89     E_reg[112]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X57Y86     E_reg[113]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X40Y54     m3/r_i2_reg[97]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y62     m3/r_i2_reg[99]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X31Y56     m3/r_i2_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y85     E_reg[118]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y110    E_reg[119]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y110    E_reg[119]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X57Y90     E_reg[124]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y89     E_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y73     E_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X43Y72     E_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X33Y73     E_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X39Y72     E_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X39Y72     E_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y78     E_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y73     E_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X43Y84     E_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y76     E_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X37Y77     E_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X37Y77     E_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y77     E_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y77     E_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X49Y79     E_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X28Y81     E_reg[37]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y79     E_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y85     E_reg[42]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X30Y84     E_reg[44]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X32Y84     E_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y78     E_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X30Y95     E_reg[54]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X29Y95     E_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X20Y105    E_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y87     E_reg[60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X31Y93     E_reg[62]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X30Y94     E_reg[68]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y76     E_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y95     E_reg[70]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X39Y96     E_reg[73]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y95     E_reg[74]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X31Y96     E_reg[80]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X44Y92     E_reg[82]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X32Y115    E_reg[89]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X46Y75     E_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X31Y118    E_reg[93]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y98     E_reg[97]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y104    E_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y83     E_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y89     E_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y126    E_reg[122]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y89     E_reg[125]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y88     E_reg[126]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y90     E_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X34Y90     E_reg[46]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X33Y88     E_reg[48]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X30Y88     E_reg[49]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X39Y88     E_reg[50]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X37Y89     E_reg[52]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X20Y105    E_reg[57]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X43Y89     E_reg[79]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y116    E_reg[86]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y103    E_reg[92]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X49Y57     m3/r_i1_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y60     m3/r_i1_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y60     m3/r_i1_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y60     m3/r_i1_reg[116]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y61     m3/r_i1_reg[122]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y61     m3/r_i1_reg[125]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X31Y61     m3/r_i1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X42Y60     m3/r_i2_reg[126]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X30Y61     m3/r_i2_reg[127]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X28Y60     m3/r_i2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y57     m3/r_i2_reg[20]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y57     m3/r_i2_reg[26]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X28Y60     m3/r_i2_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y57     m3/r_i2_reg[40]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X14Y57     m3/r_i2_reg[43]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X31Y60     m3/r_i2_reg[47]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X28Y60     m3/r_i2_reg[54]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X32Y60     m3/r_i2_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y58     m3/r_i2_reg[61]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X33Y111    m2/r_i2_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X37Y103    m2/r_i2_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y105    m2/r_i2_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y105    m2/r_i2_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X34Y106    m2/r_i2_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y105    m2/r_i2_reg[112]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y106    m2/r_i2_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y66     m3/r_i2_reg[85]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X37Y105    m2/r_i2_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X36Y104    m2/r_i2_reg[117]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y105    m2/r_i2_reg[120]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X29Y100    m2/r_i2_reg[122]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X28Y100    m2/r_i2_reg[124]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X20Y106    m2/r_i2_reg[127]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X28Y103    m2/r_i2_reg[127]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



