Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan 22 14:53:30 2024
| Host         : PC-Sten-Linux running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       101         
HPDR-1     Warning           Port pin direction inconsistency                                  1           
TIMING-20  Warning           Non-clocked latch                                                 12          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1057)
5. checking no_input_delay (15)
6. checking no_output_delay (18)
7. checking multiple_clock (209)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (12)

1. checking no_clock (113)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Inst_VGA/activeArea_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1057)
---------------------------------------------------
 There are 1057 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (209)
--------------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (12)
-----------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.860        0.000                      0                  993        0.059        0.000                      0                  993        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk100                    {0.000 5.000}      10.000          100.000         
  clk_out_25_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out_50_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out_25_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clk_out_50_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_25_clk_wiz_0         34.071        0.000                      0                  804        0.162        0.000                      0                  804       19.500        0.000                       0                   126  
  clk_out_50_clk_wiz_0         14.860        0.000                      0                  180        0.143        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                        8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_25_clk_wiz_0_1       34.074        0.000                      0                  804        0.162        0.000                      0                  804       19.500        0.000                       0                   126  
  clk_out_50_clk_wiz_0_1       14.862        0.000                      0                  180        0.143        0.000                      0                  180        9.500        0.000                       0                    87  
  clkfbout_clk_wiz_0_1                                                                                                                                                      8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_25_clk_wiz_0_1  clk_out_25_clk_wiz_0         34.071        0.000                      0                  804        0.068        0.000                      0                  804  
clk_out_25_clk_wiz_0    clk_out_50_clk_wiz_0         17.743        0.000                      0                    9        0.232        0.000                      0                    9  
clk_out_25_clk_wiz_0_1  clk_out_50_clk_wiz_0         17.746        0.000                      0                    9        0.236        0.000                      0                    9  
clk_out_50_clk_wiz_0_1  clk_out_50_clk_wiz_0         14.860        0.000                      0                  180        0.059        0.000                      0                  180  
clk_out_25_clk_wiz_0    clk_out_25_clk_wiz_0_1       34.071        0.000                      0                  804        0.068        0.000                      0                  804  
clk_out_25_clk_wiz_0    clk_out_50_clk_wiz_0_1       17.743        0.000                      0                    9        0.232        0.000                      0                    9  
clk_out_50_clk_wiz_0    clk_out_50_clk_wiz_0_1       14.860        0.000                      0                  180        0.059        0.000                      0                  180  
clk_out_25_clk_wiz_0_1  clk_out_50_clk_wiz_0_1       17.746        0.000                      0                    9        0.236        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.071ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.675ns (12.492%)  route 4.728ns (87.508%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.665     3.469    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.234     3.703 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           1.300     5.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_58
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.074    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.074    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 34.071    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.675ns (13.662%)  route 4.266ns (86.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.062     2.867    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.234     3.101 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           1.440     4.540    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.069    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.069    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.535ns (10.848%)  route 4.397ns (89.152%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.551     0.491    Inst_Address_Generator/val_reg[18]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.588 f  Inst_Address_Generator/Inst_frame_buffer_i_18/O
                         net (fo=47, routed)          3.262     3.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ENB
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.097     3.947 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_74/O
                         net (fo=1, routed)           0.584     4.531    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_60
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.097    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.438ns (9.108%)  route 4.371ns (90.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.668     0.609    Inst_Address_Generator/val_reg[16]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.706 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          3.703     4.408    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.657ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.441ns (9.601%)  route 4.152ns (90.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.100     1.201 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          2.992     4.193    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.595    38.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 34.657    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.438ns (9.331%)  route 4.256ns (90.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.097     1.198 r  Inst_Address_Generator/Inst_frame_buffer_i_23/O
                         net (fo=44, routed)          3.096     4.294    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.454ns (10.045%)  route 4.066ns (89.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.626     0.567    Inst_Address_Generator/val_reg[12]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.113     0.680 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          3.440     4.119    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.579    38.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 34.747    

Slack (MET) :             34.813ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.438ns (9.540%)  route 4.153ns (90.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[10]/Q
                         net (fo=6, routed)           0.695     0.635    Inst_Address_Generator/val_reg[10]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.097     0.732 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          3.459     4.191    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.813    

Slack (MET) :             34.853ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.438ns (9.708%)  route 4.074ns (90.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.006     4.111    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.095    39.407    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    38.965    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.853    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.438ns (9.630%)  route 4.110ns (90.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.043     4.148    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 34.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.729%)  route 0.117ns (38.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.048    -0.313 r  Inst_VGA/Vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Inst_VGA/plusOp__0[3]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131    -0.475    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.350%)  route 0.117ns (38.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  Inst_VGA/Vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Inst_VGA/plusOp__0[2]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.486    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.360%)  route 0.169ns (47.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.169    -0.309    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  Inst_VGA/Vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Inst_VGA/Vcnt[6]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121    -0.485    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.399    Inst_VGA/Hcnt_reg[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.099    -0.300 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    Inst_VGA/plusOp[9]
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.526    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.616%)  route 0.148ns (41.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_VGA/Vcnt_reg[2]/Q
                         net (fo=9, routed)           0.148    -0.308    Inst_VGA/Vcnt_reg[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Inst_VGA/plusOp__0[5]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.498    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.814%)  route 0.176ns (48.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.255 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Inst_VGA/plusOp[3]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.107    -0.496    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.710%)  route 0.196ns (51.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.196    -0.283    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Inst_VGA/plusOp__0[8]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.482    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.470%)  route 0.176ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.622    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.305    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.826    -0.864    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.070    -0.552    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.962%)  route 0.145ns (41.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X6Y5           FDRE                                         r  Inst_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.279    Inst_debounce/c_reg[0]
    SLICE_X7Y6           LUT5 (Prop_lut5_I3_O)        0.045    -0.234 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Inst_debounce/o_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.826    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091    -0.481    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Inst_VGA/plusOp[2]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.091    -0.512    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.860ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.137ns (44.116%)  route 2.707ns (55.884%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.791     4.484    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y2           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 14.860    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.566%)  route 0.062ns (30.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X4Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.062    -0.386    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.528    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.364    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.070    -0.528    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.261%)  route 0.080ns (27.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.080    -0.342    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.481    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.272    -0.179    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.339    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.541    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.037%)  route 0.299ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.299    -0.175    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.984%)  route 0.087ns (26.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.087    -0.352    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.098    -0.254 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120    -0.466    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.208ns (60.464%)  route 0.136ns (39.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.136    -0.286    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.044    -0.242 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.131    -0.455    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.583%)  route 0.284ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.284    -0.167    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.349    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.099    -0.250 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121    -0.465    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y0      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    Inst_clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    Inst_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.074ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.675ns (12.492%)  route 4.728ns (87.508%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.665     3.469    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.234     3.703 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           1.300     5.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_58
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.091    39.425    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.077    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 34.074    

Slack (MET) :             34.532ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.675ns (13.662%)  route 4.266ns (86.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.062     2.867    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.234     3.101 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           1.440     4.540    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.091    39.420    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.072    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.072    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 34.532    

Slack (MET) :             34.570ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.535ns (10.848%)  route 4.397ns (89.152%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.551     0.491    Inst_Address_Generator/val_reg[18]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.588 f  Inst_Address_Generator/Inst_frame_buffer_i_18/O
                         net (fo=47, routed)          3.262     3.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ENB
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.097     3.947 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_74/O
                         net (fo=1, routed)           0.584     4.531    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_60
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.101    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.101    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 34.570    

Slack (MET) :             34.598ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.438ns (9.108%)  route 4.371ns (90.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.668     0.609    Inst_Address_Generator/val_reg[16]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.706 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          3.703     4.408    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    39.007    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 34.598    

Slack (MET) :             34.661ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.441ns (9.601%)  route 4.152ns (90.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.100     1.201 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          2.992     4.193    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.595    38.854    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 34.661    

Slack (MET) :             34.713ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.438ns (9.331%)  route 4.256ns (90.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.097     1.198 r  Inst_Address_Generator/Inst_frame_buffer_i_23/O
                         net (fo=44, routed)          3.096     4.294    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.007    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 34.713    

Slack (MET) :             34.750ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.454ns (10.045%)  route 4.066ns (89.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.626     0.567    Inst_Address_Generator/val_reg[12]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.113     0.680 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          3.440     4.119    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.579    38.870    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 34.750    

Slack (MET) :             34.816ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.438ns (9.540%)  route 4.153ns (90.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[10]/Q
                         net (fo=6, routed)           0.695     0.635    Inst_Address_Generator/val_reg[10]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.097     0.732 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          3.459     4.191    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    39.007    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.816    

Slack (MET) :             34.857ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.438ns (9.708%)  route 4.074ns (90.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.006     4.111    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.091    39.410    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    38.968    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.857    

Slack (MET) :             34.859ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.438ns (9.630%)  route 4.110ns (90.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.043     4.148    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.091    39.449    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    39.007    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 34.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.729%)  route 0.117ns (38.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.048    -0.313 r  Inst_VGA/Vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Inst_VGA/plusOp__0[3]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131    -0.475    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.350%)  route 0.117ns (38.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  Inst_VGA/Vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Inst_VGA/plusOp__0[2]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.486    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.360%)  route 0.169ns (47.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.169    -0.309    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  Inst_VGA/Vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Inst_VGA/Vcnt[6]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121    -0.485    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.399    Inst_VGA/Hcnt_reg[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.099    -0.300 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    Inst_VGA/plusOp[9]
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.526    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.616%)  route 0.148ns (41.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_VGA/Vcnt_reg[2]/Q
                         net (fo=9, routed)           0.148    -0.308    Inst_VGA/Vcnt_reg[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Inst_VGA/plusOp__0[5]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.498    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.814%)  route 0.176ns (48.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.255 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Inst_VGA/plusOp[3]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.107    -0.496    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.710%)  route 0.196ns (51.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.196    -0.283    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Inst_VGA/plusOp__0[8]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.482    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.470%)  route 0.176ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.622    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.305    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.826    -0.864    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.070    -0.552    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.962%)  route 0.145ns (41.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X6Y5           FDRE                                         r  Inst_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.279    Inst_debounce/c_reg[0]
    SLICE_X7Y6           LUT5 (Prop_lut5_I3_O)        0.045    -0.234 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Inst_debounce/o_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.826    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091    -0.481    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Inst_VGA/plusOp[2]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.091    -0.512    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_25_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y42     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y44     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y45     Inst_Address_Generator/val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.862ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.137ns (44.116%)  route 2.707ns (55.884%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.791     4.484    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y2           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 14.862    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         19.378    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.918    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         19.378    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.918    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.378    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.918    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.378    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.918    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.378    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.918    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.378    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.378    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.918    

Slack (MET) :             14.938ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.938    

Slack (MET) :             14.938ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.938    

Slack (MET) :             14.938ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.566%)  route 0.062ns (30.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X4Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.062    -0.386    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.528    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.364    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.070    -0.528    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.261%)  route 0.080ns (27.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.080    -0.342    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.481    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.272    -0.179    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.339    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.541    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.037%)  route 0.299ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.299    -0.175    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.984%)  route 0.087ns (26.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.087    -0.352    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.098    -0.254 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120    -0.466    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.208ns (60.464%)  route 0.136ns (39.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.136    -0.286    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.044    -0.242 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.131    -0.455    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.583%)  route 0.284ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.284    -0.167    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.349    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.099    -0.250 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121    -0.465    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y0      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    Inst_clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y27      Inst_ov7670_controller/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y4       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y3       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    Inst_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.071ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.675ns (12.492%)  route 4.728ns (87.508%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.665     3.469    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.234     3.703 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           1.300     5.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_58
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.074    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.074    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 34.071    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.675ns (13.662%)  route 4.266ns (86.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.062     2.867    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.234     3.101 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           1.440     4.540    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.069    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.069    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.535ns (10.848%)  route 4.397ns (89.152%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.551     0.491    Inst_Address_Generator/val_reg[18]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.588 f  Inst_Address_Generator/Inst_frame_buffer_i_18/O
                         net (fo=47, routed)          3.262     3.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ENB
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.097     3.947 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_74/O
                         net (fo=1, routed)           0.584     4.531    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_60
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.097    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.438ns (9.108%)  route 4.371ns (90.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.668     0.609    Inst_Address_Generator/val_reg[16]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.706 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          3.703     4.408    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.657ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.441ns (9.601%)  route 4.152ns (90.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.100     1.201 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          2.992     4.193    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.595    38.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 34.657    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.438ns (9.331%)  route 4.256ns (90.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.097     1.198 r  Inst_Address_Generator/Inst_frame_buffer_i_23/O
                         net (fo=44, routed)          3.096     4.294    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.454ns (10.045%)  route 4.066ns (89.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.626     0.567    Inst_Address_Generator/val_reg[12]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.113     0.680 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          3.440     4.119    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.579    38.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 34.747    

Slack (MET) :             34.813ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.438ns (9.540%)  route 4.153ns (90.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[10]/Q
                         net (fo=6, routed)           0.695     0.635    Inst_Address_Generator/val_reg[10]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.097     0.732 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          3.459     4.191    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.813    

Slack (MET) :             34.853ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.438ns (9.708%)  route 4.074ns (90.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.006     4.111    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.095    39.407    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    38.965    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.853    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0 rise@40.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.438ns (9.630%)  route 4.110ns (90.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.043     4.148    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 34.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.729%)  route 0.117ns (38.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.048    -0.313 r  Inst_VGA/Vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Inst_VGA/plusOp__0[3]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131    -0.381    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.350%)  route 0.117ns (38.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  Inst_VGA/Vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Inst_VGA/plusOp__0[2]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.392    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.360%)  route 0.169ns (47.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.169    -0.309    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  Inst_VGA/Vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Inst_VGA/Vcnt[6]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121    -0.391    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.399    Inst_VGA/Hcnt_reg[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.099    -0.300 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    Inst_VGA/plusOp[9]
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.095    -0.524    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.432    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.616%)  route 0.148ns (41.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_VGA/Vcnt_reg[2]/Q
                         net (fo=9, routed)           0.148    -0.308    Inst_VGA/Vcnt_reg[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Inst_VGA/plusOp__0[5]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.404    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.814%)  route 0.176ns (48.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.255 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Inst_VGA/plusOp[3]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.107    -0.402    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.710%)  route 0.196ns (51.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.196    -0.283    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Inst_VGA/plusOp__0[8]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.388    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.470%)  route 0.176ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.622    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.305    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.826    -0.864    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.095    -0.528    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.070    -0.458    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.962%)  route 0.145ns (41.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X6Y5           FDRE                                         r  Inst_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.279    Inst_debounce/c_reg[0]
    SLICE_X7Y6           LUT5 (Prop_lut5_I3_O)        0.045    -0.234 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Inst_debounce/o_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.826    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.095    -0.478    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091    -0.387    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Inst_VGA/plusOp[2]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.091    -0.418    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.992ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.341ns (21.897%)  route 1.216ns (78.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.216     1.219    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y4           FDCE (Setup_fdce_C_D)       -0.010    19.211    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 17.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.575%)  route 0.661ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.661     0.214    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.059    -0.025    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.341ns (21.897%)  route 1.216ns (78.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.216     1.219    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDCE (Setup_fdce_C_D)       -0.010    19.214    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.214    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 17.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.575%)  route 0.661ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.661     0.214    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.059    -0.029    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.860ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.137ns (44.116%)  route 2.707ns (55.884%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.791     4.484    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y2           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 14.860    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0 rise@20.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.566%)  route 0.062ns (30.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X4Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.062    -0.386    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.445    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.364    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.070    -0.445    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.261%)  route 0.080ns (27.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.080    -0.342    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.398    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.272    -0.179    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.084    -0.480    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.297    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.339    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.458    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.037%)  route 0.299ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.299    -0.175    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.084    -0.480    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.297    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.984%)  route 0.087ns (26.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.087    -0.352    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.098    -0.254 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120    -0.383    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.208ns (60.464%)  route 0.136ns (39.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.136    -0.286    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.044    -0.242 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.131    -0.372    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.583%)  route 0.284ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.284    -0.167    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.084    -0.480    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.297    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0 rise@0.000ns - clk_out_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.349    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.099    -0.250 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121    -0.382    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.071ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.675ns (12.492%)  route 4.728ns (87.508%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 39.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.665     3.469    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.234     3.703 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           1.300     5.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_58
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.155    39.229    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.516    
                         clock uncertainty           -0.095    39.422    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.074    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.074    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 34.071    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.675ns (13.662%)  route 4.266ns (86.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.764     0.704    Inst_Address_Generator/val_reg[15]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.100     0.804 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          2.062     2.867    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.234     3.101 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           1.440     4.540    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_62
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.150    39.224    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.095    39.417    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.069    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.069    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.535ns (10.848%)  route 4.397ns (89.152%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 f  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.551     0.491    Inst_Address_Generator/val_reg[18]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.588 f  Inst_Address_Generator/Inst_frame_buffer_i_18/O
                         net (fo=47, routed)          3.262     3.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ENB
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.097     3.947 f  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_74/O
                         net (fo=1, routed)           0.584     4.531    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_60
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.097    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.438ns (9.108%)  route 4.371ns (90.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y46         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=7, routed)           0.668     0.609    Inst_Address_Generator/val_reg[16]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     0.706 r  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=45, routed)          3.703     4.408    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.657ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.441ns (9.601%)  route 4.152ns (90.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.100     1.201 r  Inst_Address_Generator/Inst_frame_buffer_i_25/O
                         net (fo=44, routed)          2.992     4.193    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.595    38.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 34.657    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.438ns (9.331%)  route 4.256ns (90.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=7, routed)           1.160     1.101    Inst_Address_Generator/val_reg[11]
    SLICE_X34Y42         LUT4 (Prop_lut4_I3_O)        0.097     1.198 r  Inst_Address_Generator/Inst_frame_buffer_i_23/O
                         net (fo=44, routed)          3.096     4.294    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.454ns (10.045%)  route 4.066ns (89.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y45         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=7, routed)           0.626     0.567    Inst_Address_Generator/val_reg[12]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.113     0.680 r  Inst_Address_Generator/Inst_frame_buffer_i_22/O
                         net (fo=45, routed)          3.440     4.119    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.579    38.866    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 34.747    

Slack (MET) :             34.813ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.438ns (9.540%)  route 4.153ns (90.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[10]/Q
                         net (fo=6, routed)           0.695     0.635    Inst_Address_Generator/val_reg[10]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.097     0.732 r  Inst_Address_Generator/Inst_frame_buffer_i_24/O
                         net (fo=44, routed)          3.459     4.191    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 34.813    

Slack (MET) :             34.853ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.438ns (9.708%)  route 4.074ns (90.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 39.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.006     4.111    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.140    39.214    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.501    
                         clock uncertainty           -0.095    39.407    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    38.965    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 34.853    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_25_clk_wiz_0_1 rise@40.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.438ns (9.630%)  route 4.110ns (90.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 39.248 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.239    -0.401    Inst_Address_Generator/clk_out_25
    SLICE_X33Y44         FDRE                                         r  Inst_Address_Generator/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.341    -0.060 r  Inst_Address_Generator/val_reg[9]/Q
                         net (fo=5, routed)           1.068     1.008    Inst_Address_Generator/val_reg[9]
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.097     1.105 r  Inst_Address_Generator/Inst_frame_buffer_i_27/O
                         net (fo=44, routed)          3.043     4.148    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.174    39.248    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.292    39.540    
                         clock uncertainty           -0.095    39.445    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    39.003    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 34.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.729%)  route 0.117ns (38.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.048    -0.313 r  Inst_VGA/Vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    Inst_VGA/plusOp__0[3]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.131    -0.381    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.350%)  route 0.117ns (38.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=10, routed)          0.117    -0.361    Inst_VGA/Vcnt_reg[0]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.045    -0.316 r  Inst_VGA/Vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    Inst_VGA/plusOp__0[2]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120    -0.392    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.360%)  route 0.169ns (47.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.169    -0.309    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  Inst_VGA/Vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Inst_VGA/Vcnt[6]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.121    -0.391    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.400%)  route 0.091ns (28.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.399    Inst_VGA/Hcnt_reg[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.099    -0.300 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    Inst_VGA/plusOp[9]
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK
    SLICE_X28Y43         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.095    -0.524    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.432    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.616%)  route 0.148ns (41.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_VGA/Vcnt_reg[2]/Q
                         net (fo=9, routed)           0.148    -0.308    Inst_VGA/Vcnt_reg[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Inst_VGA/plusOp__0[5]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.095    -0.525    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.404    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.814%)  route 0.176ns (48.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.255 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Inst_VGA/plusOp[3]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.107    -0.402    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.710%)  route 0.196ns (51.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X35Y44         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=12, routed)          0.196    -0.283    Inst_VGA/Vcnt_reg[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Inst_VGA/plusOp__0[8]
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.831    -0.859    Inst_VGA/CLK
    SLICE_X34Y45         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.388    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.470%)  route 0.176ns (55.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.622    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.305    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.826    -0.864    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y34         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.095    -0.528    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.070    -0.458    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.962%)  route 0.145ns (41.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X6Y5           FDRE                                         r  Inst_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Inst_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.145    -0.279    Inst_debounce/c_reg[0]
    SLICE_X7Y6           LUT5 (Prop_lut5_I3_O)        0.045    -0.234 r  Inst_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Inst_debounce/o_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.826    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.095    -0.478    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091    -0.387    Inst_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_25_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK
    SLICE_X28Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.303    Inst_VGA/Hcnt_reg[0]
    SLICE_X28Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.258 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Inst_VGA/plusOp[2]
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK
    SLICE_X28Y42         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.095    -0.509    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.091    -0.418    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.848    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.800ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.907    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.800    

Slack (MET) :             17.992ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.341ns (21.897%)  route 1.216ns (78.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.216     1.219    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.215    19.221    
    SLICE_X8Y4           FDCE (Setup_fdce_C_D)       -0.010    19.211    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 17.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.075    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.575%)  route 0.661ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.661     0.214    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.059    -0.025    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.102    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_clk_wiz_0
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.860ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.137ns (44.116%)  route 2.707ns (55.884%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.791     4.484    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y2           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 14.860    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.137ns (44.339%)  route 2.683ns (55.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.767     4.460    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X8Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.119    19.376    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.376    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    

Slack (MET) :             14.936ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 2.137ns (44.819%)  route 2.631ns (55.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[3]
                         net (fo=2, routed)           0.626     2.112    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[3]
    SLICE_X8Y0           LUT4 (Prop_lut4_I1_O)        0.097     2.209 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.602     2.811    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.908 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.688     3.596    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.097     3.693 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.716     4.408    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.084    19.495    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.345    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.345    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.566%)  route 0.062ns (30.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X4Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.062    -0.386    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.445    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.364    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.070    -0.445    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.261%)  route 0.080ns (27.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.080    -0.342    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X3Y6           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.573    
                         clock uncertainty            0.084    -0.490    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.398    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.594%)  route 0.272ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=6, routed)           0.272    -0.179    Inst_ov7670_controller/Inst_ov7670_registers/address[2]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.084    -0.480    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.297    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.593    -0.588    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.339    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.864    -0.826    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X5Y5           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.047    -0.458    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.037%)  route 0.299ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.299    -0.175    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.084    -0.480    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.297    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.984%)  route 0.087ns (26.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.087    -0.352    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X2Y4           LUT3 (Prop_lut3_I0_O)        0.098    -0.254 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y4           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120    -0.383    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.208ns (60.464%)  route 0.136ns (39.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.136    -0.286    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.044    -0.242 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.131    -0.372    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.583%)  route 0.284ns (63.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.284    -0.167    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
                         clock uncertainty            0.084    -0.480    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.297    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.595    -0.586    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.089    -0.349    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.099    -0.250 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.866    -0.824    Inst_ov7670_controller/Inst_i2c_sender/clk_out_50
    SLICE_X2Y3           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121    -0.382    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_25_clk_wiz_0_1
  To Clock:  clk_out_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.341ns (23.622%)  route 1.103ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.103     1.105    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.804ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.341ns (23.602%)  route 1.104ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.104     1.106    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDRE (Setup_fdre_C_R)       -0.314    18.910    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 17.804    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_clk_wiz_0_1 rise@20.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.341ns (21.897%)  route 1.216ns (78.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         1.301    -0.339    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.341     0.002 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.216     1.219    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.156    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    16.796 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    18.002    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDCE (Setup_fdce_C_D)       -0.010    19.214    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.214    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 17.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.912%)  route 0.605ns (81.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.605     0.157    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.575%)  route 0.661ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.661     0.214    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X8Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.059    -0.029    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_92_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_clk_wiz_0_1 rise@0.000ns - clk_out_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Inst_clocks/inst/clk_out_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Inst_clocks/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.588    Inst_debounce/clk_out_25
    SLICE_X7Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.609     0.161    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    Inst_clocks/inst/clk_in_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Inst_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Inst_clocks/inst/clk_in_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  Inst_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    Inst_clocks/inst/clk_out_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Inst_clocks/inst/clkout2_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/clk_out_50
    SLICE_X9Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDRE (Hold_fdre_C_R)        -0.018    -0.106    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    





