Simulator report for 4lab_release
Sun Oct 22 02:44:26 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|ALTSYNCRAM
  6. |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.3 us       ;
; Simulation Netlist Size     ; 254 nodes    ;
; Simulation Coverage         ;      83.40 % ;
; Total Number of Transitions ; 5452         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------------+
; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      83.40 % ;
; Total nodes checked                                 ; 254          ;
; Total output ports checked                          ; 265          ;
; Total output ports with complete 1/0-value coverage ; 221          ;
; Total output ports with no 1/0-value coverage       ; 28           ;
; Total output ports with no 1-value coverage         ; 36           ;
; Total output ports with no 0-value coverage         ; 36           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|load_IP                                                                                                            ; |Main|load_IP                                                                                                               ; pin_out          ;
; |Main|clock                                                                                                              ; |Main|clock                                                                                                                 ; out              ;
; |Main|command                                                                                                            ; |Main|command                                                                                                               ; pin_out          ;
; |Main|data[3]                                                                                                            ; |Main|data[3]                                                                                                               ; pin_out          ;
; |Main|data[2]                                                                                                            ; |Main|data[2]                                                                                                               ; pin_out          ;
; |Main|data[1]                                                                                                            ; |Main|data[1]                                                                                                               ; pin_out          ;
; |Main|data[0]                                                                                                            ; |Main|data[0]                                                                                                               ; pin_out          ;
; |Main|data~0                                                                                                             ; |Main|data~0                                                                                                                ; out0             ;
; |Main|data~1                                                                                                             ; |Main|data~1                                                                                                                ; out0             ;
; |Main|data~2                                                                                                             ; |Main|data~2                                                                                                                ; out0             ;
; |Main|data~3                                                                                                             ; |Main|data~3                                                                                                                ; out0             ;
; |Main|load_constant                                                                                                      ; |Main|load_constant                                                                                                         ; pin_out          ;
; |Main|r/w                                                                                                                ; |Main|r/w                                                                                                                   ; pin_out          ;
; |Main|address[6]                                                                                                         ; |Main|address[6]                                                                                                            ; pin_out          ;
; |Main|address[5]                                                                                                         ; |Main|address[5]                                                                                                            ; pin_out          ;
; |Main|address[4]                                                                                                         ; |Main|address[4]                                                                                                            ; pin_out          ;
; |Main|address[3]                                                                                                         ; |Main|address[3]                                                                                                            ; pin_out          ;
; |Main|address[2]                                                                                                         ; |Main|address[2]                                                                                                            ; pin_out          ;
; |Main|address[1]                                                                                                         ; |Main|address[1]                                                                                                            ; pin_out          ;
; |Main|address[0]                                                                                                         ; |Main|address[0]                                                                                                            ; pin_out          ;
; |Main|address~3                                                                                                          ; |Main|address~3                                                                                                             ; out0             ;
; |Main|address~4                                                                                                          ; |Main|address~4                                                                                                             ; out0             ;
; |Main|address~5                                                                                                          ; |Main|address~5                                                                                                             ; out0             ;
; |Main|address~6                                                                                                          ; |Main|address~6                                                                                                             ; out0             ;
; |Main|address~7                                                                                                          ; |Main|address~7                                                                                                             ; out0             ;
; |Main|address~8                                                                                                          ; |Main|address~8                                                                                                             ; out0             ;
; |Main|address~9                                                                                                          ; |Main|address~9                                                                                                             ; out0             ;
; |Main|AR_clk                                                                                                             ; |Main|AR_clk                                                                                                                ; pin_out          ;
; |Main|load_address                                                                                                       ; |Main|load_address                                                                                                          ; pin_out          ;
; |Main|NewIP_clk                                                                                                          ; |Main|NewIP_clk                                                                                                             ; pin_out          ;
; |Main|command_clk                                                                                                        ; |Main|command_clk                                                                                                           ; pin_out          ;
; |Main|flag                                                                                                               ; |Main|flag                                                                                                                  ; pin_out          ;
; |Main|RF_clk                                                                                                             ; |Main|RF_clk                                                                                                                ; pin_out          ;
; |Main|clear_flag                                                                                                         ; |Main|clear_flag                                                                                                            ; pin_out          ;
; |Main|ram[3]                                                                                                             ; |Main|ram[3]                                                                                                                ; pin_out          ;
; |Main|ram[2]                                                                                                             ; |Main|ram[2]                                                                                                                ; pin_out          ;
; |Main|ram[1]                                                                                                             ; |Main|ram[1]                                                                                                                ; pin_out          ;
; |Main|ram[0]                                                                                                             ; |Main|ram[0]                                                                                                                ; pin_out          ;
; |Main|FlagRegister:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] ; |Main|FlagRegister:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]    ; out0             ;
; |Main|FlagRegister:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]        ; |Main|FlagRegister:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]           ; out0             ;
; |Main|FlagRegister:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]        ; |Main|FlagRegister:inst5|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]           ; out0             ;
; |Main|FlagRegister:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |Main|FlagRegister:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita0          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita0             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita0          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita0~COUT        ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita1          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita1             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita1          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita1~COUT        ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita2          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita2             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita2          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita3          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita3             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita3          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita3~COUT        ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita4          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita4             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita4          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita4~COUT        ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita5          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita5             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita5          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita5~COUT        ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita6          ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita6             ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[4]        ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[4]                      ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[3]        ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[3]                      ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[2]        ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[2]                      ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[1]        ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[1]                      ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[0]        ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[0]                      ; regout           ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                                 ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                                    ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                                 ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                                    ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                                 ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                                 ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                                 ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                 ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                                    ; out              ;
; |Main|AddressRegister:inst2|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                ; |Main|AddressRegister:inst2|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                   ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                ; |Main|AddressRegister:inst2|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                   ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                               ; |Main|AddressRegister:inst2|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|ram_block1a0             ; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|q_a[0]                      ; portadataout0    ;
; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|ram_block1a1             ; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|q_a[1]                      ; portadataout0    ;
; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|ram_block1a2             ; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|q_a[2]                      ; portadataout0    ;
; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|ram_block1a3             ; |Main|Memory:inst|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_ut61:auto_generated|q_a[3]                      ; portadataout0    ;
; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                             ; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                ; out              ;
; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                             ; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                ; out              ;
; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                             ; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                ; out              ;
; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                             ; |Main|Memory:inst|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                ; out              ;
; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0           ; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                    ; portadataout0    ;
; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a1           ; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                    ; portadataout0    ;
; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a2           ; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                    ; portadataout0    ;
; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a3           ; |Main|Memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                    ; portadataout0    ;
; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                               ; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                               ; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                               ; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                               ; |Main|ConstantRegister:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                      ; out              ;
; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                      ; out              ;
; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                      ; out              ;
; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |Main|ConstantRegister:inst4|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                      ; out              ;
; |Main|CommandRegister:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]                                               ; |Main|CommandRegister:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |Main|LoginUnit:inst8|inst27                                                                                             ; |Main|LoginUnit:inst8|inst27                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst33                                                                                             ; |Main|LoginUnit:inst8|inst33                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst39                                                                                             ; |Main|LoginUnit:inst8|inst39                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst29                                                                                             ; |Main|LoginUnit:inst8|inst29                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst8                                                                                              ; |Main|LoginUnit:inst8|inst8                                                                                                 ; out0             ;
; |Main|LoginUnit:inst8|inst34                                                                                             ; |Main|LoginUnit:inst8|inst34                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst22                                                                                             ; |Main|LoginUnit:inst8|inst22                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst4                                                                                              ; |Main|LoginUnit:inst8|inst4                                                                                                 ; out0             ;
; |Main|LoginUnit:inst8|inst12                                                                                             ; |Main|LoginUnit:inst8|inst12                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst53                                                                                             ; |Main|LoginUnit:inst8|inst53                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst28                                                                                             ; |Main|LoginUnit:inst8|inst28                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst59                                                                                             ; |Main|LoginUnit:inst8|inst59                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst14                                                                                             ; |Main|LoginUnit:inst8|inst14                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst56                                                                                             ; |Main|LoginUnit:inst8|inst56                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst42                                                                                             ; |Main|LoginUnit:inst8|inst42                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst54                                                                                             ; |Main|LoginUnit:inst8|inst54                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst50                                                                                             ; |Main|LoginUnit:inst8|inst50                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst48                                                                                             ; |Main|LoginUnit:inst8|inst48                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst47                                                                                             ; |Main|LoginUnit:inst8|inst47                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst46                                                                                             ; |Main|LoginUnit:inst8|inst46                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst63                                                                                             ; |Main|LoginUnit:inst8|inst63                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst38                                                                                             ; |Main|LoginUnit:inst8|inst38                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|inst61                                                                                             ; |Main|LoginUnit:inst8|inst61                                                                                                ; out0             ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0   ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0      ; sumout           ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0   ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1   ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1      ; sumout           ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1   ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2   ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2      ; sumout           ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2] ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]               ; regout           ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1] ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]               ; regout           ;
; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0] ; |Main|LoginUnit:inst8|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]               ; regout           ;
; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]           ; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]              ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]           ; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]              ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]           ; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]              ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]            ; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]               ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]            ; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]               ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]            ; |Main|LoginUnit:inst8|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]               ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]          ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]             ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]            ; out0             ;
; |Main|LoginUnit:inst8|74393m:inst16|3                                                                                    ; |Main|LoginUnit:inst8|74393m:inst16|3                                                                                       ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst16|4                                                                                    ; |Main|LoginUnit:inst8|74393m:inst16|4                                                                                       ; out0             ;
; |Main|LoginUnit:inst8|74393m:inst16|1                                                                                    ; |Main|LoginUnit:inst8|74393m:inst16|1                                                                                       ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst37|3                                                                                    ; |Main|LoginUnit:inst8|74393m:inst37|3                                                                                       ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst37|4                                                                                    ; |Main|LoginUnit:inst8|74393m:inst37|4                                                                                       ; out0             ;
; |Main|LoginUnit:inst8|74393m:inst37|1                                                                                    ; |Main|LoginUnit:inst8|74393m:inst37|1                                                                                       ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst37|5                                                                                    ; |Main|LoginUnit:inst8|74393m:inst37|5                                                                                       ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst37|6                                                                                    ; |Main|LoginUnit:inst8|74393m:inst37|6                                                                                       ; out0             ;
; |Main|LoginUnit:inst8|74393m:inst37|8                                                                                    ; |Main|LoginUnit:inst8|74393m:inst37|8                                                                                       ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]          ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]             ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]            ; out0             ;
; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]         ; |Main|LoginUnit:inst8|lpm_decode1:inst17|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~0         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~0            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~1         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~1            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~2         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~2            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~3         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~3            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~4         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~4            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~5         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~5            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~6         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~6            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~7         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~7            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~8         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~8            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~9         ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~9            ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~10        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~10           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~11        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~11           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~12        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~12           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~13        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~13           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~14        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~14           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~15        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~15           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~16        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~16           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~17        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~17           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~18        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~18           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~19        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~19           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~20        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~20           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~21        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~21           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~22        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~22           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~23        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~23           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~24        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~24           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~25        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~25           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~26        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~26           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~27        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~27           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~28        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~28           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~29        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~29           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~30        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~30           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~31        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~31           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~32        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~32           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~33        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~33           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~34        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~34           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~37        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~37           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~38        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~38           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~39        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~39           ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~42        ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~42           ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|address[9]                                                                                                  ; |Main|address[9]                                                                                                     ; pin_out          ;
; |Main|address[8]                                                                                                  ; |Main|address[8]                                                                                                     ; pin_out          ;
; |Main|address[7]                                                                                                  ; |Main|address[7]                                                                                                     ; pin_out          ;
; |Main|address~0                                                                                                   ; |Main|address~0                                                                                                      ; out0             ;
; |Main|address~1                                                                                                   ; |Main|address~1                                                                                                      ; out0             ;
; |Main|address~2                                                                                                   ; |Main|address~2                                                                                                      ; out0             ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[9]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[9]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[8]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita6   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7      ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7~COUT ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8      ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8~COUT ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita9   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita9      ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[9] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[9]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[8] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[8]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[7] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[7]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[6] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[6]               ; regout           ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]                                          ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]                                             ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[8]                                          ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[8]                                             ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Main|IP:inst20|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[9]                                                   ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[9]                                                      ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[8]                                                   ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                                   ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                                   ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |Main|LoginUnit:inst8|74393m:inst37|9                                                                             ; |Main|LoginUnit:inst8|74393m:inst37|9                                                                                ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst37|10                                                                            ; |Main|LoginUnit:inst8|74393m:inst37|10                                                                               ; out0             ;
; |Main|LoginUnit:inst8|74393m:inst37|11                                                                            ; |Main|LoginUnit:inst8|74393m:inst37|11                                                                               ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~35 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~35    ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~36 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~36    ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~40 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~40    ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~41 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~41    ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|address[9]                                                                                                  ; |Main|address[9]                                                                                                     ; pin_out          ;
; |Main|address[8]                                                                                                  ; |Main|address[8]                                                                                                     ; pin_out          ;
; |Main|address[7]                                                                                                  ; |Main|address[7]                                                                                                     ; pin_out          ;
; |Main|address~0                                                                                                   ; |Main|address~0                                                                                                      ; out0             ;
; |Main|address~1                                                                                                   ; |Main|address~1                                                                                                      ; out0             ;
; |Main|address~2                                                                                                   ; |Main|address~2                                                                                                      ; out0             ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[9]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[9]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[8]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Main|NewIP_Register:inst6|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita6   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7      ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita7~COUT ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8      ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita8~COUT ; cout             ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita9   ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_comb_bita9      ; sumout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[9] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[9]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[8] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[8]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[7] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[7]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[6] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[6]               ; regout           ;
; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|counter_reg_bit1a[5] ; |Main|IP:inst20|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_2mi:auto_generated|safe_q[5]               ; regout           ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                                   ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                                   ; |Main|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |Main|LoginUnit:inst8|74393m:inst37|9                                                                             ; |Main|LoginUnit:inst8|74393m:inst37|9                                                                                ; regout           ;
; |Main|LoginUnit:inst8|74393m:inst37|10                                                                            ; |Main|LoginUnit:inst8|74393m:inst37|10                                                                               ; out0             ;
; |Main|LoginUnit:inst8|74393m:inst37|11                                                                            ; |Main|LoginUnit:inst8|74393m:inst37|11                                                                               ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~35 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~35    ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~36 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~36    ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~40 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~40    ; out0             ;
; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~41 ; |Main|NewIP_Register:inst6|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_nmh:auto_generated|op_1~41    ; out0             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 22 02:44:24 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off 4lab_release -c 4lab_release
Info: Using vector source file "E://SIFO/4lab_release/4lab_release.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of 4lab_release.vwf called 4lab_release.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      83.40 %
Info: Number of transitions in simulation is 5452
Info: Vector file 4lab_release.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sun Oct 22 02:44:26 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


