#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 27 18:34:25 2018
# Process ID: 7388
# Log file: E:/CPU_Design/cpu/vivado.log
# Journal file: E:/CPU_Design/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7a100tcsg324-1 E:/CPU_Design/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/CPU_Design/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a100tcsg324-1'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a100tcsg324-1'.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7a100tcsg324-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 653.914 ; gain = 16.840
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module storage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/total_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module total_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/other_cilcle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module other_cilcle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/ins_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_storage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f7ca6830f44e42e7870359cd21a0e403 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ins_storage
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.storage
Compiling module xil_defaultlib.total_circle
Compiling module xil_defaultlib.other_cilcle
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 677.484 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/cpu/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 677.484 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 677.484 ; gain = 1.230
run all
$finish called at time : 4 us : File "E:/CPU_Design/cpu/cpu.srcs/sim_1/new/CPU_tb.v" Line 30
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/control}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/cpu/cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module storage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/total_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module total_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/other_cilcle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module other_cilcle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/ins_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_storage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/cpu/cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f7ca6830f44e42e7870359cd21a0e403 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ins_storage
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.storage
Compiling module xil_defaultlib.total_circle
Compiling module xil_defaultlib.other_cilcle
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 712.344 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/cpu/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 712.344 ; gain = 0.000
run all
$finish called at time : 4 us : File "E:/CPU_Design/cpu/cpu.srcs/sim_1/new/CPU_tb.v" Line 30
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:36 ; elapsed = 00:11:55 . Memory (MB): peak = 725.496 ; gain = 553.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/CPU_Design/cpu/cpu.srcs/sources_1/new/CPU.v:2]
INFO: [Synth 8-638] synthesizing module 'controller' [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ins_storage' [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/ins_storage.v:23]
INFO: [Synth 8-256] done synthesizing module 'ins_storage' (2#1) [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/ins_storage.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/register.v:21]
INFO: [Synth 8-256] done synthesizing module 'register' (3#1) [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/register.v:21]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_16' [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v:2]
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_16' (4#1) [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/Multiplexer_bus_16.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/imports/ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'storage' [E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/storage.v:23]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
