<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='388' type='llvm::SDValue llvm::SITargetLowering::splitTernaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4380' ll='4401' type='llvm::SDValue llvm::SITargetLowering::splitTernaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4458' u='c' c='_ZNK4llvm16SITargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
