#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffee2bdb60 .scope module, "gate_nand" "gate_nand" 2 30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f7a0a030018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f7a0a030048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffee2e5a00 .functor NAND 1, o0x7f7a0a030018, o0x7f7a0a030048, C4<1>, C4<1>;
v0x7fffee2bea40_0 .net "e1", 0 0, o0x7f7a0a030018;  0 drivers
v0x7fffee2e2740_0 .net "e2", 0 0, o0x7f7a0a030048;  0 drivers
v0x7fffee2e2800_0 .net "s", 0 0, L_0x7fffee2e5a00;  1 drivers
S_0x7fffee2bc680 .scope module, "gate_nor" "gate_nor" 2 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f7a0a030138 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f7a0a030168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffee2e5a70 .functor NOR 1, o0x7f7a0a030138, o0x7f7a0a030168, C4<0>, C4<0>;
v0x7fffee2e2920_0 .net "e1", 0 0, o0x7f7a0a030138;  0 drivers
v0x7fffee2e29e0_0 .net "e2", 0 0, o0x7f7a0a030168;  0 drivers
v0x7fffee2e2aa0_0 .net "s", 0 0, L_0x7fffee2e5a70;  1 drivers
S_0x7fffee2bf550 .scope module, "gate_not" "gate_not" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
o0x7f7a0a030258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffee2e5b40 .functor NOT 1, o0x7f7a0a030258, C4<0>, C4<0>, C4<0>;
v0x7fffee2e2bc0_0 .net "e1", 0 0, o0x7f7a0a030258;  0 drivers
v0x7fffee2e2c80_0 .net "s", 0 0, L_0x7fffee2e5b40;  1 drivers
S_0x7fffee2bf210 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0x7fffee2e5470_0 .var "a", 0 0;
v0x7fffee2e5530_0 .var "b", 0 0;
v0x7fffee2e5640_0 .var "cin", 0 0;
v0x7fffee2e56e0_0 .net "cout", 0 0, L_0x7fffee2e64f0;  1 drivers
v0x7fffee2e57d0_0 .net "s", 0 0, L_0x7fffee2e5e20;  1 drivers
v0x7fffee2e5910_0 .var "sub", 0 0;
S_0x7fffee2e2da0 .scope module, "test_additionneur" "add" 3 5, 4 1 0, S_0x7fffee2bf210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
v0x7fffee2e4e60_0 .net "a", 0 0, v0x7fffee2e5470_0;  1 drivers
v0x7fffee2e4f50_0 .net "b", 0 0, v0x7fffee2e5530_0;  1 drivers
v0x7fffee2e5010_0 .net "cin", 0 0, v0x7fffee2e5640_0;  1 drivers
v0x7fffee2e5130_0 .net "cout", 0 0, L_0x7fffee2e64f0;  alias, 1 drivers
v0x7fffee2e51d0_0 .net "line", 3 0, L_0x7fffee2e6360;  1 drivers
v0x7fffee2e52c0_0 .net "s", 0 0, L_0x7fffee2e5e20;  alias, 1 drivers
v0x7fffee2e5360_0 .net "sub", 0 0, v0x7fffee2e5910_0;  1 drivers
L_0x7fffee2e5d80 .part L_0x7fffee2e6360, 0, 1;
L_0x7fffee2e5ec0 .part L_0x7fffee2e6360, 1, 1;
L_0x7fffee2e6020 .part L_0x7fffee2e6360, 0, 1;
L_0x7fffee2e61b0 .part L_0x7fffee2e6360, 1, 1;
L_0x7fffee2e6360 .concat8 [ 1 1 1 1], L_0x7fffee2e5c10, L_0x7fffee2e5cb0, L_0x7fffee2e5fb0, L_0x7fffee2e6110;
L_0x7fffee2e6560 .part L_0x7fffee2e6360, 3, 1;
L_0x7fffee2e6690 .part L_0x7fffee2e6360, 2, 1;
S_0x7fffee2e3010 .scope module, "and1" "gate_and" 4 17, 2 8 0, S_0x7fffee2e2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffee2e5fb0 .functor AND 1, v0x7fffee2e5470_0, L_0x7fffee2e6020, C4<1>, C4<1>;
v0x7fffee2e3270_0 .net "e1", 0 0, v0x7fffee2e5470_0;  alias, 1 drivers
v0x7fffee2e3350_0 .net "e2", 0 0, L_0x7fffee2e6020;  1 drivers
v0x7fffee2e3410_0 .net "s", 0 0, L_0x7fffee2e5fb0;  1 drivers
S_0x7fffee2e3530 .scope module, "and2" "gate_and" 4 18, 2 8 0, S_0x7fffee2e2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffee2e6110 .functor AND 1, v0x7fffee2e5640_0, L_0x7fffee2e61b0, C4<1>, C4<1>;
v0x7fffee2e3750_0 .net "e1", 0 0, v0x7fffee2e5640_0;  alias, 1 drivers
v0x7fffee2e3830_0 .net "e2", 0 0, L_0x7fffee2e61b0;  1 drivers
v0x7fffee2e38f0_0 .net "s", 0 0, L_0x7fffee2e6110;  1 drivers
S_0x7fffee2e3a10 .scope module, "or3" "gate_or" 4 19, 2 16 0, S_0x7fffee2e2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffee2e64f0 .functor OR 1, L_0x7fffee2e6560, L_0x7fffee2e6690, C4<0>, C4<0>;
v0x7fffee2e3c60_0 .net "e1", 0 0, L_0x7fffee2e6560;  1 drivers
v0x7fffee2e3d20_0 .net "e2", 0 0, L_0x7fffee2e6690;  1 drivers
v0x7fffee2e3de0_0 .net "s", 0 0, L_0x7fffee2e64f0;  alias, 1 drivers
S_0x7fffee2e3f30 .scope module, "xor0" "gate_xor" 4 14, 2 23 0, S_0x7fffee2e2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffee2e5c10 .functor XOR 1, v0x7fffee2e5530_0, v0x7fffee2e5910_0, C4<0>, C4<0>;
v0x7fffee2e4150_0 .net "e1", 0 0, v0x7fffee2e5530_0;  alias, 1 drivers
v0x7fffee2e4230_0 .net "e2", 0 0, v0x7fffee2e5910_0;  alias, 1 drivers
v0x7fffee2e42f0_0 .net "s", 0 0, L_0x7fffee2e5c10;  1 drivers
S_0x7fffee2e4440 .scope module, "xor1" "gate_xor" 4 15, 2 23 0, S_0x7fffee2e2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffee2e5cb0 .functor XOR 1, v0x7fffee2e5470_0, L_0x7fffee2e5d80, C4<0>, C4<0>;
v0x7fffee2e46b0_0 .net "e1", 0 0, v0x7fffee2e5470_0;  alias, 1 drivers
v0x7fffee2e4770_0 .net "e2", 0 0, L_0x7fffee2e5d80;  1 drivers
v0x7fffee2e4810_0 .net "s", 0 0, L_0x7fffee2e5cb0;  1 drivers
S_0x7fffee2e4960 .scope module, "xor2" "gate_xor" 4 16, 2 23 0, S_0x7fffee2e2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
L_0x7fffee2e5e20 .functor XOR 1, v0x7fffee2e5640_0, L_0x7fffee2e5ec0, C4<0>, C4<0>;
v0x7fffee2e4b80_0 .net "e1", 0 0, v0x7fffee2e5640_0;  alias, 1 drivers
v0x7fffee2e4c70_0 .net "e2", 0 0, L_0x7fffee2e5ec0;  1 drivers
v0x7fffee2e4d10_0 .net "s", 0 0, L_0x7fffee2e5e20;  alias, 1 drivers
    .scope S_0x7fffee2bf210;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffee2e5910_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffee2bf210;
T_1 ;
    %vpi_call 3 92 "$dumpfile", "full_add.vcd" {0 0 0};
    %vpi_call 3 93 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffee2bf210;
T_2 ;
    %vpi_call 3 98 "$display", "\011\011time,\011a,\011b, \011cin, \011sub,\011s,\011cout" {0 0 0};
    %vpi_call 3 99 "$monitor", "%d \011%b \011%b \011%b \011%b \011%b \011%b", $time, v0x7fffee2e5470_0, v0x7fffee2e5530_0, v0x7fffee2e5640_0, v0x7fffee2e5910_0, v0x7fffee2e57d0_0, v0x7fffee2e56e0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "../primitive/gate.v";
    "test_full_add.v";
    "add.v";
