Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 31 10:55:41 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_func_timing_summary_routed.rpt -pb Top_func_timing_summary_routed.pb -rpx Top_func_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_func
| Device       : 7k70t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (229)
5. checking no_input_delay (22)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: MCLK_M (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: MCLK_S (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (229)
--------------------------------------------------
 There are 229 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  262          inf        0.000                      0                  262           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.527ns  (logic 2.562ns (56.583%)  route 1.966ns (43.417%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[0]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/address_i_reg[0]/Q
                         net (fo=7, routed)           1.966     2.189    ADDRESS_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.339     4.527 r  ADDRESS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.527    ADDRESS[0]
    U16                                                               r  ADDRESS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.477ns  (logic 2.579ns (57.593%)  route 1.899ns (42.407%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[1]/C
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/address_i_reg[1]/Q
                         net (fo=6, routed)           1.899     2.122    ADDRESS_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.356     4.477 r  ADDRESS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.477    ADDRESS[1]
    P18                                                               r  ADDRESS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DATA_OUT_S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.421ns  (logic 2.634ns (59.579%)  route 1.787ns (40.421%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  I2CSLAVE_module/DATA_OUT_reg[4]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           1.787     2.010    DATA_OUT_S_OBUF[4]
    L22                  OBUF (Prop_obuf_I_O)         2.411     4.421 r  DATA_OUT_S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.421    DATA_OUT_S[4]
    L22                                                               r  DATA_OUT_S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.336ns  (logic 2.589ns (59.702%)  route 1.747ns (40.298%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[5]/C
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/address_i_reg[5]/Q
                         net (fo=4, routed)           1.747     1.970    ADDRESS_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         2.366     4.336 r  ADDRESS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.336    ADDRESS[5]
    M19                                                               r  ADDRESS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/DATA_OUT_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DATA_OUT_S[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.327ns  (logic 2.644ns (61.103%)  route 1.683ns (38.897%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  I2CSLAVE_module/DATA_OUT_reg[7]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           1.683     1.906    DATA_OUT_S_OBUF[7]
    H22                  OBUF (Prop_obuf_I_O)         2.421     4.327 r  DATA_OUT_S_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.327    DATA_OUT_S[7]
    H22                                                               r  DATA_OUT_S[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DATA_OUT_S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.316ns  (logic 2.626ns (60.856%)  route 1.689ns (39.144%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  I2CSLAVE_module/DATA_OUT_reg[5]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           1.689     1.912    DATA_OUT_S_OBUF[5]
    J25                  OBUF (Prop_obuf_I_O)         2.403     4.316 r  DATA_OUT_S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.316    DATA_OUT_S[5]
    J25                                                               r  DATA_OUT_S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DATA_OUT_S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.309ns  (logic 2.628ns (60.991%)  route 1.681ns (39.009%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  I2CSLAVE_module/DATA_OUT_reg[6]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           1.681     1.904    DATA_OUT_S_OBUF[6]
    J24                  OBUF (Prop_obuf_I_O)         2.405     4.309 r  DATA_OUT_S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.309    DATA_OUT_S[6]
    J24                                                               r  DATA_OUT_S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.299ns  (logic 2.574ns (59.871%)  route 1.725ns (40.129%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[2]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/address_i_reg[2]/Q
                         net (fo=5, routed)           1.725     1.948    ADDRESS_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.351     4.299 r  ADDRESS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.299    ADDRESS[2]
    R18                                                               r  ADDRESS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 2.545ns (59.647%)  route 1.722ns (40.353%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[4]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/address_i_reg[4]/Q
                         net (fo=3, routed)           1.722     1.945    ADDRESS_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.322     4.268 r  ADDRESS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.268    ADDRESS[4]
    U17                                                               r  ADDRESS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADDRESS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.262ns  (logic 2.547ns (59.771%)  route 1.714ns (40.229%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[3]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  I2CSLAVE_module/address_i_reg[3]/Q
                         net (fo=4, routed)           1.714     1.937    ADDRESS_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.324     4.262 r  ADDRESS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.262    ADDRESS[3]
    T17                                                               r  ADDRESS[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2CMASTER_module/sda_in_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            I2CMASTER_module/sda_in_qq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDPE                         0.000     0.000 r  I2CMASTER_module/sda_in_q_reg/C
    SLICE_X4Y26          FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  I2CMASTER_module/sda_in_q_reg/Q
                         net (fo=1, routed)           0.106     0.197    I2CMASTER_module/sda_in_q
    SLICE_X4Y26          FDPE                                         r  I2CMASTER_module/sda_in_qq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/rd_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CSLAVE_module/RD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.391%)  route 0.111ns (52.609%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE                         0.000     0.000 r  I2CSLAVE_module/rd_d_reg/C
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CSLAVE_module/rd_d_reg/Q
                         net (fo=2, routed)           0.111     0.211    I2CSLAVE_module/rd_d
    SLICE_X1Y26          FDCE                                         r  I2CSLAVE_module/RD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            I2CMASTER_module/sda_in_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.100ns (46.237%)  route 0.116ns (53.763%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE                         0.000     0.000 r  I2CSLAVE_module/SDA_OUT_reg/C
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  I2CSLAVE_module/SDA_OUT_reg/Q
                         net (fo=2, routed)           0.116     0.216    I2CMASTER_module/sda_in_q_reg_0
    SLICE_X4Y26          FDPE                                         r  I2CMASTER_module/sda_in_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/shiftreg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CSLAVE_module/DATA_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.100ns (46.121%)  route 0.117ns (53.879%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  I2CSLAVE_module/shiftreg_reg[6]/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CSLAVE_module/shiftreg_reg[6]/Q
                         net (fo=7, routed)           0.117     0.217    I2CSLAVE_module/shiftreg[6]
    SLICE_X0Y32          FDCE                                         r  I2CSLAVE_module/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CMASTER_module/shift_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CMASTER_module/shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.400%)  route 0.103ns (44.600%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  I2CMASTER_module/shift_reg[4]/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CMASTER_module/shift_reg[4]/Q
                         net (fo=2, routed)           0.103     0.203    I2CMASTER_module/shift[4]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.028     0.231 r  I2CMASTER_module/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     0.231    I2CMASTER_module/p_2_in[5]
    SLICE_X0Y25          FDCE                                         r  I2CMASTER_module/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CSLAVE_module/address_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.958%)  route 0.105ns (45.042%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[1]/C
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CSLAVE_module/address_i_reg[1]/Q
                         net (fo=6, routed)           0.105     0.205    I2CSLAVE_module/Q[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.028     0.233 r  I2CSLAVE_module/address_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.233    I2CSLAVE_module/address_i[3]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  I2CSLAVE_module/address_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CMASTER_module/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CMASTER_module/shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.271%)  route 0.108ns (45.729%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  I2CMASTER_module/state_reg[4]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CMASTER_module/state_reg[4]/Q
                         net (fo=26, routed)          0.108     0.208    I2CMASTER_module/state_reg_n_0_[4]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.028     0.236 r  I2CMASTER_module/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.236    I2CMASTER_module/shift[0]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  I2CMASTER_module/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/scl_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            I2CSLAVE_module/scl_qq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.100ns (41.497%)  route 0.141ns (58.503%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDPE                         0.000     0.000 r  I2CSLAVE_module/scl_q_reg/C
    SLICE_X5Y26          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  I2CSLAVE_module/scl_q_reg/Q
                         net (fo=1, routed)           0.141     0.241    I2CSLAVE_module/scl_q
    SLICE_X4Y28          FDPE                                         r  I2CSLAVE_module/scl_qq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/address_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CSLAVE_module/address_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.193%)  route 0.127ns (49.807%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  I2CSLAVE_module/address_i_reg[2]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CSLAVE_module/address_i_reg[2]/Q
                         net (fo=5, routed)           0.127     0.227    I2CSLAVE_module/Q[2]
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.028     0.255 r  I2CSLAVE_module/address_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    I2CSLAVE_module/address_i[2]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  I2CSLAVE_module/address_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2CSLAVE_module/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2CSLAVE_module/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.100ns (39.003%)  route 0.156ns (60.997%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  I2CSLAVE_module/shiftreg_reg[5]/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  I2CSLAVE_module/shiftreg_reg[5]/Q
                         net (fo=5, routed)           0.156     0.256    I2CSLAVE_module/shiftreg[5]
    SLICE_X0Y33          FDCE                                         r  I2CSLAVE_module/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------





