<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/cadence/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml adc01.twx adc01.ncd -o adc01.twr adc01.pcf

</twCmdLine><twDesign>adc01.ncd</twDesign><twDesignPath>adc01.ncd</twDesignPath><twPCF>adc01.pcf</twPCF><twPcfPath>adc01.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="fg320"><twDevName>xc3s1000</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="3">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="4">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="5">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="6">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="7">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="8">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="9">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="10">WARNING:Timing:3391 - Timing constraint COMP &quot;RD_B&quot; OFFSET = IN 10 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="11">WARNING:Timing:3391 - Timing constraint COMP &quot;WR_B&quot; OFFSET = IN 5 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="12">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="13">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="14">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="15">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="16">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.987</twMinPer></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdcmpc" slack="14.013" period="20.000" constraintValue="20.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="i_clkgen/CLKIN_BUF"/><twPinLimit anchorID="20" type="MINPERIOD" name="Tdcmpco" slack="14.013" period="20.000" constraintValue="20.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_clkgen/DCM_BUS/CLK0" logResource="i_clkgen/DCM_BUS/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="i_clkgen/CLK0"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.780" period="20.000" constraintValue="10.000" deviceLimit="2.610" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="i_clkgen/CLKIN_BUF"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1585</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>112</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.690</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point div2/counter_clk_28 (SLICE_X73Y14.SR), 32 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.310</twSlack><twSrc BELType="FF">div2/counter_clk_22</twSrc><twDest BELType="FF">div2/counter_clk_28</twDest><twTotPathDel>8.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_22</twSrc><twDest BELType='FF'>div2/counter_clk_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;22&gt;</twComp><twBEL>div2/counter_clk_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>div2/counter_clk&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_28</twBEL></twPathDel><twLogDel>3.488</twLogDel><twRouteDel>5.202</twRouteDel><twTotDel>8.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.530</twSlack><twSrc BELType="FF">div2/counter_clk_29</twSrc><twDest BELType="FF">div2/counter_clk_28</twDest><twTotPathDel>8.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_29</twSrc><twDest BELType='FF'>div2/counter_clk_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>div2/counter_clk&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_28</twBEL></twPathDel><twLogDel>3.374</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>8.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.632</twSlack><twSrc BELType="FF">div2/counter_clk_26</twSrc><twDest BELType="FF">div2/counter_clk_28</twDest><twTotPathDel>8.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_26</twSrc><twDest BELType='FF'>div2/counter_clk_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;26&gt;</twComp><twBEL>div2/counter_clk_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>div2/counter_clk&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;0&gt;_INV_0</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_28</twBEL></twPathDel><twLogDel>3.478</twLogDel><twRouteDel>4.890</twRouteDel><twTotDel>8.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point div2/counter_clk_29 (SLICE_X73Y14.SR), 32 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.310</twSlack><twSrc BELType="FF">div2/counter_clk_22</twSrc><twDest BELType="FF">div2/counter_clk_29</twDest><twTotPathDel>8.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_22</twSrc><twDest BELType='FF'>div2/counter_clk_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;22&gt;</twComp><twBEL>div2/counter_clk_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>div2/counter_clk&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_29</twBEL></twPathDel><twLogDel>3.488</twLogDel><twRouteDel>5.202</twRouteDel><twTotDel>8.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.530</twSlack><twSrc BELType="FF">div2/counter_clk_29</twSrc><twDest BELType="FF">div2/counter_clk_29</twDest><twTotPathDel>8.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_29</twSrc><twDest BELType='FF'>div2/counter_clk_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>div2/counter_clk&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_29</twBEL></twPathDel><twLogDel>3.374</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>8.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.632</twSlack><twSrc BELType="FF">div2/counter_clk_26</twSrc><twDest BELType="FF">div2/counter_clk_29</twDest><twTotPathDel>8.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_26</twSrc><twDest BELType='FF'>div2/counter_clk_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;26&gt;</twComp><twBEL>div2/counter_clk_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>div2/counter_clk&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;0&gt;_INV_0</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_29</twBEL></twPathDel><twLogDel>3.478</twLogDel><twRouteDel>4.890</twRouteDel><twTotDel>8.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point div2/counter_clk_30 (SLICE_X73Y15.SR), 32 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.310</twSlack><twSrc BELType="FF">div2/counter_clk_22</twSrc><twDest BELType="FF">div2/counter_clk_30</twDest><twTotPathDel>8.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_22</twSrc><twDest BELType='FF'>div2/counter_clk_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;22&gt;</twComp><twBEL>div2/counter_clk_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>div2/counter_clk&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y8.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;30&gt;</twComp><twBEL>div2/counter_clk_30</twBEL></twPathDel><twLogDel>3.488</twLogDel><twRouteDel>5.202</twRouteDel><twTotDel>8.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.530</twSlack><twSrc BELType="FF">div2/counter_clk_29</twSrc><twDest BELType="FF">div2/counter_clk_30</twDest><twTotPathDel>8.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_29</twSrc><twDest BELType='FF'>div2/counter_clk_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;28&gt;</twComp><twBEL>div2/counter_clk_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>div2/counter_clk&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;30&gt;</twComp><twBEL>div2/counter_clk_30</twBEL></twPathDel><twLogDel>3.374</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>8.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.632</twSlack><twSrc BELType="FF">div2/counter_clk_26</twSrc><twDest BELType="FF">div2/counter_clk_30</twDest><twTotPathDel>8.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>div2/counter_clk_26</twSrc><twDest BELType='FF'>div2/counter_clk_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X73Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>div2/counter_clk&lt;26&gt;</twComp><twBEL>div2/counter_clk_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>div2/counter_clk&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_lut&lt;0&gt;_INV_0</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;0&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>div2/CLOCK_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y10.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>div2/N01</twComp><twBEL>div2/CLOCK_cmp_eq00001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>div2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp><twBEL>div2/counter_clk_cmp_eq000042</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>div2/counter_clk_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>div2/counter_clk&lt;30&gt;</twComp><twBEL>div2/counter_clk_30</twBEL></twPathDel><twLogDel>3.478</twLogDel><twRouteDel>4.890</twRouteDel><twTotDel>8.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point div2/CLOCK (SLICE_X71Y1.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.779</twSlack><twSrc BELType="FF">div2/CLOCK</twSrc><twDest BELType="FF">div2/CLOCK</twDest><twTotPathDel>0.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>div2/CLOCK</twSrc><twDest BELType='FF'>div2/CLOCK</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X71Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>div2/CLOCK</twComp><twBEL>div2/CLOCK</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y1.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.483</twDelInfo><twComp>div2/CLOCK</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>div2/CLOCK</twComp><twBEL>div2/CLOCK</twBEL></twPathDel><twLogDel>0.296</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point div2/counter_clk_8 (SLICE_X73Y4.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.120</twSlack><twSrc BELType="FF">div2/counter_clk_8</twSrc><twDest BELType="FF">div2/counter_clk_8</twDest><twTotPathDel>1.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>div2/counter_clk_8</twSrc><twDest BELType='FF'>div2/counter_clk_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>div2/counter_clk&lt;8&gt;</twComp><twBEL>div2/counter_clk_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>div2/counter_clk&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y4.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>div2/counter_clk&lt;8&gt;</twComp><twBEL>div2/counter_clk&lt;8&gt;_rt</twBEL><twBEL>div2/Mcount_counter_clk_xor&lt;8&gt;</twBEL><twBEL>div2/counter_clk_8</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point div2/counter_clk_4 (SLICE_X73Y2.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.121</twSlack><twSrc BELType="FF">div2/counter_clk_4</twSrc><twDest BELType="FF">div2/counter_clk_4</twDest><twTotPathDel>1.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>div2/counter_clk_4</twSrc><twDest BELType='FF'>div2/counter_clk_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X73Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>div2/counter_clk&lt;4&gt;</twComp><twBEL>div2/counter_clk_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>div2/counter_clk&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y2.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>div2/counter_clk&lt;4&gt;</twComp><twBEL>div2/counter_clk&lt;4&gt;_rt</twBEL><twBEL>div2/Mcount_counter_clk_xor&lt;4&gt;</twBEL><twBEL>div2/counter_clk_4</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>1.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Tdcmpc" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_DCM_CLK_MAIN/CLKIN" logResource="i_DCM_CLK_MAIN/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="LCK1_BUF"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tdcmpco" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_DCM_CLK_MAIN/CLK0" logResource="i_DCM_CLK_MAIN/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="CLK_MAIN"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tdcmpco" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_DCM_CLK_MAIN/CLK180" logResource="i_DCM_CLK_MAIN/CLK180" locationPin="DCM_X0Y1.CLK180" clockNet="CLK_MAIN_180"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;</twConstName><twItemCnt>54756</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1173</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.936</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0 (H17.O1), 4 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.784</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/read_state_1</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twTotPathDel>7.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/read_state_1</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X43Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/read_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.405</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp><twBEL>i_out_fifo/i_sram_fifo/write_sram_inv1</twBEL></twPathDel><twPathDel><twSite>H17.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp></twPathDel><twPathDel><twSite>H17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>SRAM_WE_B</twComp><twBEL>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>5.460</twRouteDel><twTotDel>7.216</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">BUS_CLK</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.250</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twTotPathDel>4.750</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X67Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp><twBEL>i_out_fifo/i_sram_fifo/write_sram_inv1</twBEL></twPathDel><twPathDel><twSite>H17.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp></twPathDel><twPathDel><twSite>H17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>SRAM_WE_B</twComp><twBEL>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>4.750</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">BUS_CLK</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.273</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/read_state_0</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twTotPathDel>3.727</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/read_state_0</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X72Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/read_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp><twBEL>i_out_fifo/i_sram_fifo/write_sram_inv1</twBEL></twPathDel><twPathDel><twSite>H17.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp></twPathDel><twPathDel><twSite>H17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>SRAM_WE_B</twComp><twBEL>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>1.971</twRouteDel><twTotDel>3.727</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">BUS_CLK</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="78" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B (RAMB16_X1Y8.ADDRB12), 78 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.064</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twTotPathDel>16.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X63Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/full_addsub0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;6&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y70.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_lut&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.424</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_pointer_or0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/empty_mux0000110</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.673</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twBEL></twPathDel><twLogDel>4.347</twLogDel><twRouteDel>12.589</twRouteDel><twTotDel>16.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.146</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2</twSrc><twDest BELType="RAM">i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twTotPathDel>16.854</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2</twSrc><twDest BELType='RAM'>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X63Y63.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_lut&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/full_addsub0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;6&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y70.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_lut&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.424</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_pointer_or0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/empty_mux0000110</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.673</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twBEL></twPathDel><twLogDel>4.347</twLogDel><twRouteDel>12.507</twRouteDel><twTotDel>16.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.321</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twTotPathDel>16.679</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X63Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/full_addsub0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;6&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y69.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y69.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;3&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_lut&lt;3&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y70.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.424</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_pointer_or0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/empty_mux0000110</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.673</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twBEL></twPathDel><twLogDel>4.129</twLogDel><twRouteDel>12.550</twRouteDel><twTotDel>16.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="86" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B (RAMB16_X1Y8.ADDRB10), 86 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.429</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twTotPathDel>16.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X63Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/full_addsub0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;6&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y70.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_lut&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.424</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_pointer_or0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/empty_mux0000110</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.305</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twBEL></twPathDel><twLogDel>4.397</twLogDel><twRouteDel>12.174</twRouteDel><twTotDel>16.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.511</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2</twSrc><twDest BELType="RAM">i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twTotPathDel>16.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2</twSrc><twDest BELType='RAM'>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X63Y63.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_lut&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/full_addsub0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;6&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y70.XB</twSite><twDelType>Topxb</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_lut&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.424</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_pointer_or0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/empty_mux0000110</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.305</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twBEL></twPathDel><twLogDel>4.397</twLogDel><twRouteDel>12.092</twRouteDel><twTotDel>16.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.686</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twTotPathDel>16.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X63Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X63Y62.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/full_addsub0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N14</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Madd_full_addsub0000_xor&lt;6&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y69.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y69.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;3&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_lut&lt;3&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y70.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.424</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mcompar_full_cmp_eq0002_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_pointer_or0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/empty_mux0000110</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.305</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/rd_tmp&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/Mram_mem2.B</twBEL></twPathDel><twLogDel>4.179</twLogDel><twRouteDel>12.135</twRouteDel><twTotDel>16.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2 (SLICE_X23Y37.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X23Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y37.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2 (SLICE_X31Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1 (SLICE_X31Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y54.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tbpwl" slack="17.624" period="20.000" constraintValue="10.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="BUS_CLK"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tbpwh" slack="17.624" period="20.000" constraintValue="10.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="BUS_CLK"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tbp" slack="17.624" period="20.000" constraintValue="20.000" deviceLimit="2.376" freqLimit="420.875" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="BUS_CLK"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_MAIN = PERIOD TIMEGRP &quot;CLK_MAIN&quot; TS_LCK HIGH 50%;</twConstName><twItemCnt>35660</twItemCnt><twErrCntSetup>56</twErrCntSetup><twErrCntEndPt>56</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>347</twEndPtCnt><twPathErrCnt>56</twPathErrCnt><twMinPer>15.384</twMinPer></twConstHead><twPathRptBanner iPaths="69" iCriticalPaths="1" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4 (SLICE_X13Y30.SR), 69 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.692</twSlack><twSrc BELType="FF">EN_SEQ_SYNC</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twDest><twTotPathDel>5.339</twTotPathDel><twClkSkew dest = "1.702" src = "4.055">2.353</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EN_SEQ_SYNC</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X14Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>EN_SEQ_SYNC</twComp><twBEL>EN_SEQ_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>EN_SEQ_SYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/START_SYNC1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/RST_SYNC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twBEL></twPathDel><twLogDel>3.005</twLogDel><twRouteDel>2.334</twRouteDel><twTotDel>5.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twDest><twTotPathDel>9.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X12Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.106</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twBEL></twPathDel><twLogDel>3.624</twLogDel><twRouteDel>5.663</twRouteDel><twTotDel>9.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twDest><twTotPathDel>9.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X12Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;14&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_4</twBEL></twPathDel><twLogDel>3.530</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>9.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69" iCriticalPaths="1" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5 (SLICE_X13Y30.SR), 69 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.692</twSlack><twSrc BELType="FF">EN_SEQ_SYNC</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twDest><twTotPathDel>5.339</twTotPathDel><twClkSkew dest = "1.702" src = "4.055">2.353</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EN_SEQ_SYNC</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X14Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>EN_SEQ_SYNC</twComp><twBEL>EN_SEQ_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>EN_SEQ_SYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/START_SYNC1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/RST_SYNC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twBEL></twPathDel><twLogDel>3.005</twLogDel><twRouteDel>2.334</twRouteDel><twTotDel>5.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twDest><twTotPathDel>9.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X12Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.106</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twBEL></twPathDel><twLogDel>3.624</twLogDel><twRouteDel>5.663</twRouteDel><twTotDel>9.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twDest><twTotPathDel>9.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X12Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;14&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_5</twBEL></twPathDel><twLogDel>3.530</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>9.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69" iCriticalPaths="1" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6 (SLICE_X13Y31.SR), 69 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.677</twSlack><twSrc BELType="FF">EN_SEQ_SYNC</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twDest><twTotPathDel>5.324</twTotPathDel><twClkSkew dest = "1.702" src = "4.055">2.353</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EN_SEQ_SYNC</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X14Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>EN_SEQ_SYNC</twComp><twBEL>EN_SEQ_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>EN_SEQ_SYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/START_SYNC1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/RST_SYNC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twBEL></twPathDel><twLogDel>3.005</twLogDel><twRouteDel>2.319</twRouteDel><twTotDel>5.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.728</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twDest><twTotPathDel>9.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X12Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/out_bit_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.106</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twBEL></twPathDel><twLogDel>3.624</twLogDel><twRouteDel>5.648</twRouteDel><twTotDel>9.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.950</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twDest><twTotPathDel>9.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X12Y33.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;14&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/out_bit_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/out_bit_cnt&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y23.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_REP_START_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.F2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_6</twBEL></twPathDel><twLogDel>3.530</twLogDel><twRouteDel>5.520</twRouteDel><twTotDel>9.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_MAIN = PERIOD TIMEGRP &quot;CLK_MAIN&quot; TS_LCK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X22Y36.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X22Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2 (SLICE_X21Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_2 (SLICE_X17Y35.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X17Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/start_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_MAIN = PERIOD TIMEGRP &quot;CLK_MAIN&quot; TS_LCK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINLOWPULSE" name="Tbpwl" slack="7.624" period="10.000" constraintValue="5.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="i_seq_gen/i_seq_gen_core/SEQ_CLK"/><twPinLimit anchorID="107" type="MINHIGHPULSE" name="Tbpwh" slack="7.624" period="10.000" constraintValue="5.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="i_seq_gen/i_seq_gen_core/SEQ_CLK"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tbp" slack="7.624" period="10.000" constraintValue="10.000" deviceLimit="2.376" freqLimit="420.875" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="i_seq_gen/i_seq_gen_core/SEQ_CLK"/></twPinLimitRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_MAIN_180 = PERIOD TIMEGRP &quot;CLK_MAIN_180&quot; TS_LCK PHASE 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.987</twMinPer></twConstHead><twPinLimitRpt anchorID="110"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_MAIN_180 = PERIOD TIMEGRP &quot;CLK_MAIN_180&quot; TS_LCK PHASE 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="111" type="MINPERIOD" name="Tdcmpc" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_DCM_CLK_SPI/CLKIN" logResource="i_DCM_CLK_SPI/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="CLK_MAIN_180"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tdcmpco" slack="4.013" period="10.000" constraintValue="10.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_DCM_CLK_SPI/CLK0" logResource="i_DCM_CLK_SPI/CLK0" locationPin="DCM_X1Y1.CLK0" clockNet="CLK_MAIN_180_OUT"/><twPinLimit anchorID="113" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.824" period="10.000" constraintValue="5.000" deviceLimit="2.088" physResource="i_DCM_CLK_SPI/CLKIN" logResource="i_DCM_CLK_SPI/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="CLK_MAIN_180"/></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_CLK_SPI = PERIOD TIMEGRP &quot;CLK_SPI&quot; TS_CLK_MAIN_180 * 2 HIGH 50%;</twConstName><twItemCnt>1193</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>411</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.860</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (SLICE_X31Y52.F2), 12 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>4.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;2&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>2.763</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>4.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.241</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>6.728</twTotPathDel><twClkSkew dest = "0.437" src = "0.468">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X29Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write121</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;2&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>3.556</twLogDel><twRouteDel>3.172</twRouteDel><twTotDel>6.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.742</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_3</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>6.241</twTotPathDel><twClkSkew dest = "0.437" src = "0.454">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_3</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;3&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write121</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;2&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>3.556</twLogDel><twRouteDel>2.685</twRouteDel><twTotDel>6.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (SLICE_X31Y52.F3), 24 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.561</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>4.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>3.192</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>4.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.385</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>3.615</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>2.663</twLogDel><twRouteDel>0.952</twRouteDel><twTotDel>3.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.767</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>6.202</twTotPathDel><twClkSkew dest = "0.437" src = "0.468">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write121</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val3</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>3.985</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>6.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0 (SLICE_X32Y40.CE), 16 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.609</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twDest><twTotPathDel>4.391</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_seq_gen/i_seq_gen_core/SEQ_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/SEQ_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/SEQ_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twBEL></twPathDel><twLogDel>2.208</twLogDel><twRouteDel>2.183</twRouteDel><twTotDel>4.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.748</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twDest><twTotPathDel>6.154</twTotPathDel><twClkSkew dest = "0.698" src = "0.796">0.098</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write121</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twBEL></twPathDel><twLogDel>3.001</twLogDel><twRouteDel>3.153</twRouteDel><twTotDel>6.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.249</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_3</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twDest><twTotPathDel>5.667</twTotPathDel><twClkSkew dest = "0.698" src = "0.782">0.084</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_3</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;3&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/bit_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write121</twBEL><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write12</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write23</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and0000</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/LOST_DATA_CNT_0</twBEL></twPathDel><twLogDel>3.001</twLogDel><twRouteDel>2.666</twRouteDel><twTotDel>5.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_SPI = PERIOD TIMEGRP &quot;CLK_SPI&quot; TS_CLK_MAIN_180 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_2 (SLICE_X33Y54.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_2</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_2</twDest><twTotPathDel>0.738</twTotPathDel><twClkSkew dest = "0.401" src = "0.347">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_2</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr&lt;2&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.442</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr&lt;2&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_2</twBEL></twPathDel><twLogDel>0.296</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_1 (SLICE_X32Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_1</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_1</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_1</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X33Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/cdc_sync_wq1_rptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/sync_r2w_inst/wq2_rptr_1</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_2 (SLICE_X30Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">MULTI_IO_6_OBUF</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_SPI = PERIOD TIMEGRP &quot;CLK_SPI&quot; TS_CLK_MAIN_180 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINLOWPULSE" name="Twpl" slack="18.316" period="20.000" constraintValue="10.000" deviceLimit="0.842" physResource="i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/data_in&lt;9&gt;/CLK" logResource="i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem10.SLICEM_F/WS" locationPin="SLICE_X28Y53.CLK" clockNet="MULTI_IO_6_OBUF"/><twPinLimit anchorID="141" type="MINHIGHPULSE" name="Twph" slack="18.316" period="20.000" constraintValue="10.000" deviceLimit="0.842" physResource="i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/data_in&lt;9&gt;/CLK" logResource="i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem10.SLICEM_F/WS" locationPin="SLICE_X28Y53.CLK" clockNet="MULTI_IO_6_OBUF"/><twPinLimit anchorID="142" type="MINPERIOD" name="Tcp" slack="18.316" period="20.000" constraintValue="20.000" deviceLimit="1.684" freqLimit="593.824" physResource="i_fast_spi_rx/i_fast_spi_rx_core/fifo_i/data_in&lt;9&gt;/CLK" logResource="i_fast_spi_rx/i_fast_spi_rx_core/cdc_syncfifo_i/cdc_fifomem_inst/Mram_cdc_mem10.SLICEM_F/WS" locationPin="SLICE_X28Y53.CLK" clockNet="MULTI_IO_6_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="143" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>38</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.762</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/Mram_.mem1.A (RAMB16_X0Y2.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.762</twSlack><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twClkDel>1.567</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;0&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIA0</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">4.712</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>4.712</twRouteDel><twTotDel>5.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>1.567</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_9_0 (SLICE_X19Y28.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.176</twSlack><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_9_0</twDest><twClkDel>1.360</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_9_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;0&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_9_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">4.285</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_9_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_9_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.285</twRouteDel><twTotDel>5.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_9_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.056</twRouteDel><twTotDel>1.360</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_12_0 (SLICE_X11Y22.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.371</twSlack><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_12_0</twDest><twClkDel>1.558</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_12_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;0&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_12_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">4.288</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_12_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_12_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.288</twRouteDel><twTotDel>5.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_12_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.254</twRouteDel><twTotDel>1.558</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_0 (SLICE_X45Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twUnconstOffIn anchorID="151" twDataPathType="twDataPathMinDelay"><twOff>-0.179</twOff><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">1.370</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_1</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_0</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.370</twRouteDel><twTotDel>1.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.663</twRouteDel><twTotDel>1.871</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_0 (SLICE_X48Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twUnconstOffIn anchorID="153" twDataPathType="twDataPathMinDelay"><twOff>0.262</twOff><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">1.835</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_1</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_0</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.835</twRouteDel><twTotDel>2.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>1.895</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_0 (SLICE_X40Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twUnconstOffIn anchorID="155" twDataPathType="twDataPathMinDelay"><twOff>0.318</twOff><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">1.672</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_1</twComp><twBEL>i_gpio/DIRECTION_DATA_0_0</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.672</twRouteDel><twTotDel>1.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>1.676</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="156" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.770</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;0&gt; (T12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffOut anchorID="158" twDataPathType="twDataPathMaxDelay"><twSlack>0.770</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.914</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem1</twClkDest><twDataDel>12.316</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem1</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>1.914</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>N285</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>8.416</twLogDel><twRouteDel>3.900</twRouteDel><twTotDel>12.316</twTotDel><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="159"><twConstOffOut anchorID="160" twDataPathType="twDataPathMaxDelay"><twSlack>1.038</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>12.254</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>N285</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>7.854</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>12.254</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="161"><twConstOffOut anchorID="162" twDataPathType="twDataPathMaxDelay"><twSlack>1.394</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.927</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>N285</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>8.401</twLogDel><twRouteDel>3.526</twRouteDel><twTotDel>11.927</twTotDel><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;0&gt; (T12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstOffOut anchorID="164" twDataPathType="twDataPathMinDelay"><twSlack>10.099</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_0</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.390</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;0&gt;</twClkDest><twDataDel>8.709</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;0&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>1.390</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_0</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;0&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N285</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>N285</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>6.149</twLogDel><twRouteDel>2.560</twRouteDel><twTotDel>8.709</twTotDel><twPctLog>70.6</twPctLog><twPctRoute>29.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="165"><twConstOffOut anchorID="166" twDataPathType="twDataPathMinDelay"><twSlack>9.143</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.551</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twClkDest><twDataDel>7.592</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>1.551</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X48Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>7.592</twTotDel><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="167"><twConstOffOut anchorID="168" twDataPathType="twDataPathMinDelay"><twSlack>8.594</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_0</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.384</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;0&gt;</twClkDest><twDataDel>7.210</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;0&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>1.384</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_0</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X40Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;0&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N225</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.404</twRouteDel><twTotDel>7.210</twTotDel><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="169" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.164</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_22_1 (SLICE_X26Y10.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.164</twSlack><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_22_1</twDest><twClkDel>1.367</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_22_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;1&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_22_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.355</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_22_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_22_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.355</twRouteDel><twTotDel>5.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_22_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>1.367</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_19_1 (SLICE_X26Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.164</twSlack><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_19_1</twDest><twClkDel>1.367</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_19_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;1&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_19_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.355</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_19_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_19_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.355</twRouteDel><twTotDel>5.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_19_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>1.367</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_8_1 (SLICE_X17Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.340</twSlack><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_8_1</twDest><twClkDel>1.403</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_8_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;1&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_8_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.215</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_8_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_8_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.215</twRouteDel><twTotDel>5.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_8_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.099</twRouteDel><twTotDel>1.403</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_1 (SLICE_X49Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twUnconstOffIn anchorID="177" twDataPathType="twDataPathMinDelay"><twOff>-0.140</twOff><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.320</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_1</twComp><twBEL>i_gpio/OUTPUT_DATA_0_1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>1.741</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_1 (SLICE_X45Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twUnconstOffIn anchorID="179" twDataPathType="twDataPathMinDelay"><twOff>0.026</twOff><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.616</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_1</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.616</twRouteDel><twTotDel>1.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.663</twRouteDel><twTotDel>1.871</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_1 (SLICE_X40Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstOffIn anchorID="181" twDataPathType="twDataPathMinDelay"><twOff>0.172</twOff><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.567</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_1</twComp><twBEL>i_gpio/DIRECTION_DATA_0_1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.567</twRouteDel><twTotDel>1.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>1.676</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="182" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.803</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;1&gt; (R12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="183"><twConstOffOut anchorID="184" twDataPathType="twDataPathMaxDelay"><twSlack>0.803</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.914</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem1</twClkDest><twDataDel>12.283</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem1</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>1.914</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>3.767</twRouteDel><twTotDel>12.283</twTotDel><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="185"><twConstOffOut anchorID="186" twDataPathType="twDataPathMaxDelay"><twSlack>1.214</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>12.078</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>7.954</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>12.078</twTotDel><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="187"><twConstOffOut anchorID="188" twDataPathType="twDataPathMaxDelay"><twSlack>1.342</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.979</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>11.979</twTotDel><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;1&gt; (R12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffOut anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>9.824</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_1</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.403</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;1&gt;</twClkDest><twDataDel>8.421</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;1&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.099</twRouteDel><twTotDel>1.403</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_1</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;1&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N283</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>N283</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>6.229</twLogDel><twRouteDel>2.192</twRouteDel><twTotDel>8.421</twTotDel><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="191"><twConstOffOut anchorID="192" twDataPathType="twDataPathMinDelay"><twSlack>8.976</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.390</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twClkDest><twDataDel>7.586</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>1.390</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X48Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N223</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>7.586</twTotDel><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="193"><twConstOffOut anchorID="194" twDataPathType="twDataPathMinDelay"><twSlack>8.335</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_1</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.378</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;1&gt;</twClkDest><twDataDel>6.957</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;1&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.074</twRouteDel><twTotDel>1.378</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_1</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X45Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N223</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.151</twRouteDel><twTotDel>6.957</twTotDel><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="195" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.191</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_25_2 (SLICE_X19Y6.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.191</twSlack><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_25_2</twDest><twClkDel>1.318</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_25_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;2&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_25_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y6.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.228</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_25_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_25_2</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.228</twRouteDel><twTotDel>5.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_25_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.014</twRouteDel><twTotDel>1.318</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_3_2 (SLICE_X18Y30.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.245</twSlack><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_3_2</twDest><twClkDel>1.320</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_3_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;2&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.176</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_3_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_3_2</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.176</twRouteDel><twTotDel>5.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>1.320</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_30_2 (SLICE_X18Y8.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.442</twSlack><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_30_2</twDest><twClkDel>1.317</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_30_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;2&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_30_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.976</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_30_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_30_2</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.976</twRouteDel><twTotDel>4.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_30_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>1.317</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_2 (SLICE_X44Y8.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twUnconstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twOff>-0.594</twOff><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.752</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_3</twComp><twBEL>i_gpio/DIRECTION_DATA_0_2</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.752</twRouteDel><twTotDel>1.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>1.668</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_2 (SLICE_X47Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twUnconstOffIn anchorID="205" twDataPathType="twDataPathMinDelay"><twOff>0.009</twOff><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.559</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_2</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.559</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.664</twRouteDel><twTotDel>1.872</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_13_2 (SLICE_X19Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twUnconstOffIn anchorID="207" twDataPathType="twDataPathMinDelay"><twOff>0.497</twOff><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_13_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">2.055</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_13_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_13_2</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>2.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.672</twRouteDel><twTotDel>1.880</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="208" twConstType="OFFSETOUTDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.875</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;2&gt; (N11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstOffOut anchorID="210" twDataPathType="twDataPathMaxDelay"><twSlack>0.875</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.800</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem2</twClkDest><twDataDel>12.325</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem2</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>1.800</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem2</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>N281</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>3.809</twRouteDel><twTotDel>12.325</twTotDel><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="211"><twConstOffOut anchorID="212" twDataPathType="twDataPathMaxDelay"><twSlack>1.590</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>11.702</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>N281</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>7.954</twLogDel><twRouteDel>3.748</twRouteDel><twTotDel>11.702</twTotDel><twPctLog>68.0</twPctLog><twPctRoute>32.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="213"><twConstOffOut anchorID="214" twDataPathType="twDataPathMaxDelay"><twSlack>1.832</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.489</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>N281</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>11.489</twTotDel><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;2&gt; (N11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffOut anchorID="216" twDataPathType="twDataPathMinDelay"><twSlack>9.797</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_2</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.535</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>8.262</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.231</twRouteDel><twTotDel>1.535</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_2</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N281</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>N281</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>8.262</twTotDel><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="217"><twConstOffOut anchorID="218" twDataPathType="twDataPathMinDelay"><twSlack>8.746</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.515</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twClkDest><twDataDel>7.231</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.211</twRouteDel><twTotDel>1.515</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X47Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N221</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>7.231</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="219"><twConstOffOut anchorID="220" twDataPathType="twDataPathMinDelay"><twSlack>8.173</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_2</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.358</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>6.815</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>1.358</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_2</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X45Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y1.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N221</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.009</twRouteDel><twTotDel>6.815</twTotDel><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="221" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.568</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_26_3 (SLICE_X19Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.568</twSlack><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_26_3</twDest><twClkDel>1.317</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_26_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;3&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_26_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.901</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_26_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_26_3</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.901</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_26_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>1.317</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/Mram_.mem2.A (RAMB16_X0Y3.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.694</twSlack><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twClkDel>1.470</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem2</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;3&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.DIA1</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.683</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem2</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>3.683</twRouteDel><twTotDel>4.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>1.470</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_13_3 (SLICE_X19Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.810</twSlack><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_13_3</twDest><twClkDel>1.539</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_13_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;3&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.881</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_13_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_13_3</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.881</twRouteDel><twTotDel>4.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.235</twRouteDel><twTotDel>1.539</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_3 (SLICE_X44Y8.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twUnconstOffIn anchorID="229" twDataPathType="twDataPathMinDelay"><twOff>-0.638</twOff><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.749</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_3</twComp><twBEL>i_gpio/DIRECTION_DATA_0_3</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.749</twRouteDel><twTotDel>1.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>1.668</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_3 (SLICE_X47Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twUnconstOffIn anchorID="231" twDataPathType="twDataPathMinDelay"><twOff>-0.049</twOff><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.542</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_3</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>1.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.664</twRouteDel><twTotDel>1.872</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_3 (SLICE_X51Y23.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twUnconstOffIn anchorID="233" twDataPathType="twDataPathMinDelay"><twOff>0.505</twOff><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">2.018</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_3</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>1.794</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="234" twConstType="OFFSETOUTDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.951</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;3&gt; (P11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstOffOut anchorID="236" twDataPathType="twDataPathMaxDelay"><twSlack>0.951</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.800</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem2</twClkDest><twDataDel>12.249</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem2</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>1.800</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem2</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>N279</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>8.366</twLogDel><twRouteDel>3.883</twRouteDel><twTotDel>12.249</twTotDel><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="237"><twConstOffOut anchorID="238" twDataPathType="twDataPathMaxDelay"><twSlack>1.381</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>11.911</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>N279</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>7.804</twLogDel><twRouteDel>4.107</twRouteDel><twTotDel>11.911</twTotDel><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="239"><twConstOffOut anchorID="240" twDataPathType="twDataPathMaxDelay"><twSlack>1.498</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.823</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>N279</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>8.351</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>11.823</twTotDel><twPctLog>70.6</twPctLog><twPctRoute>29.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;3&gt; (P11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstOffOut anchorID="242" twDataPathType="twDataPathMinDelay"><twSlack>9.773</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_3</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.367</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twClkDest><twDataDel>8.406</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>1.367</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_3</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N279</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>N279</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>6.109</twLogDel><twRouteDel>2.297</twRouteDel><twTotDel>8.406</twTotDel><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="243"><twConstOffOut anchorID="244" twDataPathType="twDataPathMinDelay"><twSlack>9.067</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.490</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>7.577</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>1.490</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.851</twRouteDel><twTotDel>7.577</twTotDel><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="245"><twConstOffOut anchorID="246" twDataPathType="twDataPathMinDelay"><twSlack>8.631</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_3</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.358</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>7.273</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>1.358</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_3</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X45Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N219</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>7.273</twTotDel><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="247" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.409</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_25_4 (SLICE_X15Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.409</twSlack><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_25_4</twDest><twClkDel>1.342</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_25_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;4&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_25_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.034</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y7.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_25_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_25_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.034</twRouteDel><twTotDel>4.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_25_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.038</twRouteDel><twTotDel>1.342</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_22_4 (SLICE_X14Y2.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.425</twSlack><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_22_4</twDest><twClkDel>1.384</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_22_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;4&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_22_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y2.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.060</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y2.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_22_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_22_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.060</twRouteDel><twTotDel>4.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_22_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>1.384</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_21_4 (SLICE_X10Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.446</twSlack><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_21_4</twDest><twClkDel>1.361</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_21_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;4&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_21_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.016</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_21_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_21_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.016</twRouteDel><twTotDel>4.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_21_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>1.361</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_4 (SLICE_X36Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twUnconstOffIn anchorID="255" twDataPathType="twDataPathMinDelay"><twOff>-0.587</twOff><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.762</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_5</twComp><twBEL>i_gpio/OUTPUT_DATA_0_4</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.762</twRouteDel><twTotDel>1.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>1.671</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_4 (SLICE_X37Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twUnconstOffIn anchorID="257" twDataPathType="twDataPathMinDelay"><twOff>-0.176</twOff><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.202</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_5</twComp><twBEL>i_gpio/DIRECTION_DATA_0_4</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>1.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>1.700</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_4 (SLICE_X48Y22.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twUnconstOffIn anchorID="259" twDataPathType="twDataPathMinDelay"><twOff>-0.070</twOff><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.448</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_5</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_4</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.448</twRouteDel><twTotDel>1.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.632</twRouteDel><twTotDel>1.840</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="260" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.800</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;4&gt; (U9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstOffOut anchorID="262" twDataPathType="twDataPathMaxDelay"><twSlack>0.800</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.767</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem3</twClkDest><twDataDel>12.433</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem3</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.559</twRouteDel><twTotDel>1.767</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem3</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>N277</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>8.366</twLogDel><twRouteDel>4.067</twRouteDel><twTotDel>12.433</twTotDel><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="263"><twConstOffOut anchorID="264" twDataPathType="twDataPathMaxDelay"><twSlack>1.694</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.627</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>N277</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>8.351</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>11.627</twTotDel><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="265"><twConstOffOut anchorID="266" twDataPathType="twDataPathMaxDelay"><twSlack>1.699</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>11.593</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>N277</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>8.237</twLogDel><twRouteDel>3.356</twRouteDel><twTotDel>11.593</twTotDel><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;4&gt; (U9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstOffOut anchorID="268" twDataPathType="twDataPathMinDelay"><twSlack>9.443</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.367</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twClkDest><twDataDel>8.076</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>1.367</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N277</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>N277</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>6.109</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>8.076</twTotDel><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="269"><twConstOffOut anchorID="270" twDataPathType="twDataPathMinDelay"><twSlack>9.219</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_4</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.515</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;4&gt;</twClkDest><twDataDel>7.704</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;4&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.211</twRouteDel><twTotDel>1.515</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_4</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>7.704</twTotDel><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="271"><twConstOffOut anchorID="272" twDataPathType="twDataPathMinDelay"><twSlack>8.060</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_4</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.386</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>6.674</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.082</twRouteDel><twTotDel>1.386</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_4</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N217</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>6.674</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="273" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.652</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_3_5 (SLICE_X9Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.652</twSlack><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_3_5</twDest><twClkDel>1.365</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_3_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;5&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.865</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_3_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_3_5</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.865</twRouteDel><twTotDel>4.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>1.365</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_9_5 (SLICE_X17Y29.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="276"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.782</twSlack><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_9_5</twDest><twClkDel>1.365</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_9_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;5&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_9_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.735</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_9_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_9_5</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.735</twRouteDel><twTotDel>4.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_9_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>1.365</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_8_5 (SLICE_X9Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="278"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.832</twSlack><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_8_5</twDest><twClkDel>1.430</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_8_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;5&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_8_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.750</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_8_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_8_5</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>4.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_8_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.126</twRouteDel><twTotDel>1.430</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_5 (SLICE_X37Y5.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="280"><twUnconstOffIn anchorID="281" twDataPathType="twDataPathMinDelay"><twOff>-0.429</twOff><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.990</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_5</twComp><twBEL>i_gpio/DIRECTION_DATA_0_5</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>1.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>1.700</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_5 (SLICE_X36Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="282"><twUnconstOffIn anchorID="283" twDataPathType="twDataPathMinDelay"><twOff>-0.404</twOff><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.986</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_5</twComp><twBEL>i_gpio/OUTPUT_DATA_0_5</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.986</twRouteDel><twTotDel>1.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>1.671</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_5 (SLICE_X49Y20.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twUnconstOffIn anchorID="285" twDataPathType="twDataPathMinDelay"><twOff>-0.162</twOff><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y20.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.429</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_5</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_5</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>1.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.664</twRouteDel><twTotDel>1.872</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="286" twConstType="OFFSETOUTDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.841</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;5&gt; (V9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="287"><twConstOffOut anchorID="288" twDataPathType="twDataPathMaxDelay"><twSlack>0.841</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.767</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem3</twClkDest><twDataDel>12.392</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem3</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.559</twRouteDel><twTotDel>1.767</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem3</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.258</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>N275</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>3.876</twRouteDel><twTotDel>12.392</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="289"><twConstOffOut anchorID="290" twDataPathType="twDataPathMaxDelay"><twSlack>1.447</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.874</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>N275</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>3.373</twRouteDel><twTotDel>11.874</twTotDel><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="291"><twConstOffOut anchorID="292" twDataPathType="twDataPathMaxDelay"><twSlack>1.452</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>11.840</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>N275</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>8.387</twLogDel><twRouteDel>3.453</twRouteDel><twTotDel>11.840</twTotDel><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;5&gt; (V9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstOffOut anchorID="294" twDataPathType="twDataPathMinDelay"><twSlack>9.623</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.357</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twClkDest><twDataDel>8.266</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.053</twRouteDel><twTotDel>1.357</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N275</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>N275</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>6.229</twLogDel><twRouteDel>2.037</twRouteDel><twTotDel>8.266</twTotDel><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="295"><twConstOffOut anchorID="296" twDataPathType="twDataPathMinDelay"><twSlack>9.252</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.551</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>7.701</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>1.551</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X49Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N215</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.895</twRouteDel><twTotDel>7.701</twTotDel><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="297"><twConstOffOut anchorID="298" twDataPathType="twDataPathMinDelay"><twSlack>7.921</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.386</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>6.535</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.082</twRouteDel><twTotDel>1.386</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N215</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>0.729</twRouteDel><twTotDel>6.535</twTotDel><twPctLog>88.8</twPctLog><twPctRoute>11.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="299" twConstType="OFFSETINDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.525</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_6 (SLICE_X48Y24.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.525</twSlack><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_6</twDest><twClkDel>1.467</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/status_regs_2_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;6&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y24.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.043</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_7</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_6</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.043</twRouteDel><twTotDel>4.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.163</twRouteDel><twTotDel>1.467</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_3_6 (SLICE_X8Y28.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.732</twSlack><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_3_6</twDest><twClkDel>1.396</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_3_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;6&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.765</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_3_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_3_6</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.765</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>1.396</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_6 (SLICE_X49Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="304"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.191</twSlack><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_6</twDest><twClkDel>1.532</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/status_regs_1_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;6&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.442</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_7</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_6</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.442</twRouteDel><twTotDel>4.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.228</twRouteDel><twTotDel>1.532</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_6 (SLICE_X37Y6.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="306"><twUnconstOffIn anchorID="307" twDataPathType="twDataPathMinDelay"><twOff>-0.373</twOff><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_6</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.980</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_7</twComp><twBEL>i_gpio/DIRECTION_DATA_0_6</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.980</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>1.675</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_6 (SLICE_X36Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twUnconstOffIn anchorID="309" twDataPathType="twDataPathMinDelay"><twOff>-0.281</twOff><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_6</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.072</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_7</twComp><twBEL>i_gpio/OUTPUT_DATA_0_6</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.072</twRouteDel><twTotDel>1.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>1.675</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_24_6 (SLICE_X12Y14.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="310"><twUnconstOffIn anchorID="311" twDataPathType="twDataPathMinDelay"><twOff>0.063</twOff><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_24_6</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_24_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.459</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_24_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_24_6</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.459</twRouteDel><twTotDel>1.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_24_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>1.718</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="312" twConstType="OFFSETOUTDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>7.073</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;6&gt; (R7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="313"><twConstOffOut anchorID="314" twDataPathType="twDataPathMaxDelay"><twSlack>2.073</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.248</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>2.747</twRouteDel><twTotDel>11.248</twTotDel><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="315"><twConstOffOut anchorID="316" twDataPathType="twDataPathMaxDelay"><twSlack>2.078</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>11.214</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>8.387</twLogDel><twRouteDel>2.827</twRouteDel><twTotDel>11.214</twTotDel><twPctLog>74.8</twPctLog><twPctRoute>25.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="317"><twConstOffOut anchorID="318" twDataPathType="twDataPathMaxDelay"><twSlack>2.092</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.685</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;5&gt;</twClkDest><twDataDel>11.223</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.477</twRouteDel><twTotDel>1.685</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X30Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;5&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;5&gt;_rt.1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;0&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>8.491</twLogDel><twRouteDel>2.732</twRouteDel><twTotDel>11.223</twTotDel><twPctLog>75.7</twPctLog><twPctRoute>24.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;6&gt; (R7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="319"><twConstOffOut anchorID="320" twDataPathType="twDataPathMinDelay"><twSlack>9.365</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twClkDest><twDataDel>7.991</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>6.229</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>7.991</twTotDel><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="321"><twConstOffOut anchorID="322" twDataPathType="twDataPathMinDelay"><twSlack>9.131</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.535</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>7.596</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.231</twRouteDel><twTotDel>1.535</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X32Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N273</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.790</twRouteDel><twTotDel>7.596</twTotDel><twPctLog>76.4</twPctLog><twPctRoute>23.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="323"><twConstOffOut anchorID="324" twDataPathType="twDataPathMinDelay"><twSlack>8.561</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.364</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>7.197</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.060</twRouteDel><twTotDel>1.364</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y6.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;7&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N213</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>7.197</twTotDel><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="325" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.572</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_30_7 (SLICE_X10Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="326"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.572</twSlack><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_30_7</twDest><twClkDel>1.418</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_30_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;7&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_30_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.998</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_30_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_30_7</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_30_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>1.418</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_31_7 (SLICE_X10Y15.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="328"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.572</twSlack><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_31_7</twDest><twClkDel>1.418</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_31_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;7&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_31_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.998</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_31_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_31_7</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.998</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_31_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>1.418</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_20_7 (SLICE_X8Y13.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="330"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.743</twSlack><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_20_7</twDest><twClkDel>1.409</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_20_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;7&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_20_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.818</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_20_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_20_7</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.818</twRouteDel><twTotDel>4.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_20_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.105</twRouteDel><twTotDel>1.409</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_7 (SLICE_X36Y7.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twUnconstOffIn anchorID="333" twDataPathType="twDataPathMinDelay"><twOff>-0.083</twOff><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.311</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_7</twComp><twBEL>i_gpio/OUTPUT_DATA_0_7</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>1.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>1.675</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_1_7 (SLICE_X11Y16.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twUnconstOffIn anchorID="335" twDataPathType="twDataPathMinDelay"><twOff>0.122</twOff><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_1_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.839</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_1_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_1_7</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.839</twRouteDel><twTotDel>2.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_1_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>1.998</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_27_7 (SLICE_X11Y17.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twUnconstOffIn anchorID="337" twDataPathType="twDataPathMinDelay"><twOff>0.122</twOff><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_27_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_27_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y17.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.839</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y17.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_27_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_27_7</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.839</twRouteDel><twTotDel>2.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_27_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>1.998</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="338" twConstType="OFFSETOUTDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.612</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;7&gt; (T7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="339"><twConstOffOut anchorID="340" twDataPathType="twDataPathMaxDelay"><twSlack>1.612</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem4.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.756</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem4</twClkDest><twDataDel>11.632</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem4</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem4.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>1.756</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem4.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem4</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem4.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.807</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>N271</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>8.416</twLogDel><twRouteDel>3.216</twRouteDel><twTotDel>11.632</twTotDel><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="341"><twConstOffOut anchorID="342" twDataPathType="twDataPathMaxDelay"><twSlack>1.743</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.679</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.578</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>1.679</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X27Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>N271</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>8.401</twLogDel><twRouteDel>3.177</twRouteDel><twTotDel>11.578</twTotDel><twPctLog>72.6</twPctLog><twPctRoute>27.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="343"><twConstOffOut anchorID="344" twDataPathType="twDataPathMaxDelay"><twSlack>1.748</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.708</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twClkDest><twDataDel>11.544</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>1.708</twTotDel></twClkPath><twDataPath maxSiteLen="17"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y11.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>N271</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>8.287</twLogDel><twRouteDel>3.257</twRouteDel><twTotDel>11.544</twTotDel><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;7&gt; (T7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="345"><twConstOffOut anchorID="346" twDataPathType="twDataPathMinDelay"><twSlack>9.407</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twClkDest><twDataDel>8.033</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N271</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>N271</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>6.149</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>8.033</twTotDel><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="347"><twConstOffOut anchorID="348" twDataPathType="twDataPathMinDelay"><twSlack>8.763</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.541</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>7.222</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.237</twRouteDel><twTotDel>1.541</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X44Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N211</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>7.222</twTotDel><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="349"><twConstOffOut anchorID="350" twDataPathType="twDataPathMinDelay"><twSlack>8.295</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.364</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>6.931</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.060</twRouteDel><twTotDel>1.364</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;7&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N211</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.125</twRouteDel><twTotDel>6.931</twTotDel><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="351" twConstType="OFFSETINDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">COMP &quot;RD_B&quot; OFFSET = IN 10 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>58</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.178</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_21 (SLICE_X57Y30.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="352"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.178</twSlack><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_21</twDest><twClkDel>1.321</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;21&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>RD_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_21</twDest><twLogLvls>3</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.996</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;21&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_21</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>3.989</twRouteDel><twTotDel>6.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>1.321</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_20 (SLICE_X57Y30.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="354"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.178</twSlack><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_20</twDest><twClkDel>1.321</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;21&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>RD_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.996</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;21&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_20</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>3.989</twRouteDel><twTotDel>6.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>1.321</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_15 (SLICE_X56Y30.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="356"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.494</twSlack><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_15</twDest><twClkDel>1.321</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;15&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>RD_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N261</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.680</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;15&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_15</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>3.673</twRouteDel><twTotDel>5.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>1.321</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;RD_B&quot; OFFSET = IN 10 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fx2_to_bus/RD_B_FF (SLICE_X39Y6.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="358"><twUnconstOffIn anchorID="359" twDataPathType="twDataPathMinDelay"><twOff>-0.331</twOff><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_fx2_to_bus/RD_B_FF</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_fx2_to_bus/RD_B_FF</twDest><twLogLvls>1</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y6.BY</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">1.022</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_fx2_to_bus/RD_B_FF</twComp><twBEL>i_fx2_to_bus/RD_B_FF</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.022</twRouteDel><twTotDel>1.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fx2_to_bus/RD_B_FF</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>1.675</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/IP_DATA_OUT_5 (SLICE_X36Y5.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="360"><twUnconstOffIn anchorID="361" twDataPathType="twDataPathMinDelay"><twOff>0.547</twOff><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_gpio/IP_DATA_OUT_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp><twBEL>i_gpio/IP_DATA_OUT_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_5</twBEL></twPathDel><twLogDel>0.910</twLogDel><twRouteDel>1.337</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>1.700</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/IP_DATA_OUT_4 (SLICE_X36Y5.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="362"><twUnconstOffIn anchorID="363" twDataPathType="twDataPathMinDelay"><twOff>0.547</twOff><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_gpio/IP_DATA_OUT_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp><twBEL>i_gpio/IP_DATA_OUT_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y5.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_4</twBEL></twPathDel><twLogDel>0.910</twLogDel><twRouteDel>1.337</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>1.700</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="364" twConstType="OFFSETINDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">COMP &quot;WR_B&quot; OFFSET = IN 5 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>577</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>8.441</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/byte_to_read (SLICE_X50Y36.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="365"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.441</twSlack><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/byte_to_read</twDest><twClkDel>1.400</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/byte_to_read</twClkDest><twOff>15.000</twOff><twOffSrc>WR_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/byte_to_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N245</twComp><twBEL>i_out_fifo/i_sram_fifo/RST_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.370</twDelInfo><twComp>i_out_fifo/i_sram_fifo/RST</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>N173</twComp><twBEL>i_out_fifo/i_sram_fifo/byte_to_read_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.157</twDelInfo><twComp>i_out_fifo/i_sram_fifo/byte_to_read_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.892</twDelInfo><twComp>i_out_fifo/i_sram_fifo/byte_to_read</twComp><twBEL>i_out_fifo/i_sram_fifo/byte_to_read</twBEL></twPathDel><twLogDel>3.101</twLogDel><twRouteDel>9.858</twRouteDel><twTotDel>12.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/byte_to_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.096</twRouteDel><twTotDel>1.400</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_2_7 (SLICE_X11Y19.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="367"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.947</twSlack><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_2_7</twDest><twClkDel>1.623</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_2_7</twClkDest><twOff>15.000</twOff><twOffSrc>WR_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_2_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_9_not0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.007</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_not0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_2_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">3.188</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_2_7</twBEL></twPathDel><twLogDel>2.204</twLogDel><twRouteDel>10.472</twRouteDel><twTotDel>12.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_2_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.319</twRouteDel><twTotDel>1.623</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_2_6 (SLICE_X11Y19.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="369"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>3.947</twSlack><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_2_6</twDest><twClkDel>1.623</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_2_7</twClkDest><twOff>15.000</twOff><twOffSrc>WR_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_2_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">4.277</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_9_not0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.007</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/N17</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_not0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_2_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">3.188</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_2_6</twBEL></twPathDel><twLogDel>2.204</twLogDel><twRouteDel>10.472</twRouteDel><twTotDel>12.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_2_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.319</twRouteDel><twTotDel>1.623</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;WR_B&quot; OFFSET = IN 5 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_3 (SLICE_X44Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="371"><twUnconstOffIn anchorID="372" twDataPathType="twDataPathMinDelay"><twOff>0.226</twOff><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp><twBEL>i_gpio/RST1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>i_gpio/RST</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_3</twComp><twBEL>i_gpio/DIRECTION_DATA_0_3</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>1.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>1.668</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_2 (SLICE_X44Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="373"><twUnconstOffIn anchorID="374" twDataPathType="twDataPathMinDelay"><twOff>0.226</twOff><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp><twBEL>i_gpio/RST1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>i_gpio/RST</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y8.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_3</twComp><twBEL>i_gpio/DIRECTION_DATA_0_2</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>1.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>1.668</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_1 (SLICE_X40Y7.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="375"><twUnconstOffIn anchorID="376" twDataPathType="twDataPathMinDelay"><twOff>0.361</twOff><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp><twBEL>i_gpio/RST1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>i_gpio/RST</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y7.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_1</twComp><twBEL>i_gpio/DIRECTION_DATA_0_1</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>1.102</twRouteDel><twTotDel>2.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>1.676</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="377"><twConstRollup name="TS_FCLK_IN" fullName="TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.987" actualRollup="16.936" errors="0" errorRollup="0" items="0" itemsRollup="54756"/><twConstRollup name="TS_i_clkgen_CLK0" fullName="TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="16.936" actualRollup="N/A" errors="0" errorRollup="0" items="54756" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="378"><twConstRollup name="TS_LCK" fullName="TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="8.690" actualRollup="15.384" errors="0" errorRollup="56" items="1585" itemsRollup="36853"/><twConstRollup name="TS_CLK_MAIN" fullName="TS_CLK_MAIN = PERIOD TIMEGRP &quot;CLK_MAIN&quot; TS_LCK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="15.384" actualRollup="N/A" errors="56" errorRollup="0" items="35660" itemsRollup="0"/><twConstRollup name="TS_CLK_MAIN_180" fullName="TS_CLK_MAIN_180 = PERIOD TIMEGRP &quot;CLK_MAIN_180&quot; TS_LCK PHASE 5 ns HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.987" actualRollup="9.930" errors="0" errorRollup="0" items="0" itemsRollup="1193"/><twConstRollup name="TS_CLK_SPI" fullName="TS_CLK_SPI = PERIOD TIMEGRP &quot;CLK_SPI&quot; TS_CLK_MAIN_180 * 2 HIGH 50%;" type="child" depth="2" requirement="20.000" prefType="period" actual="19.860" actualRollup="N/A" errors="0" errorRollup="0" items="1193" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="379">1</twUnmetConstCnt><twDataSheet anchorID="380" twNameLen="15"><twSUH2ClkList anchorID="381" twDestWidth="11" twPhaseWidth="7"><twDest>FCLK_IN</twDest><twSUH2Clk ><twSrc>BUS_DATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.140</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.594</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.587</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.348</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.429</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>RD_B</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.822</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>WR_B</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.226</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="382" twDestWidth="11" twPhaseWidth="7"><twSrc>FCLK_IN</twSrc><twClk2Out  twOutPad = "BUS_DATA&lt;0&gt;" twMinTime = "8.594" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.230" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;1&gt;" twMinTime = "8.335" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;2&gt;" twMinTime = "8.173" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;3&gt;" twMinTime = "8.631" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;4&gt;" twMinTime = "8.060" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;5&gt;" twMinTime = "7.921" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.159" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;6&gt;" twMinTime = "8.561" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;7&gt;" twMinTime = "8.295" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="383" twDestWidth="7"><twDest>FCLK_IN</twDest><twClk2SU><twSrc>FCLK_IN</twSrc><twRiseRise>16.936</twRiseRise><twRiseFall>7.216</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="384" twDestWidth="4"><twDest>LCK1</twDest><twClk2SU><twSrc>LCK1</twSrc><twRiseRise>9.796</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="385" twDestWidth="11" twMinSlack="0.770" twMaxSlack="0.770" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;0&gt;" twSlack = "14.230" twMaxDelayCrnr="f" twMinDelay = "8.594" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="386" twDestWidth="11" twMinSlack="0.803" twMaxSlack="0.803" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;1&gt;" twSlack = "14.197" twMaxDelayCrnr="f" twMinDelay = "8.335" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="387" twDestWidth="11" twMinSlack="0.875" twMaxSlack="0.875" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;2&gt;" twSlack = "14.125" twMaxDelayCrnr="f" twMinDelay = "8.173" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="388" twDestWidth="11" twMinSlack="0.951" twMaxSlack="0.951" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;3&gt;" twSlack = "14.049" twMaxDelayCrnr="f" twMinDelay = "8.631" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="389" twDestWidth="11" twMinSlack="0.800" twMaxSlack="0.800" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;4&gt;" twSlack = "14.200" twMaxDelayCrnr="f" twMinDelay = "8.060" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="390" twDestWidth="11" twMinSlack="0.841" twMaxSlack="0.841" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;5&gt;" twSlack = "14.159" twMaxDelayCrnr="f" twMinDelay = "7.921" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="391" twDestWidth="11" twMinSlack="2.073" twMaxSlack="2.073" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;6&gt;" twSlack = "12.927" twMaxDelayCrnr="f" twMinDelay = "8.561" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="392" twDestWidth="11" twMinSlack="1.612" twMaxSlack="1.612" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;7&gt;" twSlack = "13.388" twMaxDelayCrnr="f" twMinDelay = "8.295" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="393"><twErrCnt>56</twErrCnt><twScore>100228</twScore><twSetupScore>100228</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>94342</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4658</twConnCnt></twConstCov><twStats anchorID="394"><twMinPer>19.860</twMinPer><twFootnote number="1" /><twMaxFreq>50.352</twMaxFreq><twMaxInAfterClk>16.652</twMaxInAfterClk><twMaxOutBeforeClk>7.073</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov  8 14:02:32 2021 </twTimestamp></twFoot><twClientInfo anchorID="395"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 116 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
