{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759864482735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759864482735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 16:14:42 2025 " "Processing started: Tue Oct 07 16:14:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759864482735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864482735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R232i -c R232i " "Command: quartus_map --read_settings_files=on --write_settings_files=off R232i -c R232i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864482735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759864483192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759864483192 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA.v(10) " "Verilog HDL information at ULA.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_code/ULA.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759864491029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "verilog_code/ULA.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "verilog_code/forward_unit.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "verilog_code/register_bank.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/branch decider.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/branch decider.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchDecider " "Found entity 1: BranchDecider" {  } { { "verilog_code/Branch Decider.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "verilog_code/ID_EX.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ID_EX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC RV32i.v(20) " "Verilog HDL Declaration information at RV32i.v(20): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1759864491041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32i " "Found entity 1: RV32i" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "verilog_code/IF_ID.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759864491049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs1 RV32i.v(53) " "Verilog HDL Implicit Net warning at RV32i.v(53): created implicit net for \"rs1\"" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs2 RV32i.v(54) " "Verilog HDL Implicit Net warning at RV32i.v(54): created implicit net for \"rs2\"" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_ula RV32i.v(70) " "Verilog HDL Implicit Net warning at RV32i.v(70): created implicit net for \"mux_ula\"" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32i " "Elaborating entity \"RV32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759864491091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULArs1 RV32i.v(137) " "Verilog HDL or VHDL warning at RV32i.v(137): object \"ULArs1\" assigned a value but never read" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759864491091 "|RV32i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULArs2 RV32i.v(138) " "Verilog HDL or VHDL warning at RV32i.v(138): object \"ULArs2\" assigned a value but never read" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759864491091 "|RV32i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID\"" {  } { { "verilog_code/RV32i.v" "IF_ID" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:reg_bank " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:reg_bank\"" {  } { { "verilog_code/RV32i.v" "reg_bank" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491136 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_bank.v(17) " "Verilog HDL Always Construct warning at register_bank.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_code/register_bank.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1759864491154 "|R232i|register_bank:reg_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchDecider BranchDecider:branch_decider " "Elaborating entity \"BranchDecider\" for hierarchy \"BranchDecider:branch_decider\"" {  } { { "verilog_code/RV32i.v" "branch_decider" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491173 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Branch Decider.v(11) " "Verilog HDL Always Construct warning at Branch Decider.v(11): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_code/Branch Decider.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1759864491173 "|RV32i|BranchDecider:branch_decider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Branch Decider.v(11) " "Inferred latch for \"Branch\" at Branch Decider.v(11)" {  } { { "verilog_code/Branch Decider.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491174 "|RV32i|BranchDecider:branch_decider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "verilog_code/RV32i.v" "PC" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491179 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "PC.v(10) " "Verilog HDL Event Control error at PC.v(10): mixed single- and double-edge expressions are not supported" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1759864491179 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Enable PC.v(14) " "Verilog HDL Always Construct warning at PC.v(14): variable \"Enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Control PC.v(15) " "Verilog HDL Always Construct warning at PC.v(15): variable \"Control\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc PC.v(16) " "Verilog HDL Always Construct warning at PC.v(16): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Target PC.v(16) " "Verilog HDL Always Construct warning at PC.v(16): variable \"Target\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc PC.v(19) " "Verilog HDL Always Construct warning at PC.v(19): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc PC.v(10) " "Verilog HDL Always Construct warning at PC.v(10): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] PC.v(10) " "Inferred latch for \"pc\[0\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] PC.v(10) " "Inferred latch for \"pc\[1\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] PC.v(10) " "Inferred latch for \"pc\[2\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] PC.v(10) " "Inferred latch for \"pc\[3\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] PC.v(10) " "Inferred latch for \"pc\[4\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] PC.v(10) " "Inferred latch for \"pc\[5\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] PC.v(10) " "Inferred latch for \"pc\[6\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] PC.v(10) " "Inferred latch for \"pc\[7\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] PC.v(10) " "Inferred latch for \"pc\[8\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] PC.v(10) " "Inferred latch for \"pc\[9\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] PC.v(10) " "Inferred latch for \"pc\[10\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] PC.v(10) " "Inferred latch for \"pc\[11\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] PC.v(10) " "Inferred latch for \"pc\[12\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] PC.v(10) " "Inferred latch for \"pc\[13\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491181 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] PC.v(10) " "Inferred latch for \"pc\[14\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] PC.v(10) " "Inferred latch for \"pc\[15\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] PC.v(10) " "Inferred latch for \"pc\[16\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] PC.v(10) " "Inferred latch for \"pc\[17\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] PC.v(10) " "Inferred latch for \"pc\[18\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] PC.v(10) " "Inferred latch for \"pc\[19\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] PC.v(10) " "Inferred latch for \"pc\[20\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] PC.v(10) " "Inferred latch for \"pc\[21\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] PC.v(10) " "Inferred latch for \"pc\[22\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] PC.v(10) " "Inferred latch for \"pc\[23\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] PC.v(10) " "Inferred latch for \"pc\[24\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] PC.v(10) " "Inferred latch for \"pc\[25\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] PC.v(10) " "Inferred latch for \"pc\[26\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] PC.v(10) " "Inferred latch for \"pc\[27\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] PC.v(10) " "Inferred latch for \"pc\[28\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] PC.v(10) " "Inferred latch for \"pc\[29\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] PC.v(10) " "Inferred latch for \"pc\[30\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] PC.v(10) " "Inferred latch for \"pc\[31\]\" at PC.v(10)" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 "|RV32i|ProgramCounter:PC"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ProgramCounter:PC " "Can't elaborate user hierarchy \"ProgramCounter:PC\"" {  } { { "verilog_code/RV32i.v" "PC" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 105 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759864491183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/output_files/R232i.map.smsg " "Generated suppressed messages file C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/output_files/R232i.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491251 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759864491356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 07 16:14:51 2025 " "Processing ended: Tue Oct 07 16:14:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759864491356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759864491356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759864491356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491356 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759864491989 ""}
