# Simple VGA Simulator - Agent Guide

## Project Overview

Simple VGA Simulator is an FPGA development simulation environment that provides a virtual VGA display, reset button, 4 custom buttons, and 5 LEDs for testing Verilog designs without physical hardware.

This simulator uses **Verilator** to compile Verilog code into C++ and **OpenGL/GLUT** for real-time visualization. It is designed for educational purposes, specifically for EIE330 students learning FPGA and VGA controller design.

## Technology Stack

| Component | Technology |
|-----------|------------|
| HDL Simulation | Verilator |
| Graphics Rendering | OpenGL + GLUT |
| Wrapper Code | C++ |
| Helper Tool | Python 3 + tkinter |
| Target Resolution | 640x480 @ 60Hz |
| Color Format | RGB565 (16-bit) |
| System Clock | 50 MHz |

## Project Structure

```
Simple-VGA-Simulator/
â”œâ”€â”€ sim/                          # Core simulator files (REQUIRED for use)
â”‚   â”œâ”€â”€ PinPlanner.py             # GUI tool for generating DevelopmentBoard.v
â”‚   â”œâ”€â”€ DevelopmentBoard.v        # Top-level Verilog wrapper module
â”‚   â”œâ”€â”€ simulator.cpp             # C++ simulation wrapper with OpenGL
â”‚   â””â”€â”€ run_simulation.sh         # Build and run script
â”œâ”€â”€ Example/                      # Example projects
â”‚   â”œâ”€â”€ Example_1_ColorBar/       # Static color bar demo
â”‚   â”‚   â”œâ”€â”€ RTL/                  # Verilog source files
â”‚   â”‚   â””â”€â”€ sim/                  # Simulation folder with DevelopmentBoard.v
â”‚   â””â”€â”€ Example_2_BallMove/       # Interactive ball movement demo
â”‚       â”œâ”€â”€ RTL/                  # Verilog source files
â”‚       â””â”€â”€ sim/                  # Simulation folder
â”œâ”€â”€ SchematicDiagram/             # Documentation diagrams
â”‚   â”œâ”€â”€ SchematicDiagram.drawio   # Editable diagram
â”‚   â””â”€â”€ SchematicDiagram.png      # PNG export
â”œâ”€â”€ README.md                     # Quick start guide
â”œâ”€â”€ Manual for EIE330 Students.md # Detailed student manual
â””â”€â”€ LICENSE                       # MIT License
```

## Prerequisites

### System Requirements
- Linux (Ubuntu 22.04 LTS recommended)
- macOS (15.0+ Sequoia, tested on Apple Silicon/Darwin 25.0.0)
- Windows users need VirtualBox with Ubuntu or WSL2 with X11 forwarding

### Required Packages

#### Ubuntu / Linux
```bash
sudo apt-get update
sudo apt-get install build-essential
sudo apt-get install verilator
sudo apt-get install libglu1-mesa-dev freeglut3-dev mesa-common-dev
```

For users in mainland China, use Tsinghua mirror for apt sources.

#### macOS
```bash
# Install Xcode Command Line Tools (includes gcc, make, OpenGL/GLUT)
xcode-select --install

# Install Homebrew (if not already installed)
/bin/bash -c "$(curl -fsSL https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)"

# Install Verilator
brew install verilator
```

**macOS Notes:**
- macOS uses Apple's Clang compiler instead of GCC (invoked via `gcc` alias)
- OpenGL/GLUT frameworks are included with Xcode Command Line Tools
- The `run_simulation.sh` script automatically detects macOS and uses the correct linking flags (`-framework GLUT -framework OpenGL` instead of `-lglut -lGLU -lGL`)
- You may see deprecation warnings for OpenGL/GLUT APIs on macOS 10.9+ and 10.14+ respectively; these are harmless

## Build and Run Commands

### Standard Workflow

1. Copy required files to your project directory:
   - `sim/DevelopmentBoard.v`
   - `sim/simulator.cpp`
   - `sim/run_simulation.sh`

2. Make the script executable:
   ```bash
   chmod +x run_simulation.sh
   ```

3. Run simulation with your RTL directory path:
   ```bash
   ./run_simulation.sh <path_to_rtl_directory>
   ```

   Example (RTL is in parent directory):
   ```bash
   ./run_simulation.sh ../RTL
   ```

   If RTL files are in the same directory as the script:
   ```bash
   ./run_simulation.sh
   ```

### Build Process Steps

The `run_simulation.sh` script performs the following steps:

1. **Step 0: Cleanup** - Removes previous `obj_dir/` build artifacts
2. **Step 1: Verilation** - Compiles Verilog to C++ using:
   ```bash
   verilator -Wall --cc --exe -I<rtl_path> simulator.cpp DevelopmentBoard.v \
       -LDFLAGS -lglut -LDFLAGS -lGLU -LDFLAGS -lGL -LDFLAGS -lpthread
   ```
   > On macOS, the script automatically uses `-framework GLUT -framework OpenGL` instead.
3. **Step 2: Compilation** - Builds executable using make:
   ```bash
   make -j -C obj_dir -f VDevelopmentBoard.mk VDevelopmentBoard
   ```
4. **Step 3: Execution** - Runs the simulation:
   ```bash
   obj_dir/VDevelopmentBoard
   ```

## Development Conventions

### Verilog Coding Requirements

1. **Timescale Directive**: ALL Verilog files MUST include at the beginning:
   ```verilog
   `timescale 1ns / 1ns
   ```

2. **No IP Cores**: The simulator does NOT support vendor IP cores (PLL, RAM blocks, etc.). Replace with your own implementations.

3. **Clock Generation**: Since PLL IP is not supported, use simple clock dividers:
   ```verilog
   reg vga_clk;
   always @(posedge sys_clk or negedge sys_rst_n) begin
       if (!sys_rst_n)
           vga_clk <= 0;
       else
           vga_clk <= ~vga_clk;  // Divides 50MHz to 25MHz
   end
   ```

### Module Interface Standards

Your top-level module should follow this interface pattern:

```verilog
module YourModule(
    input wire sys_clk,      // 50MHz system clock
    input wire sys_rst_n,    // Active-low reset
    input wire up,           // Button input (active low)
    input wire down,         // Button input (active low)
    input wire left,         // Button input (active low)
    input wire right,        // Button input (active low)
    output wire hsync,       // VGA horizontal sync
    output wire vsync,       // VGA vertical sync
    output wire [15:0] rgb,  // RGB565 color output
    output wire led1,        // LED outputs (active low)
    output wire led2,
    output wire led3,
    output wire led4,
    output wire led5
);
```

### DevelopmentBoard.v Modification

Edit `DevelopmentBoard.v` to instantiate your module:

```verilog
// Instantiate your module
YourModule YourModule_inst(
    .sys_clk(clk),
    .sys_rst_n(reset),
    .hsync(h_sync),
    .vsync(v_sync),
    .rgb(rgb),
    .up(B2),
    .down(B3),
    .left(B4),
    .right(B5),
    .led1(led1),
    .led2(led2),
    .led3(led3),
    .led4(led4),
    .led5(led5)
);
```

**DO NOT modify** the `DevelopmentBoard` module header (input/output declarations).

## Input/Output Mapping

### Keyboard Controls

| Key | Signal | Function | Active Level |
|-----|--------|----------|--------------|
| `a` | reset | System reset | 0 (pressed) |
| `s` | B2 | Custom button 2 | 0 (pressed) |
| `d` | B3 | Custom button 3 | 0 (pressed) |
| `f` | B4 | Custom button 4 | 0 (pressed) |
| `g` | B5 | Custom button 5 | 0 (pressed) |

### VGA Specifications

| Parameter | Value |
|-----------|-------|
| Resolution | 640x480 |
| Refresh Rate | 60Hz |
| H_SYNC | 96 cycles |
| H_BACK | 40 cycles |
| H_LEFT | 8 cycles |
| H_VALID | 640 cycles |
| H_RIGHT | 8 cycles |
| H_FRONT | 8 cycles |
| H_TOTAL | 800 cycles |
| V_SYNC | 2 lines |
| V_BACK | 25 lines |
| V_TOP | 8 lines |
| V_VALID | 480 lines |
| V_BOTTOM | 8 lines |
| V_FRONT | 2 lines |
| V_TOTAL | 525 lines |

### RGB565 Color Format

| Bit Range | Color Component |
|-----------|-----------------|
| [15:11]   | Red (5 bits)    |
| [10:5]    | Green (6 bits)  |
| [4:0]     | Blue (5 bits)   |

Example color constants:
```verilog
parameter RED    = 16'hF800;
parameter GREEN  = 16'h07E0;
parameter BLUE   = 16'h001F;
parameter WHITE  = 16'hFFFF;
parameter BLACK  = 16'h0000;
```

## Testing Instructions

### Example 1: Color Bar Test

```bash
cd Example/Example_1_ColorBar/sim
chmod +x run_simulation.sh
./run_simulation.sh ../RTL
```

Expected: Vertical color bars displayed on VGA screen.

### Example 2: Ball Movement Test

```bash
cd Example/Example_2_BallMove/sim
chmod +x run_simulation.sh
./run_simulation.sh ../RTL
```

Expected: Blue ball on purple background. Use `s`/`d`/`f`/`g` keys to move the ball. Corresponding LEDs light up when buttons are pressed.

## Troubleshooting

### Common Errors

| Error | Solution |
|-------|----------|
| `verilator: command not found` | **Ubuntu:** `sudo apt install verilator`<br>**macOS:** `brew install verilator` |
| `GL/glut.h: No such file` | **Ubuntu:** `sudo apt install libglu1-mesa-dev freeglut3-dev mesa-common-dev`<br>**macOS:** OpenGL/GLUT is included with Xcode Command Line Tools. Run `xcode-select --install` |
| `GLUT Fatal Error: internal error: NSInternalInconsistencyException` | **macOS only:** GLUT must run on the main thread. Ensure you are using the latest `simulator.cpp` which creates a separate thread for simulation while running GLUT on the main thread. |
| `std::atomic` initialization errors | **macOS only:** macOS libc++ has stricter requirements for atomic initialization. The code has been updated to use `.store()` method instead of aggregate initialization. |
| `obj_dir/VDevelopmentBoard.mk: No such file` | Verilation failed. Check Verilog syntax and include paths |
| Black screen / no display | Check VGA timing parameters match specification |
| Buttons not responding | Ensure button inputs are active-low (0 when pressed) |
| `error messaging the mach port for IMKCFRunLoopWakeUpReliable` | **macOS only:** Harmless system warning from Input Method Kit when using file dialogs. Does not affect PinPlanner functionality. Can be safely ignored. |

### Display Issues on WSL

If using WSL on Windows, ensure X11 forwarding is configured:
1. Install VcXsrv or Xming on Windows host
2. Set `DISPLAY` environment variable in WSL
3. Allow X11 forwarding through Windows Firewall

### macOS Specific Notes

#### Deprecation Warnings
On macOS 10.9+ and 10.14+, you will see deprecation warnings for GLUT and OpenGL APIs. These are expected and can be safely ignored. Apple has deprecated these APIs in favor of Metal, but they remain fully functional.

To suppress these warnings, you can add the following to the compiler flags in the Makefile (inside `obj_dir/VDevelopmentBoard.mk`):
```makefile
CXXFLAGS += -DGL_SILENCE_DEPRECATION
```

#### Thread Model
macOS requires GLUT to run on the main thread. The `simulator.cpp` has been restructured to:
- Run GLUT (`glutMainLoop`) on the **main thread**
- Run the Verilator simulation loop on a **background thread**

This is the opposite of the original Linux design but works correctly on both platforms.

## Generated Artifacts

The build process creates an `obj_dir/` directory containing:
- `VDevelopmentBoard` - Compiled simulation executable
- `VDevelopmentBoard.cpp` - Verilator-generated C++ model
- `VDevelopmentBoard.h` - Verilator-generated header
- `verilated.o` - Verilator runtime object files

**Note**: `obj_dir/` is gitignored and should not be committed.

## Security Considerations

- The simulation runs with user-level permissions
- No network connectivity in the simulation
- Input is limited to keyboard events captured by GLUT
- Generated C++ code from Verilator should be reviewed for synthesis before FPGA deployment

## Helper Tools

### PinPlanner

PinPlanner is a GUI tool for automatically generating `DevelopmentBoard.v` wrapper files.

**Features:**
- Parse Verilog module port definitions (ANSI style supported)
- Visual signal mapping interface
- Auto-generate `DevelopmentBoard.v` with proper signal connections

**Usage:**
```bash
python3 sim/PinPlanner.py
```

**Workflow:**
1. Click "Browse Verilog File" to select your top-level module
2. Use dropdown menus to map module signals to development board pins
3. Click "Save Pins" to save the generated `DevelopmentBoard.v`
4. Copy the file to your project's `sim/` directory and run simulation

**Technical Details:**
- Parser supports `input`/`output`/`inout` directions
- Supports multi-bit declarations `[15:0]`, multi-dimensional arrays
- Newline-insensitive (commas, directions, types can be on separate lines)
- Handles line comments `//` and block comments `/* */`

> **Note for macOS users:** You may see `IMKCFRunLoopWakeUpReliable` warning when using file dialogs. This is a harmless system message and can be safely ignored.

## Development Conventions

### Testing File Organization

**é‡è¦è§„åˆ™ï¼šæ‰€æœ‰æµ‹è¯•ç”¨çš„æ–‡ä»¶å¿…é¡»æ”¾åœ¨å•ç‹¬çš„æµ‹è¯•ç›®å½•ä¸­ã€‚**

- æµ‹è¯•è„šæœ¬ã€æµ‹è¯•æ•°æ®ã€ä¸´æ—¶æ–‡ä»¶å¿…é¡»æ”¾åœ¨ `tests/` æˆ–ç›¸å…³æ¨¡å—çš„æµ‹è¯•ç›®å½•ä¸­
- ç¦æ­¢åœ¨ç”Ÿäº§ä»£ç ç›®å½•ï¼ˆå¦‚ `sim/`ã€`Example/`ï¼‰ä¸­ç›´æ¥åˆ›å»ºæµ‹è¯•æ–‡ä»¶
- è¿™æ ·å¯ä»¥ç¡®ä¿ç”Ÿäº§ç¯å¢ƒå¹²å‡€ï¼Œé¿å…ç”¨æˆ·æ··æ·†å“ªäº›æ˜¯æ ¸å¿ƒæ–‡ä»¶

ç¤ºä¾‹ç»“æ„ï¼š
```
Simple-VGA-Simulator/
â”œâ”€â”€ sim/                    # æ ¸å¿ƒæ¨¡æ‹Ÿå™¨æ–‡ä»¶ï¼ˆä»…ç”Ÿäº§ä»£ç ï¼‰
â”œâ”€â”€ tests/                  # æµ‹è¯•æ–‡ä»¶ç›®å½•
â”‚   â”œâ”€â”€ test_pinplanner.py  # PinPlanneræµ‹è¯•è„šæœ¬
â”‚   â””â”€â”€ test_data/          # æµ‹è¯•æ•°æ®
â””â”€â”€ Example/                # ç¤ºä¾‹é¡¹ç›®
```

## License

MIT License - Copyright (c) 2025 Ze Wang

## TODO / Future Work

### PinPlanner 

**å½“å‰çŠ¶æ€**: âœ… **å·²å®Œæˆå¹¶æµ‹è¯•é€šè¿‡**

PinPlanneræ˜¯ä¸€ä¸ªGUIå·¥å…·ï¼Œç”¨äºè‡ªåŠ¨è§£æVerilogæ¨¡å—å¹¶ç”Ÿæˆ`DevelopmentBoard.v`åŒ…è£…æ–‡ä»¶ã€‚

#### 1. æµ‹è¯•è®°å½• âœ… æ‰€æœ‰æµ‹è¯•å·²é€šè¿‡

**Verilogè§£æåŠŸèƒ½æµ‹è¯•ï¼ˆANSIé£æ ¼ï¼‰:**

| ID | æè¿° | çŠ¶æ€ |
|----|------|------|
| V-01~V-05 | æ‹¬å·ä¸é€—å·ä½ç½®ï¼ˆæ¢è¡Œä¸æ•æ„Ÿï¼‰ | âœ… é€šè¿‡ |
| V-11~V-20 | ä¿¡å·æ–¹å‘ä¸ç±»å‹ç»„åˆï¼ˆå«inoutï¼‰ | âœ… é€šè¿‡ |
| V-21~V-24 | å¤šä½å®½å£°æ˜ | âœ… é€šè¿‡ |
| V-31~V-34 | å¤šä¿¡å·åŒå£°æ˜ï¼ˆé€—å·åˆ†éš”ï¼‰ | âœ… é€šè¿‡ |
| V-41~V-44 | æ³¨é‡Šå¹²æ‰°å¤„ç† | âœ… é€šè¿‡ |
| M-01~M-05 | æ˜ å°„é€»è¾‘éªŒè¯ | âœ… é€šè¿‡ |
| G-01~G-06 | ä»£ç ç”ŸæˆéªŒè¯ | âœ… é€šè¿‡ |

**ä¿®å¤çš„Bug:**
| ID | é—®é¢˜ | ä¿®å¤æ–¹æ¡ˆ | çŠ¶æ€ |
|----|------|----------|------|
| B-01 | ç¼ºå°‘inoutæ”¯æŒ | æ·»åŠ inoutåˆ°æ–¹å‘æ­£åˆ™è¡¨è¾¾å¼ | âœ… å·²ä¿®å¤ |
| B-02 | å…³é”®å­—æ®‹ç•™ | `_extract_signal_name`è¿‡æ»¤å…³é”®å­— | âœ… å·²ä¿®å¤ |
| B-03 | å¼ºåˆ¶å®Œæ•´æ˜ å°„ | æ”¹ä¸ºå…è®¸éƒ¨åˆ†æ˜ å°„ï¼ˆè‡³å°‘1ä¸ªä¿¡å·ï¼‰ | âœ… å·²ä¿®å¤ |
| B-04 | å®ä¾‹åŒ–åç¡¬ç¼–ç  | æ”¹ä¸º`{module_name}_inst` | âœ… å·²ä¿®å¤ |
| - | æ˜ å°„å åŠ Bug | `update_mapping()`å¼€å¤´æ¸…ç©º`self.mapping` | âœ… å·²ä¿®å¤ |
| - | æ–‡ä»¶å¯¹è¯æ¡†èµ·å§‹ç›®å½• | æ·»åŠ `initialdir=os.getcwd()` | âœ… å·²ä¿®å¤ |

**å›å½’æµ‹è¯•:**
- âœ… Example/ColorBar.v è§£ææ­£ç¡®
- âœ… Example/Simple_VGA.v è§£ææ­£ç¡®
- âœ… ç”Ÿæˆä»£ç å¯é€šè¿‡Verilatorç¼–è¯‘

#### 2. å¾…æ”¹è¿›é¡¹ç›®

ä»¥ä¸‹æ˜¯ä»£ç å®¡æŸ¥åç¡®å®šçš„æ”¹è¿›é¡¹ï¼ŒæŒ‰ä¼˜å…ˆçº§åˆ†ç±»ï¼š

##### ğŸ”´ é«˜ä¼˜å…ˆçº§ï¼ˆBug ä¿®å¤ & ä»£ç è´¨é‡ï¼‰

| ID | é—®é¢˜ | æè¿° | ä½ç½® | çŠ¶æ€ |
|----|------|------|------|------|
| I-01 | å‘½åä¸åŠŸèƒ½ä¸ç¬¦ | ç±»å `VerilogTestbenchGenerator` å’Œçª—å£æ ‡é¢˜ "Verilog Testbench Generator" ä¸å·¥å…·å®é™…åŠŸèƒ½ï¼ˆå¼•è„šæ˜ å°„ï¼‰ä¸ç¬¦ï¼Œæ˜“è¯¯å¯¼ç”¨æˆ·ä»¥ä¸ºæ˜¯ç”Ÿæˆ Testbench çš„å·¥å…· | ç¬¬7-9è¡Œ | âœ… å·²ä¿®å¤ |
| I-02 | æ®‹ç•™å¤§é‡æ³¨é‡Šä»£ç  | çº¦æœ‰ 200 è¡Œè¢«æ³¨é‡Šçš„æ—§ä»£ç ï¼ˆç¬¬72-143ã€280-329ã€441-527è¡Œï¼‰ï¼Œä¸¥é‡å½±å“ä»£ç å¯è¯»æ€§ï¼Œåº”åˆ é™¤æˆ–ä½¿ç”¨ Git ç®¡ç†å†å² | å¤šå¤„ | âœ… å·²ä¿®å¤ |
| I-03 | æ–‡ä»¶å¯¹è¯æ¡†è¡Œä¸ºä¸ä¸€è‡´ | `askopenfilename` ç¼ºå°‘ `initialdir=os.getcwd()`ï¼Œä¸ `askdirectory` è¡Œä¸ºä¸ä¸€è‡´ï¼Œå½±å“ç”¨æˆ·ä½“éªŒ | ç¬¬163è¡Œ | âœ… å·²ä¿®å¤ |
| I-04 | ç”Ÿæˆä»£ç ç¼©è¿›æ··ä¹± | ç”Ÿæˆçš„ Verilog ä»£ç æ··ç”¨ Tab å’Œç©ºæ ¼ï¼Œä¸”ç¼©è¿›å±‚çº§ä¸ç»Ÿä¸€ï¼Œå½±å“ä»£ç ç¾è§‚ | `generate_testbench_code()` | âœ… å·²ä¿®å¤ |

**è¯¦ç»†è¯´æ˜ï¼š**

**I-01 å‘½åé—®é¢˜ï¼š**
- å½“å‰ç±»åï¼š`VerilogTestbenchGenerator`
- å»ºè®®æ”¹ä¸ºï¼š`PinPlanner`
- å½“å‰çª—å£æ ‡é¢˜ï¼š`"Verilog Testbench Generator"`
- å»ºè®®æ”¹ä¸ºï¼š`"Pin Planner"`

**I-02 æ³¨é‡Šä»£ç ä½ç½®ï¼š**
```
ç¬¬ 72-143 è¡Œï¼šæ—§çš„ GUI å¸ƒå±€ä»£ç 
ç¬¬ 280-329 è¡Œï¼šæ—§çš„æ˜ å°„æ–¹æ³•ï¼ˆmap_signals, clear_mapping, update_mappings_displayï¼‰
ç¬¬ 441-527 è¡Œï¼šæ—§çš„ Testbench ç”Ÿæˆä»£ç 
```

**I-03 æ–‡ä»¶å¯¹è¯æ¡†é—®é¢˜ï¼š**
```python
# å½“å‰ä»£ç ï¼ˆç¬¬163è¡Œï¼‰ï¼š
filename = filedialog.askopenfilename(
    title="Select Verilog Module File",
    filetypes=[("Verilog files", "*.v"), ("All files", "*.*")]
)

# åº”ç»Ÿä¸€æ·»åŠ  initialdirï¼š
filename = filedialog.askopenfilename(
    title="Select Verilog Module File",
    filetypes=[("Verilog files", "*.v"), ("All files", "*.*")],
    initialdir=os.getcwd()
)
```

**I-04 ç¼©è¿›é—®é¢˜ç¤ºä¾‹ï¼š**
```verilog
# å½“å‰ç”Ÿæˆçš„ä»£ç æ··ç”¨ Tab å’Œç©ºæ ¼ï¼š
module DevelopmentBoard(
    input wire clk, //50MHz      # ç©ºæ ¼ç¼©è¿›
    input wire reset, B2, B3, B4, B5,
		 // reset is "a"           # Tab ç¼©è¿›ï¼ˆæ··ä¹±ï¼‰
```

##### ğŸŸ¡ ä¸­ä¼˜å…ˆçº§ï¼ˆç•Œé¢é—®é¢˜ï¼‰

| ID | é—®é¢˜ | æè¿° | ä½ç½® | çŠ¶æ€ |
|----|------|------|------|------|
| I-05 | ç•Œé¢å¸ƒå±€é—®é¢˜ | æ˜ å°„åŒºåŸŸä½¿ç”¨ `place()` ç»å¯¹å®šä½ï¼ˆ`relx=.5, rely=.5`ï¼‰ï¼Œçª—å£ç¼©å°æ—¶å†…å®¹è¢«æˆªæ–­ï¼›ä¿¡å·æ•°é‡å¤šæ—¶æ²¡æœ‰æ»šåŠ¨æ¡ï¼Œå¯èƒ½è¶…å‡ºå±å¹• | ç¬¬56-57è¡Œ | âœ… å·²ä¿®å¤ |

**I-05 ç•Œé¢é—®é¢˜è¯¦æƒ…ï¼š**
```python
# å½“å‰ä»£ç ï¼š
mapping_frame = ttk.Frame()
mapping_frame.place(in_=main_frame, anchor="c", relx=.5, rely=.5)
```

**é—®é¢˜ï¼š**
- ä½¿ç”¨ç»å¯¹å®šä½å¯¼è‡´çª—å£ç¼©æ”¾æ—¶å†…å®¹è¢«è£å‰ª
- å½“æ¨¡å—ä¿¡å·æ•°é‡å¾ˆå¤šæ—¶ï¼Œä¸‹æ‹‰æ¡†åˆ—è¡¨è¶…å‡ºå±å¹•é«˜åº¦ï¼Œæ²¡æœ‰æ»šåŠ¨æ¡
- å»ºè®®æ”¹ç”¨ `grid()` æˆ– `pack()` å¸ƒå±€ï¼Œå¹¶æ·»åŠ  `Canvas` + `Scrollbar` æ”¯æŒ

**ä¿®å¤åçš„é™„åŠ æ”¹è¿›ï¼š**
| ID | é—®é¢˜ | æè¿° | çŠ¶æ€ |
|----|------|------|------|
| I-06 | é¼ æ ‡æ»šè½®æ”¯æŒä¸å®Œå–„ | åŸä½¿ç”¨ `bind_all` æ•è·å…¨å±€äº‹ä»¶ï¼Œä¸”ä¸æ”¯æŒ Linuxï¼›ä¿®å¤åä½¿ç”¨ `canvas.bind()` å¹¶æ·»åŠ è·¨å¹³å°æ”¯æŒï¼ˆWindows/macOS/Linuxï¼‰ | âœ… å·²ä¿®å¤ |


## References

- [Verilator Documentation](https://www.veripool.org/verilator/)
- [VGA Timing Specification](http://www.tinyvga.com/vga-timing/640x480@60Hz)
- [OpenGL/GLUT Documentation](https://www.opengl.org/)
