# Simple Progress tracking!

* Read papers and conducted literature review on prior work in subject matter
* Started Git project, started Verilog codebase, fought with Matlab (now works), and came up with potential filter architecture
