Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  2 16:25:14 2023
| Host         : PC-629 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           14 |
| Yes          | No                    | No                     |              13 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal                |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                             |                                                       |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | timer_7seg_inst/inst_timer/clk_en0/ce_reg_0 | BTNC_IBUF                                             |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG | timer_7seg_inst/inst_timer/clk_en0/E[0]     | BTNC_IBUF                                             |                5 |             10 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | count[19]_i_1_n_0                           |                                                       |                9 |             13 |         1.44 |
|  CLK100MHZ_IBUF_BUFG |                                             | count[19]_i_1_n_0                                     |                6 |             20 |         3.33 |
|  CLK100MHZ_IBUF_BUFG |                                             | timer_7seg_inst/inst_timer/clk_en0/sig_cnt[0]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


