Analysis & Synthesis report for PacMan
Sat Dec 30 21:13:15 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |PacMan|VGAStateMachine:vga_sm|v
  9. State Machine - |PacMan|VGAStateMachine:vga_sm|h
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: FrequencyDivider:char_clk_divider
 16. Parameter Settings for User Entity Instance: PlayerControl:player_control
 17. Parameter Settings for User Entity Instance: Clyde:clyde
 18. Parameter Settings for User Entity Instance: Ghost1Control:ghost1_control
 19. Parameter Settings for User Entity Instance: Renderer:renderer|FrequencyDivider:animation_clk_divider
 20. Parameter Settings for User Entity Instance: Renderer:renderer|FrequencyDivider:animation_clk_divider_2
 21. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div11
 22. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div10
 23. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div9
 24. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div5
 25. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div4
 26. Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div11
 27. Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div10
 29. Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div6
 30. Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div8
 31. Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div2
 33. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div7
 34. Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Div1
 36. Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div6
 37. Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Mod1
 39. Port Connectivity Checks: "Renderer:renderer|Rotate:rot"
 40. Port Connectivity Checks: "Renderer:renderer|FrequencyDivider:animation_clk_divider"
 41. Port Connectivity Checks: "Renderer:renderer"
 42. Port Connectivity Checks: "Ghost1Control:ghost1_control"
 43. Port Connectivity Checks: "Clyde:clyde"
 44. Port Connectivity Checks: "PlayerControl:player_control"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 30 21:13:15 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; PacMan                                      ;
; Top-level Entity Name           ; PacMan                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 934                                         ;
; Total pins                      ; 20                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; PacMan             ; PacMan             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 8.77        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  73.7%      ;
;     Processor 3            ;  73.7%      ;
;     Processor 4            ;  73.7%      ;
;     Processor 5            ;  73.7%      ;
;     Processor 6            ;  73.7%      ;
;     Processor 7            ;  73.7%      ;
;     Processor 8            ;  73.7%      ;
;     Processor 9            ;  73.7%      ;
;     Processor 10           ;  62.7%      ;
;     Processor 11           ;  62.7%      ;
;     Processor 12           ;  62.7%      ;
;     Processors 13-16       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; PlayerControl.v                  ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v                                ;         ;
; Renderer.v                       ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v                                     ;         ;
; ReadPicture.v                    ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/ReadPicture.v                                  ;         ;
; define.v                         ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/define.v                                       ;         ;
; VGASateMachine.v                 ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/VGASateMachine.v                               ;         ;
; PacMan.v                         ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v                                       ;         ;
; FrequencyDivider.v               ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/FrequencyDivider.v                             ;         ;
; Ghost1Control.v                  ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v                                ;         ;
; Clyde.v                          ; yes             ; User Verilog HDL File        ; C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v                                        ;         ;
; images/ghost_1.txt               ; yes             ; Auto-Found File              ; C:/FPGA-PacMan/FPGA-PAC-MAN/images/ghost_1.txt                             ;         ;
; images/big_dot.txt               ; yes             ; Auto-Found File              ; C:/FPGA-PacMan/FPGA-PAC-MAN/images/big_dot.txt                             ;         ;
; images/dot.txt                   ; yes             ; Auto-Found File              ; C:/FPGA-PacMan/FPGA-PAC-MAN/images/dot.txt                                 ;         ;
; images/pacman_2.txt              ; yes             ; Auto-Found File              ; C:/FPGA-PacMan/FPGA-PAC-MAN/images/pacman_2.txt                            ;         ;
; images/ghost_2.txt               ; yes             ; Auto-Found File              ; C:/FPGA-PacMan/FPGA-PAC-MAN/images/ghost_2.txt                             ;         ;
; images/pacman_1.txt              ; yes             ; Auto-Found File              ; C:/FPGA-PacMan/FPGA-PAC-MAN/images/pacman_1.txt                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/lpm_divide_gbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_gbm.tdf                          ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_mlh.tdf                     ;         ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_ive.tdf                           ;         ;
; db/lpm_divide_7am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_7am.tdf                          ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_dkh.tdf                     ;         ;
; db/alt_u_div_0te.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_0te.tdf                           ;         ;
; db/lpm_divide_jbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_jbm.tdf                          ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_plh.tdf                     ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_ove.tdf                           ;         ;
; db/lpm_divide_fbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_fbm.tdf                          ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_llh.tdf                     ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_gve.tdf                           ;         ;
; db/lpm_divide_i3m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_i3m.tdf                          ;         ;
; db/lpm_divide_a2m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_a2m.tdf                          ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimate of Logic utilization (ALMs needed) ; 5952                ;
;                                             ;                     ;
; Combinational ALUT usage for logic          ; 8236                ;
;     -- 7 input functions                    ; 154                 ;
;     -- 6 input functions                    ; 3511                ;
;     -- 5 input functions                    ; 1062                ;
;     -- 4 input functions                    ; 1035                ;
;     -- <=3 input functions                  ; 2474                ;
;                                             ;                     ;
; Dedicated logic registers                   ; 934                 ;
;                                             ;                     ;
; I/O pins                                    ; 20                  ;
;                                             ;                     ;
; Total DSP Blocks                            ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; player_direction[1] ;
; Maximum fan-out                             ; 1619                ;
; Total fan-out                               ; 40488               ;
; Average fan-out                             ; 4.40                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name            ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |PacMan                                          ; 8236 (107)          ; 934 (810)                 ; 0                 ; 0          ; 20   ; 0            ; |PacMan                                                                                                                               ; PacMan                 ; work         ;
;    |Clyde:clyde|                                 ; 694 (169)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde                                                                                                                   ; Clyde                  ; work         ;
;       |lpm_divide:Div0|                          ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div0                                                                                                   ; lpm_divide             ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div0|lpm_divide_jbm:auto_generated                                                                     ; lpm_divide_jbm         ; work         ;
;             |sign_div_unsign_plh:divider|        ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                         ; sign_div_unsign_plh    ; work         ;
;                |alt_u_div_ove:divider|           ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                   ; alt_u_div_ove          ; work         ;
;       |lpm_divide:Div10|                         ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div10                                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_fbm:auto_generated|         ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div10|lpm_divide_fbm:auto_generated                                                                    ; lpm_divide_fbm         ; work         ;
;             |sign_div_unsign_llh:divider|        ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div10|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                        ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|           ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div10|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                  ; alt_u_div_gve          ; work         ;
;       |lpm_divide:Div11|                         ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div11                                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_gbm:auto_generated|         ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div11|lpm_divide_gbm:auto_generated                                                                    ; lpm_divide_gbm         ; work         ;
;             |sign_div_unsign_mlh:divider|        ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div11|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                        ; sign_div_unsign_mlh    ; work         ;
;                |alt_u_div_ive:divider|           ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div11|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                  ; alt_u_div_ive          ; work         ;
;       |lpm_divide:Div1|                          ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div1                                                                                                   ; lpm_divide             ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div1|lpm_divide_jbm:auto_generated                                                                     ; lpm_divide_jbm         ; work         ;
;             |sign_div_unsign_plh:divider|        ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                         ; sign_div_unsign_plh    ; work         ;
;                |alt_u_div_ove:divider|           ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                   ; alt_u_div_ove          ; work         ;
;       |lpm_divide:Div6|                          ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div6                                                                                                   ; lpm_divide             ; work         ;
;          |lpm_divide_7am:auto_generated|         ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div6|lpm_divide_7am:auto_generated                                                                     ; lpm_divide_7am         ; work         ;
;             |sign_div_unsign_dkh:divider|        ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div6|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                                         ; sign_div_unsign_dkh    ; work         ;
;                |alt_u_div_0te:divider|           ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div6|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                   ; alt_u_div_0te          ; work         ;
;       |lpm_divide:Div8|                          ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div8                                                                                                   ; lpm_divide             ; work         ;
;          |lpm_divide_fbm:auto_generated|         ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div8|lpm_divide_fbm:auto_generated                                                                     ; lpm_divide_fbm         ; work         ;
;             |sign_div_unsign_llh:divider|        ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div8|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                         ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|           ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Clyde:clyde|lpm_divide:Div8|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                   ; alt_u_div_gve          ; work         ;
;    |FrequencyDivider:char_clk_divider|           ; 23 (23)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |PacMan|FrequencyDivider:char_clk_divider                                                                                             ; FrequencyDivider       ; work         ;
;    |FrequencyDivider_25MHz:clk_divider|          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|FrequencyDivider_25MHz:clk_divider                                                                                            ; FrequencyDivider_25MHz ; work         ;
;    |Ghost1Control:ghost1_control|                ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Ghost1Control:ghost1_control                                                                                                  ; Ghost1Control          ; work         ;
;    |PlayerControl:player_control|                ; 6335 (5573)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control                                                                                                  ; PlayerControl          ; work         ;
;       |lpm_divide:Div10|                         ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div10                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_7am:auto_generated|         ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div10|lpm_divide_7am:auto_generated                                                   ; lpm_divide_7am         ; work         ;
;             |sign_div_unsign_dkh:divider|        ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div10|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh    ; work         ;
;                |alt_u_div_0te:divider|           ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div10|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider ; alt_u_div_0te          ; work         ;
;       |lpm_divide:Div11|                         ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div11                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_gbm:auto_generated|         ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div11|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm         ; work         ;
;             |sign_div_unsign_mlh:divider|        ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div11|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh    ; work         ;
;                |alt_u_div_ive:divider|           ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div11|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive          ; work         ;
;       |lpm_divide:Div2|                          ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div2                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div2|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm         ; work         ;
;             |sign_div_unsign_plh:divider|        ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh    ; work         ;
;                |alt_u_div_ove:divider|           ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove          ; work         ;
;       |lpm_divide:Div4|                          ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div4                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div4|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm         ; work         ;
;             |sign_div_unsign_plh:divider|        ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div4|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh    ; work         ;
;                |alt_u_div_ove:divider|           ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div4|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove          ; work         ;
;       |lpm_divide:Div5|                          ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div5                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_fbm:auto_generated|         ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div5|lpm_divide_fbm:auto_generated                                                    ; lpm_divide_fbm         ; work         ;
;             |sign_div_unsign_llh:divider|        ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                        ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|           ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div5|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; alt_u_div_gve          ; work         ;
;       |lpm_divide:Div6|                          ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div6                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_fbm:auto_generated|         ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div6|lpm_divide_fbm:auto_generated                                                    ; lpm_divide_fbm         ; work         ;
;             |sign_div_unsign_llh:divider|        ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div6|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                        ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|           ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div6|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; alt_u_div_gve          ; work         ;
;       |lpm_divide:Div7|                          ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div7                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div7|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm         ; work         ;
;             |sign_div_unsign_plh:divider|        ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div7|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh    ; work         ;
;                |alt_u_div_ove:divider|           ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div7|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove          ; work         ;
;       |lpm_divide:Div9|                          ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div9                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div9|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm         ; work         ;
;             |sign_div_unsign_plh:divider|        ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div9|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh    ; work         ;
;                |alt_u_div_ove:divider|           ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|PlayerControl:player_control|lpm_divide:Div9|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove          ; work         ;
;    |Renderer:renderer|                           ; 969 (633)           ; 45 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer                                                                                                             ; Renderer               ; work         ;
;       |FrequencyDivider:animation_clk_divider_2| ; 27 (27)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|FrequencyDivider:animation_clk_divider_2                                                                    ; FrequencyDivider       ; work         ;
;       |FrequencyDivider:animation_clk_divider|   ; 28 (28)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|FrequencyDivider:animation_clk_divider                                                                      ; FrequencyDivider       ; work         ;
;       |Rotate:rot|                               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|Rotate:rot                                                                                                  ; Rotate                 ; work         ;
;       |lpm_divide:Div0|                          ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div0                                                                                             ; lpm_divide             ; work         ;
;          |lpm_divide_fbm:auto_generated|         ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div0|lpm_divide_fbm:auto_generated                                                               ; lpm_divide_fbm         ; work         ;
;             |sign_div_unsign_llh:divider|        ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div0|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                   ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|           ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div0|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider             ; alt_u_div_gve          ; work         ;
;       |lpm_divide:Div1|                          ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div1                                                                                             ; lpm_divide             ; work         ;
;          |lpm_divide_7am:auto_generated|         ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div1|lpm_divide_7am:auto_generated                                                               ; lpm_divide_7am         ; work         ;
;             |sign_div_unsign_dkh:divider|        ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div1|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                                   ; sign_div_unsign_dkh    ; work         ;
;                |alt_u_div_0te:divider|           ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Div1|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider             ; alt_u_div_0te          ; work         ;
;       |lpm_divide:Mod0|                          ; 77 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod0                                                                                             ; lpm_divide             ; work         ;
;          |lpm_divide_i3m:auto_generated|         ; 77 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod0|lpm_divide_i3m:auto_generated                                                               ; lpm_divide_i3m         ; work         ;
;             |sign_div_unsign_llh:divider|        ; 77 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                   ; sign_div_unsign_llh    ; work         ;
;                |alt_u_div_gve:divider|           ; 77 (77)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider             ; alt_u_div_gve          ; work         ;
;       |lpm_divide:Mod1|                          ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod1                                                                                             ; lpm_divide             ; work         ;
;          |lpm_divide_a2m:auto_generated|         ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod1|lpm_divide_a2m:auto_generated                                                               ; lpm_divide_a2m         ; work         ;
;             |sign_div_unsign_dkh:divider|        ; 63 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                   ; sign_div_unsign_dkh    ; work         ;
;                |alt_u_div_0te:divider|           ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PacMan|Renderer:renderer|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider             ; alt_u_div_0te          ; work         ;
;    |VGAStateMachine:vga_sm|                      ; 49 (49)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |PacMan|VGAStateMachine:vga_sm                                                                                                        ; VGAStateMachine        ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |PacMan|VGAStateMachine:vga_sm|v ;
+------+------+------+------+----------------------+
; Name ; v.11 ; v.10 ; v.01 ; v.00                 ;
+------+------+------+------+----------------------+
; v.00 ; 0    ; 0    ; 0    ; 0                    ;
; v.01 ; 0    ; 0    ; 1    ; 1                    ;
; v.10 ; 0    ; 1    ; 0    ; 1                    ;
; v.11 ; 1    ; 0    ; 0    ; 1                    ;
+------+------+------+------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |PacMan|VGAStateMachine:vga_sm|h ;
+------+------+------+------+----------------------+
; Name ; h.11 ; h.10 ; h.01 ; h.00                 ;
+------+------+------+------+----------------------+
; h.00 ; 0    ; 0    ; 0    ; 0                    ;
; h.01 ; 0    ; 0    ; 1    ; 1                    ;
; h.10 ; 0    ; 1    ; 0    ; 1                    ;
; h.11 ; 1    ; 0    ; 0    ; 1                    ;
+------+------+------+------+----------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; Clyde:clyde|x[2]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[1]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[0]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|y[2]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[1]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[0]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|x[9]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[8]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[7]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[6]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[5]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[4]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|x[3]                                    ; Clyde:clyde|x[9]    ; yes                    ;
; Clyde:clyde|y[8]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[7]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[6]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[5]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[4]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|y[3]                                    ; Clyde:clyde|y[8]    ; yes                    ;
; Clyde:clyde|playerDirection.01_1207                 ; GND                 ; yes                    ;
; Clyde:clyde|playerDirection.00_1216                 ; GND                 ; yes                    ;
; Clyde:clyde|playerDirection.11_1189                 ; GND                 ; yes                    ;
; Clyde:clyde|playerDirection.10_1198                 ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 23  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-------------------------------------------------+--------------------------------------------------------+
; Register name                                   ; Reason for Removal                                     ;
+-------------------------------------------------+--------------------------------------------------------+
; VGAStateMachine:vga_sm|target_counter_y[7,8]    ; Merged with VGAStateMachine:vga_sm|target_counter_y[6] ;
; VGAStateMachine:vga_sm|target_counter_y[4]      ; Merged with VGAStateMachine:vga_sm|target_counter_y[2] ;
; VGAStateMachine:vga_sm|target_counter_x[9]      ; Merged with VGAStateMachine:vga_sm|target_counter_x[7] ;
; VGAStateMachine:vga_sm|target_counter_x[1..3,8] ; Merged with VGAStateMachine:vga_sm|target_counter_x[0] ;
; VGAStateMachine:vga_sm|target_counter_y[2]      ; Stuck at GND due to stuck port data_in                 ;
; VGAStateMachine:vga_sm|target_counter_x[0]      ; Stuck at GND due to stuck port data_in                 ;
; VGAStateMachine:vga_sm|v~6                      ; Lost fanout                                            ;
; VGAStateMachine:vga_sm|v~7                      ; Lost fanout                                            ;
; VGAStateMachine:vga_sm|h~4                      ; Lost fanout                                            ;
; VGAStateMachine:vga_sm|h~5                      ; Lost fanout                                            ;
; Total Number of Removed Registers = 14          ;                                                        ;
+-------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 934   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 829   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; tilemap_dots[30]                           ; 7       ;
; tilemap_dots[62]                           ; 7       ;
; tilemap_dots[94]                           ; 7       ;
; tilemap_dots[126]                          ; 8       ;
; tilemap_dots[158]                          ; 9       ;
; tilemap_dots[190]                          ; 7       ;
; tilemap_dots[222]                          ; 7       ;
; tilemap_dots[254]                          ; 9       ;
; tilemap_dots[286]                          ; 9       ;
; tilemap_dots[414]                          ; 9       ;
; tilemap_dots[350]                          ; 9       ;
; tilemap_dots[478]                          ; 9       ;
; tilemap_dots[318]                          ; 7       ;
; tilemap_dots[446]                          ; 7       ;
; tilemap_dots[382]                          ; 7       ;
; tilemap_dots[510]                          ; 7       ;
; tilemap_dots[704]                          ; 7       ;
; tilemap_dots[706]                          ; 7       ;
; tilemap_dots[705]                          ; 7       ;
; tilemap_dots[707]                          ; 7       ;
; tilemap_dots[708]                          ; 7       ;
; tilemap_dots[710]                          ; 7       ;
; tilemap_dots[709]                          ; 6       ;
; tilemap_dots[711]                          ; 9       ;
; tilemap_dots[712]                          ; 7       ;
; tilemap_dots[716]                          ; 6       ;
; tilemap_dots[713]                          ; 7       ;
; tilemap_dots[717]                          ; 7       ;
; tilemap_dots[714]                          ; 7       ;
; tilemap_dots[718]                          ; 7       ;
; tilemap_dots[715]                          ; 7       ;
; tilemap_dots[719]                          ; 7       ;
; tilemap_dots[720]                          ; 6       ;
; tilemap_dots[721]                          ; 6       ;
; tilemap_dots[724]                          ; 8       ;
; tilemap_dots[725]                          ; 7       ;
; tilemap_dots[722]                          ; 6       ;
; tilemap_dots[723]                          ; 7       ;
; tilemap_dots[726]                          ; 9       ;
; tilemap_dots[727]                          ; 9       ;
; tilemap_dots[542]                          ; 6       ;
; tilemap_dots[574]                          ; 6       ;
; tilemap_dots[606]                          ; 9       ;
; tilemap_dots[638]                          ; 7       ;
; tilemap_dots[728]                          ; 6       ;
; tilemap_dots[732]                          ; 7       ;
; tilemap_dots[730]                          ; 9       ;
; tilemap_dots[670]                          ; 6       ;
; tilemap_dots[702]                          ; 6       ;
; tilemap_dots[734]                          ; 7       ;
; tilemap_dots[766]                          ; 7       ;
; tilemap_dots[729]                          ; 6       ;
; tilemap_dots[733]                          ; 7       ;
; tilemap_dots[731]                          ; 6       ;
; tilemap_dots[735]                          ; 9       ;
; ghost1_x[6]                                ; 6       ;
; ghost1_x[5]                                ; 6       ;
; ghost1_x[2]                                ; 7       ;
; ghost1_y[2]                                ; 6       ;
; ghost1_y[6]                                ; 5       ;
; ghost1_y[5]                                ; 5       ;
; VGAStateMachine:vga_sm|target_counter_x[7] ; 2       ;
; VGAStateMachine:vga_sm|target_counter_y[6] ; 2       ;
; VGAStateMachine:vga_sm|target_counter_y[5] ; 1       ;
; Total number of inverted registers = 64    ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |PacMan|Clyde:clyde|y[6]                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |PacMan|Clyde:clyde|x[0]                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |PacMan|ghost1_x[1]                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |PacMan|ghost1_y[7]                                ;
; 14:1               ; 7 bits    ; 63 LEs        ; 28 LEs               ; 35 LEs                 ; Yes        ; |PacMan|player_x[9]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PacMan|ghost1_x[6]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PacMan|ghost1_y[2]                                ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; Yes        ; |PacMan|player_x[8]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PacMan|Clyde:clyde|playerDirection.11             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PacMan|Renderer:renderer|Rotate:rot|rotate_x[4]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PacMan|Renderer:renderer|Rotate:rot|rotate_y[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PacMan|VGAStateMachine:vga_sm|target_counter_y[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PacMan|VGAStateMachine:vga_sm|target_counter_x[4] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PacMan|VGAStateMachine:vga_sm|counter_x[0]        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |PacMan|VGAStateMachine:vga_sm|counter_y[0]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PacMan|player_direction[0]                        ;
; 15:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |PacMan|player_y[6]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PacMan|VGAStateMachine:vga_sm|target_counter_y[5] ;
; 15:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PacMan|player_y[4]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PacMan|VGAStateMachine:vga_sm|v                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PacMan|VGAStateMachine:vga_sm|h                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrequencyDivider:char_clk_divider ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; target_frequency ; 100   ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PlayerControl:player_control ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; boundary_x0    ; 0     ; Signed Integer                                   ;
; boundary_x1    ; 620   ; Signed Integer                                   ;
; boundary_y0    ; 0     ; Signed Integer                                   ;
; boundary_y1    ; 460   ; Signed Integer                                   ;
; speed          ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clyde:clyde ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; speed          ; 1     ; Signed Integer                  ;
; boundary_x0    ; 0     ; Signed Integer                  ;
; boundary_x1    ; 620   ; Signed Integer                  ;
; boundary_y0    ; 0     ; Signed Integer                  ;
; boundary_y1    ; 460   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ghost1Control:ghost1_control ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; boundary_x0    ; 0     ; Signed Integer                                   ;
; boundary_x1    ; 620   ; Signed Integer                                   ;
; boundary_y0    ; 0     ; Signed Integer                                   ;
; boundary_y1    ; 460   ; Signed Integer                                   ;
; speed          ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Renderer:renderer|FrequencyDivider:animation_clk_divider ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; target_frequency ; 10    ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Renderer:renderer|FrequencyDivider:animation_clk_divider_2 ;
+------------------+-------+------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                         ;
+------------------+-------+------------------------------------------------------------------------------+
; target_frequency ; 15    ; Signed Integer                                                               ;
+------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div11 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                              ;
; LPM_WIDTHD             ; 5              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                              ;
; LPM_WIDTHD             ; 5              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div11 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                             ;
; LPM_WIDTHD             ; 5              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div10 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 5              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div6 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div8 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clyde:clyde|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PlayerControl:player_control|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Renderer:renderer|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_a2m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Renderer:renderer|Rotate:rot"                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rotate_x ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (5 bits) it drives; bit(s) "rotate_x[9..5]" have no fanouts ;
; rotate_y ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (5 bits) it drives; bit(s) "rotate_y[8..5]" have no fanouts  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Renderer:renderer|FrequencyDivider:animation_clk_divider"                                                                                                                  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; div_clock ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Renderer:renderer"                                                                                                                                                                                     ;
+----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; game_state[2..1]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; game_state[0]              ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[703..672] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[767..766] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[764..734] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[732..704] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[671..670] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[668..638] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[636..606] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[604..574] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[572..542] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[540..510] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[508..478] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[476..446] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[444..414] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[412..382] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[380..350] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[348..318] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[316..286] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[284..254] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[252..222] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[220..190] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[188..158] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[156..126] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[124..94]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[92..62]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[60..30]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[28..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; tilemap_big_dots[765]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[733]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[669]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[637]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[605]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[573]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[541]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[509]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[477]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[445]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[413]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[381]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[349]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[317]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[285]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[253]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[221]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[189]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[157]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[125]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[93]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[61]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; tilemap_big_dots[29]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost3_x[9..7]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost3_x[3..0]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost3_x[6]                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost3_x[5]                ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost3_x[4]                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost3_y[8..7]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost3_y[6..5]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost3_y[3..0]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost3_y[4]                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_x[8..4]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_x[1..0]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost4_x[9]                ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost4_x[3]                ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost4_x[2]                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_y[3..2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_y[7..6]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost4_y[1..0]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost4_y[8]                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_y[5]                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_y[4]                ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost1_direction           ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (2 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ghost2_direction           ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (2 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ghost3_direction           ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (2 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ghost3_direction[1]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; ghost3_direction[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; ghost4_direction           ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (2 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ghost4_direction[1..0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
+----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ghost1Control:ghost1_control"                                                                                                                                                     ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ghost1_direction ; Bidir ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (10 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; player_y         ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "player_y[9..9]" will be connected to GND.                      ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clyde:clyde"                                                                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ghostDirection ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (10 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "PlayerControl:player_control"  ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; tilemap_walls[767..735] ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[123..100] ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[64..62]   ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[32..31]   ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[734..704] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[702..672] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[670..640] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[638..608] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[606..576] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[574..544] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[542..512] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[510..480] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[478..448] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[446..416] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[414..384] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[382..352] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[350..320] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[318..288] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[286..256] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[254..224] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[222..192] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[190..160] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[158..128] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[126..124] ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[99..96]   ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[94..79]   ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[30..0]    ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[703]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[671]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[639]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[607]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[575]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[543]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[511]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[479]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[447]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[415]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[383]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[351]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[319]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[287]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[255]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[223]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[191]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[159]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[127]      ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[95]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[78]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[77]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[76]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[75]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[74]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[73]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[72]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[71]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[70]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[69]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[68]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[67]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[66]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[65]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[61]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[60]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[59]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[58]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[57]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[56]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[55]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[54]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[53]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[52]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[51]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[50]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[49]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[48]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[47]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[46]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[45]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[44]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[43]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[42]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[41]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[40]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[39]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[38]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[37]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[36]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[35]       ; Input ; Info     ; Stuck at GND ;
; tilemap_walls[34]       ; Input ; Info     ; Stuck at VCC ;
; tilemap_walls[33]       ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 934                         ;
;     CLR               ; 18                          ;
;     ENA               ; 798                         ;
;     ENA CLR           ; 19                          ;
;     ENA CLR SLD       ; 1                           ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 71                          ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 8236                        ;
;     arith             ; 1278                        ;
;         0 data inputs ; 267                         ;
;         1 data inputs ; 399                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 327                         ;
;         4 data inputs ; 184                         ;
;         5 data inputs ; 4                           ;
;     extend            ; 154                         ;
;         7 data inputs ; 154                         ;
;     normal            ; 6626                        ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 640                         ;
;         3 data inputs ; 563                         ;
;         4 data inputs ; 839                         ;
;         5 data inputs ; 1058                        ;
;         6 data inputs ; 3511                        ;
;     shared            ; 178                         ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 12                          ;
; boundary_port         ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 25.80                       ;
; Average LUT depth     ; 18.79                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 30 21:12:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PacMan -c PacMan
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file playercontrol.v
    Info (12023): Found entity 1: PlayerControl File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file renderer.v
    Info (12023): Found entity 1: Renderer File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 3
    Info (12023): Found entity 2: Rotate File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 252
Warning (10229): Verilog HDL Expression warning at ReadPicture.v(29): truncated literal to match 4 bits File: C:/FPGA-PacMan/FPGA-PAC-MAN/ReadPicture.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file readpicture.v
    Info (12023): Found entity 1: ReadImages File: C:/FPGA-PacMan/FPGA-PAC-MAN/ReadPicture.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file vgasatemachine.v
    Info (12023): Found entity 1: VGAStateMachine File: C:/FPGA-PacMan/FPGA-PAC-MAN/VGASateMachine.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file pacman.v
    Info (12023): Found entity 1: PacMan File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 3
    Info (12023): Found entity 2: FrequencyDivider_25MHz File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file frequencydivider.v
    Info (12023): Found entity 1: FrequencyDivider File: C:/FPGA-PacMan/FPGA-PAC-MAN/FrequencyDivider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ghost1control.v
    Info (12023): Found entity 1: Ghost1Control File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clyde.v
    Info (12023): Found entity 1: Clyde File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Renderer.v(78): created implicit net for "reset" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at Renderer.v(79): created implicit net for "animation_timer_char" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 79
Warning (10236): Verilog HDL Implicit Net warning at Renderer.v(113): created implicit net for "tile_pos" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 113
Info (12127): Elaborating entity "PacMan" for the top level hierarchy
Critical Warning (10237): Verilog HDL warning at PacMan.v(83): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 83
Critical Warning (10237): Verilog HDL warning at PacMan.v(84): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 84
Critical Warning (10237): Verilog HDL warning at PacMan.v(85): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 85
Critical Warning (10237): Verilog HDL warning at PacMan.v(87): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 87
Critical Warning (10237): Verilog HDL warning at PacMan.v(88): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 88
Critical Warning (10237): Verilog HDL warning at PacMan.v(89): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 89
Critical Warning (10237): Verilog HDL warning at PacMan.v(97): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 97
Critical Warning (10237): Verilog HDL warning at PacMan.v(109): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 109
Critical Warning (10237): Verilog HDL warning at PacMan.v(106): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 106
Critical Warning (10237): Verilog HDL warning at PacMan.v(94): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 94
Critical Warning (10237): Verilog HDL warning at PacMan.v(115): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 115
Critical Warning (10237): Verilog HDL warning at PacMan.v(117): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 117
Info (12128): Elaborating entity "FrequencyDivider_25MHz" for hierarchy "FrequencyDivider_25MHz:clk_divider" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 19
Info (12128): Elaborating entity "VGAStateMachine" for hierarchy "VGAStateMachine:vga_sm" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 27
Info (12128): Elaborating entity "FrequencyDivider" for hierarchy "FrequencyDivider:char_clk_divider" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 62
Warning (10230): Verilog HDL assignment warning at FrequencyDivider.v(11): truncated value with size 32 to match size of target (18) File: C:/FPGA-PacMan/FPGA-PAC-MAN/FrequencyDivider.v Line: 11
Info (12128): Elaborating entity "PlayerControl" for hierarchy "PlayerControl:player_control" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 150
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(44): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 44
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(47): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 47
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(52): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 52
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(55): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 55
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(60): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 60
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(63): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 63
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(68): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 68
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(71): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 71
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(85): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 85
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(93): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 93
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(101): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 101
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(109): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 109
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(117): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 117
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(125): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 125
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(132): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 132
Warning (10230): Verilog HDL assignment warning at PlayerControl.v(140): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 140
Info (12128): Elaborating entity "Clyde" for hierarchy "Clyde:clyde" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 163
Warning (10230): Verilog HDL assignment warning at Clyde.v(141): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 141
Warning (10230): Verilog HDL assignment warning at Clyde.v(143): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 143
Warning (10230): Verilog HDL assignment warning at Clyde.v(148): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 148
Warning (10230): Verilog HDL assignment warning at Clyde.v(150): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 150
Warning (10230): Verilog HDL assignment warning at Clyde.v(155): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 155
Warning (10230): Verilog HDL assignment warning at Clyde.v(157): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 157
Warning (10230): Verilog HDL assignment warning at Clyde.v(162): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 162
Warning (10230): Verilog HDL assignment warning at Clyde.v(164): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 164
Warning (10230): Verilog HDL assignment warning at Clyde.v(174): truncated value with size 2 to match size of target (1) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 174
Warning (10240): Verilog HDL Always Construct warning at Clyde.v(32): inferring latch(es) for variable "playerDirection", which holds its previous value in one or more paths through the always construct File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at Clyde.v(32): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at Clyde.v(32): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at Clyde.v(32): inferring latch(es) for variable "mode", which holds its previous value in one or more paths through the always construct File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "mode" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[0]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[1]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[2]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[3]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[4]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[5]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[6]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[7]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "y[8]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[0]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[1]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[2]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[3]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[4]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[5]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[6]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[7]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[8]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "x[9]" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "playerDirection.11" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "playerDirection.10" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "playerDirection.01" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (10041): Inferred latch for "playerDirection.00" at Clyde.v(32) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 32
Info (12128): Elaborating entity "Ghost1Control" for hierarchy "Ghost1Control:ghost1_control" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 177
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(35): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 35
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(37): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 37
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(43): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 43
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(45): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 45
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(50): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 50
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(52): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 52
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(57): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 57
Warning (10230): Verilog HDL assignment warning at Ghost1Control.v(59): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 59
Info (12128): Elaborating entity "Renderer" for hierarchy "Renderer:renderer" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 206
Warning (10036): Verilog HDL or VHDL warning at Renderer.v(113): object "tile_pos" assigned a value but never read File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 113
Warning (10230): Verilog HDL assignment warning at Renderer.v(110): truncated value with size 32 to match size of target (5) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 110
Warning (10230): Verilog HDL assignment warning at Renderer.v(111): truncated value with size 32 to match size of target (5) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 111
Warning (10230): Verilog HDL assignment warning at Renderer.v(112): truncated value with size 32 to match size of target (25) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 112
Warning (10230): Verilog HDL assignment warning at Renderer.v(113): truncated value with size 32 to match size of target (1) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at Renderer.v(133): inferring latch(es) for variable "player_mask_pixel", which holds its previous value in one or more paths through the always construct File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 133
Warning (10240): Verilog HDL Always Construct warning at Renderer.v(133): inferring latch(es) for variable "ghost_mask_pixel", which holds its previous value in one or more paths through the always construct File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 133
Info (12128): Elaborating entity "FrequencyDivider" for hierarchy "Renderer:renderer|FrequencyDivider:animation_clk_divider" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 78
Warning (10230): Verilog HDL assignment warning at FrequencyDivider.v(11): truncated value with size 32 to match size of target (22) File: C:/FPGA-PacMan/FPGA-PAC-MAN/FrequencyDivider.v Line: 11
Info (12128): Elaborating entity "FrequencyDivider" for hierarchy "Renderer:renderer|FrequencyDivider:animation_clk_divider_2" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 79
Warning (10230): Verilog HDL assignment warning at FrequencyDivider.v(11): truncated value with size 32 to match size of target (21) File: C:/FPGA-PacMan/FPGA-PAC-MAN/FrequencyDivider.v Line: 11
Info (12128): Elaborating entity "ReadImages" for hierarchy "Renderer:renderer|ReadImages:readImages" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 128
Info (12128): Elaborating entity "Rotate" for hierarchy "Renderer:renderer|Rotate:rot" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 130
Warning (10230): Verilog HDL assignment warning at Renderer.v(261): truncated value with size 32 to match size of target (10) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 261
Warning (10230): Verilog HDL assignment warning at Renderer.v(262): truncated value with size 32 to match size of target (9) File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 262
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Renderer:renderer|reset" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ghost1_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ghost1_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost2_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ghost1_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost2_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ghost1_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost2_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ghost1_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost2_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ghost1_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost1_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 41
    Warning (12110): Net "ghost2_direction[9]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[8]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[7]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[6]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[5]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[4]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[3]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
    Warning (12110): Net "ghost2_direction[2]" is missing source, defaulting to GND File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 45
Warning (12161): Node "Ghost1Control:ghost1_control|ghost1_direction[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 14
Warning (12161): Node "Ghost1Control:ghost1_control|ghost1_direction[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v Line: 14
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Info (278001): Inferred 18 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div11" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div10" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div9" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 121
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div5" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div4" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clyde:clyde|Div11" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 102
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clyde:clyde|Div0" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clyde:clyde|Div10" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clyde:clyde|Div6" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clyde:clyde|Div8" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clyde:clyde|Div1" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div2" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 83
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div7" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Renderer:renderer|Div0" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Renderer:renderer|Div1" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PlayerControl:player_control|Div6" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Renderer:renderer|Mod0" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Renderer:renderer|Mod1" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 111
Info (12130): Elaborated megafunction instantiation "PlayerControl:player_control|lpm_divide:Div11" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 131
Info (12133): Instantiated megafunction "PlayerControl:player_control|lpm_divide:Div11" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_gbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "PlayerControl:player_control|lpm_divide:Div10" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 131
Info (12133): Instantiated megafunction "PlayerControl:player_control|lpm_divide:Div10" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf
    Info (12023): Found entity 1: lpm_divide_7am File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_7am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf
    Info (12023): Found entity 1: alt_u_div_0te File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_0te.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "PlayerControl:player_control|lpm_divide:Div9" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 121
Info (12133): Instantiated megafunction "PlayerControl:player_control|lpm_divide:Div9" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 121
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_jbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "PlayerControl:player_control|lpm_divide:Div5" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 99
Info (12133): Instantiated megafunction "PlayerControl:player_control|lpm_divide:Div5" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_fbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/alt_u_div_gve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "PlayerControl:player_control|lpm_divide:Div4" File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 89
Info (12133): Instantiated megafunction "PlayerControl:player_control|lpm_divide:Div4" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clyde:clyde|lpm_divide:Div11" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 102
Info (12133): Instantiated megafunction "Clyde:clyde|lpm_divide:Div11" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 102
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clyde:clyde|lpm_divide:Div0" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 47
Info (12133): Instantiated megafunction "Clyde:clyde|lpm_divide:Div0" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clyde:clyde|lpm_divide:Div6" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 92
Info (12133): Instantiated megafunction "Clyde:clyde|lpm_divide:Div6" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 92
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clyde:clyde|lpm_divide:Div8" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 94
Info (12133): Instantiated megafunction "Clyde:clyde|lpm_divide:Div8" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 94
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clyde:clyde|lpm_divide:Div1" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 51
Info (12133): Instantiated megafunction "Clyde:clyde|lpm_divide:Div1" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Renderer:renderer|lpm_divide:Mod0" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 110
Info (12133): Instantiated megafunction "Renderer:renderer|lpm_divide:Mod0" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 110
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_i3m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Renderer:renderer|lpm_divide:Mod1" File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 111
Info (12133): Instantiated megafunction "Renderer:renderer|lpm_divide:Mod1" with the following parameter: File: C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v Line: 111
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf
    Info (12023): Found entity 1: lpm_divide_a2m File: C:/FPGA-PacMan/FPGA-PAC-MAN/db/lpm_divide_a2m.tdf Line: 24
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register player_x[8] will power up to Low File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 35
    Critical Warning (18010): Register player_x[7] will power up to Low File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 35
    Critical Warning (18010): Register player_x[4] will power up to Low File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 35
    Critical Warning (18010): Register player_y[8] will power up to Low File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 36
    Critical Warning (18010): Register player_y[7] will power up to Low File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 36
    Critical Warning (18010): Register player_y[4] will power up to Low File: C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v Line: 36
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "VGADisplay" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGADisplay -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGADisplay -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/FPGA-PacMan/FPGA-PAC-MAN/output_files/PacMan.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8277 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 8257 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 497 warnings
    Info: Peak virtual memory: 4996 megabytes
    Info: Processing ended: Sat Dec 30 21:13:15 2023
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA-PacMan/FPGA-PAC-MAN/output_files/PacMan.map.smsg.


