.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH timing_use_verilog_for_model_netlist  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBtiming_use_verilog_for_model_netlist\fR
.SH Syntax \fBtiming_use_verilog_for_model_netlist\fR   {true | false}
.P Default: false
.P Allows you to choose whether to write the scope and boundary model netlists in Verilog format instead of binary. 
.P When set to true, the software will use Verilog format for saving model nets.
.P To set this global variable, use the set command.
.P
