module uart_tx_asserted #(
    parameter int CLK_FREQ  = 25_000_000,
    parameter int BAUD_RATE = 115_200
)(
    input  logic       i_clk, i_reset, i_valid,
    input  logic [7:0] i_data,
    output logic       o_tx, o_busy
);
    localparam int CLKS_PER_BIT = CLK_FREQ / BAUD_RATE;
    localparam int BAUD_CNT_W   = $clog2(CLKS_PER_BIT);

    typedef enum logic [1:0] {
        S_IDLE=2'd0, S_START=2'd1, S_DATA=2'd2, S_STOP=2'd3
    } uart_state_t;

    // Power-on values (loaded by the iCE40 GSR on real hardware). Making them
    // explicit keeps state/bit_idx defined before the first reset so the
    // assertions don't trip on X at time 0.
    uart_state_t           state     = S_IDLE;
    logic [BAUD_CNT_W-1:0] baud_cnt  = '0;
    logic [7:0]            shift_reg = '0;
    logic [2:0]            bit_idx   = '0;

    logic baud_tick;
    assign baud_tick = (baud_cnt == BAUD_CNT_W'(CLKS_PER_BIT - 1));
    assign o_busy = (state != S_IDLE);

    always_ff @(posedge i_clk) begin
        if (i_reset) begin
            state <= S_IDLE;
            baud_cnt <= '0; bit_idx <= '0; shift_reg <= '0;
        end else begin
            case (state)
                S_IDLE: begin
                    baud_cnt <= '0; bit_idx <= '0;
                    if (i_valid) begin shift_reg <= i_data; state <= S_START; end
                end
                S_START: begin
                    baud_cnt <= baud_cnt + 1;
                    if (baud_tick) begin baud_cnt <= '0; state <= S_DATA; end
                end
                S_DATA: begin
                    baud_cnt <= baud_cnt + 1;
                    if (baud_tick) begin
                        baud_cnt <= '0; shift_reg <= {1'b0, shift_reg[7:1]};
                        if (bit_idx == 3'd7) state <= S_STOP;
                        else bit_idx <= bit_idx + 1;
                    end
                end
                S_STOP: begin
                    baud_cnt <= baud_cnt + 1;
                    if (baud_tick) begin baud_cnt <= '0; state <= S_IDLE; end
                end
            endcase
        end
    end

    // Drive o_tx combinationally from the current state so the line reflects
    // the bit being sent immediately. A registered o_tx lags one cycle, which
    // would hold the start bit high for the first cycle of S_START (caught by
    // assertion A5). o_tx is seeded to the idle level so it is defined at time
    // 0, before the combinational block first settles.
    initial o_tx = 1'b1;
    always_comb begin
        case (state)
            S_IDLE:  o_tx = 1'b1;
            S_START: o_tx = 1'b0;
            S_DATA:  o_tx = shift_reg[0];
            S_STOP:  o_tx = 1'b1;
            default: o_tx = 1'b1;
        endcase
    end

    // Assertion 1: TX high when idle
    always_comb begin
        if (state == S_IDLE)
            assert (o_tx == 1'b1)
                else $error("A1: TX not high in IDLE at %0t", $time);
    end

    // Assertion 2: Busy signal consistency
    always_comb begin
        assert (o_busy == (state != S_IDLE))
            else $error("A2: Busy mismatch at %0t", $time);
    end

    // Assertion 3: Bit index range
    always_ff @(posedge i_clk) begin
        assert (bit_idx <= 3'd7)
            else $error("A3: bit_idx overflow: %0d at %0t", bit_idx, $time);
    end

    // Assertion 4: Baud counter range
    always_ff @(posedge i_clk) begin
        if (!i_reset)
            assert (baud_cnt < CLKS_PER_BIT)
                else $error("A4: baud_cnt out of range: %0d at %0t", baud_cnt, $time);
    end

    // Assertion 5: Start bit value
    always_comb begin
        if (state == S_START)
            assert (o_tx == 1'b0)
                else $error("A5: TX not low during START at %0t", $time);
    end

    // Assertion 6: Stop bit value
    always_comb begin
        if (state == S_STOP)
            assert (o_tx == 1'b1)
                else $error("A6: TX not high during STOP at %0t", $time);
    end

    // Assertion 7: No valid during busy (protocol warning)
    always_ff @(posedge i_clk) begin
        if (o_busy && i_valid && !i_reset)
            $warning("A7: i_valid asserted while busy at %0t", $time);
    end

endmodule
