SCHM0103

HEADER
{
 FREEID 38014
 VARIABLES
 {
  #ARCHITECTURE="struct"
  #BLOCKTABLE_FILE="#BR.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="axi_powerlink"
  #LANGUAGE="VHDL"
  AUTHOR="Unknown"
  COMPANY="Unknown"
  CREATIONDATE="1/12/2012"
  PAGECOUNT="16"
  TITLE="axi_powerlink"
 }
 SYMBOL "axi_lite_ipif_v1_01_a" "axi_lite_ipif" "axi_lite_ipif"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="C_S_AXI_DATA_WIDTH:INTEGER range 32 to 32:=32"
    #GENERIC1="C_S_AXI_ADDR_WIDTH:INTEGER:=32"
    #GENERIC2="C_S_AXI_MIN_SIZE:STD_LOGIC_VECTOR(31 downto 0):=X\"000001FF\""
    #GENERIC3="C_USE_WSTRB:INTEGER:=0"
    #GENERIC4="C_DPHASE_TIMEOUT:INTEGER range 0 to 512:=8"
    #GENERIC5="C_ARD_ADDR_RANGE_ARRAY:SLV64_ARRAY_TYPE:=(X\"0000_0000_7000_0000\",X\"0000_0000_7000_00FF\",X\"0000_0000_7000_0100\",X\"0000_0000_7000_01FF\")"
    #GENERIC6="C_ARD_NUM_CE_ARRAY:INTEGER_ARRAY_TYPE:=(4,12)"
    #GENERIC7="C_FAMILY:STRING:=\"virtex6\""
    #HDL_ENTRIES=
"library STD,IEEE,PROC_COMMON_V3_00_A;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,proc_common_v3_00_a.ipif_pkg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1326372714"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,900,720)
    FREEID 66
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,875,720)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,145,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (708,30,875,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,185,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (721,70,875,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,448,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (701,110,875,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,183,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (736,150,875,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,429,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (713,190,875,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,457,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (476,230,875,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,170,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (700,270,875,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,173,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (735,310,875,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,443,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (772,350,875,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,178,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (738,390,875,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,174,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (491,430,875,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,404,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (753,470,875,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,158,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (481,510,875,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,158,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (330,550,875,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,143,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (344,590,875,614)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (344,630,875,654)
     ALIGN 6
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (496,670,875,694)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_ACLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (900,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_AWREADY"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_ARESETN"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (900,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_WREADY"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_AWADDR(C_S_AXI_ADDR_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (900,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_BRESP(1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_AWVALID"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (900,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_BVALID"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_WDATA(C_S_AXI_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (900,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_ARREADY"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_WSTRB((C_S_AXI_DATA_WIDTH/8)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (900,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_RDATA(C_S_AXI_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_WVALID"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (900,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_RRESP(1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_BREADY"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (900,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_RVALID"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_ARADDR(C_S_AXI_ADDR_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (900,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Clk"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_ARVALID"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (900,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Resetn"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="S_AXI_RREADY"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (900,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Addr(C_S_AXI_ADDR_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Data(C_S_AXI_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (900,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_RNW"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_WrAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (900,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_BE((C_S_AXI_DATA_WIDTH/8)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_RdAck"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (900,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_CS((C_ARD_ADDR_RANGE_ARRAY'LENGTH)/2-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IP2Bus_Error"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (900,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_RdCE(calc_num_ce(C_ARD_NUM_CE_ARRAY)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (900,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_WrCE(calc_num_ce(C_ARD_NUM_CE_ARRAY)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (900,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2IP_Data(C_S_AXI_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "axi_master_burst_v1_00_a" "axi_master_burst" "axi_master_burst"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="C_M_AXI_ADDR_WIDTH:INTEGER range 32 to 32:=32"
    #GENERIC1="C_M_AXI_DATA_WIDTH:INTEGER range 32 to 256:=32"
    #GENERIC2="C_MAX_BURST_LEN:INTEGER range 16 to 256:=16"
    #GENERIC3="C_ADDR_PIPE_DEPTH:INTEGER range 1 to 14:=1"
    #GENERIC4="C_NATIVE_DATA_WIDTH:INTEGER range 32 to 128:=32"
    #GENERIC5="C_LENGTH_WIDTH:INTEGER range 12 to 20:=12"
    #GENERIC6="C_FAMILY:STRING:=\"virtex6\""
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1326368887"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,740,1400)
    FREEID 124
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,720,1400)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,121,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (635,30,715,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,151,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (598,70,715,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,151,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (329,110,715,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,132,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (572,150,715,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,396,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (563,190,715,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,171,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (555,230,715,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,123,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (564,270,715,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,158,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (546,310,715,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,148,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (599,350,715,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,137,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (591,390,715,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,176,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (322,430,715,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,182,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (565,470,715,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,184,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (556,510,715,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,444,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (548,550,715,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,410,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (557,590,715,614)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,465,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (539,630,715,654)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,173,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (601,670,715,694)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,710,171,734)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (337,710,715,734)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,750,180,774)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (313,750,715,774)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,790,238,814)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (610,790,715,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 80
    }
    TEXT  83, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,830,243,854)
     ALIGN 4
     MARGINS (1,1)
     PARENT 82
    }
    TEXT  85, 0, 0
    {
     TEXT "$#NAME"
     RECT (594,830,715,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 84
    }
    TEXT  87, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,870,445,894)
     ALIGN 4
     MARGINS (1,1)
     PARENT 86
    }
    TEXT  89, 0, 0
    {
     TEXT "$#NAME"
     RECT (537,870,715,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 88
    }
    TEXT  91, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,910,495,934)
     ALIGN 4
     MARGINS (1,1)
     PARENT 90
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (557,910,715,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  95, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,950,204,974)
     ALIGN 4
     MARGINS (1,1)
     PARENT 94
    }
    TEXT  97, 0, 0
    {
     TEXT "$#NAME"
     RECT (563,950,715,974)
     ALIGN 6
     MARGINS (1,1)
     PARENT 96
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,990,205,1014)
     ALIGN 4
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  101, 0, 0
    {
     TEXT "$#NAME"
     RECT (518,990,715,1014)
     ALIGN 6
     MARGINS (1,1)
     PARENT 100
    }
    TEXT  103, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1030,240,1054)
     ALIGN 4
     MARGINS (1,1)
     PARENT 102
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (493,1030,715,1054)
     ALIGN 6
     MARGINS (1,1)
     PARENT 104
    }
    TEXT  107, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1070,245,1094)
     ALIGN 4
     MARGINS (1,1)
     PARENT 106
    }
    TEXT  109, 0, 0
    {
     TEXT "$#NAME"
     RECT (297,1070,715,1094)
     ALIGN 6
     MARGINS (1,1)
     PARENT 108
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (247,1110,715,1134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 110
    }
    TEXT  113, 0, 0
    {
     TEXT "$#NAME"
     RECT (538,1150,715,1174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 112
    }
    TEXT  115, 0, 0
    {
     TEXT "$#NAME"
     RECT (537,1190,715,1214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 114
    }
    TEXT  117, 0, 0
    {
     TEXT "$#NAME"
     RECT (502,1230,715,1254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 116
    }
    TEXT  119, 0, 0
    {
     TEXT "$#NAME"
     RECT (497,1270,715,1294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 118
    }
    TEXT  121, 0, 0
    {
     TEXT "$#NAME"
     RECT (500,1310,715,1334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 120
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (495,1350,715,1374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 122
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_aclk"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (740,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="md_error"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_aresetn"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (740,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arvalid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arready"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (740,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_araddr(C_M_AXI_ADDR_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_rvalid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (740,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arlen(7:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_rdata(C_M_AXI_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (740,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arsize(2:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_rresp(1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (740,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arburst(1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_rlast"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (740,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arprot(2:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awready"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (740,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_arcache(3:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_wready"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (740,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_rready"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_bvalid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (740,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awvalid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_bresp(1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (740,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awaddr(C_M_AXI_ADDR_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstrd_req"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (740,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awlen(7:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_req"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (740,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awsize(2:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mst_addr(C_M_AXI_ADDR_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (740,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awburst(1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mst_length(C_LENGTH_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (740,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awprot(2:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mst_be((C_NATIVE_DATA_WIDTH/8)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (740,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_awcache(3:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mst_type"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (740,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_wvalid"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mst_lock"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (740,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_wdata(C_M_AXI_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (0,760)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mst_reset"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (740,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_wstrb((C_M_AXI_DATA_WIDTH/8)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstrd_dst_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (740,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_wlast"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  82, 0, 0
    {
     COORD (0,840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstrd_dst_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  84, 0, 0
    {
     COORD (740,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_axi_bready"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  86, 0, 0
    {
     COORD (0,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_d(C_NATIVE_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  88, 0, 0
    {
     COORD (740,880)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mst_cmdack"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  90, 0, 0
    {
     COORD (0,920)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_rem((C_NATIVE_DATA_WIDTH/8)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (740,920)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mst_cmplt"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  94, 0, 0
    {
     COORD (0,960)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_sof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  96, 0, 0
    {
     COORD (740,960)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mst_error"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (0,1000)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_eof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  100, 0, 0
    {
     COORD (740,1000)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mst_rearbitrate"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  102, 0, 0
    {
     COORD (0,1040)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_src_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (740,1040)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mst_cmd_timeout"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  106, 0, 0
    {
     COORD (0,1080)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ip2bus_mstwr_src_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  108, 0, 0
    {
     COORD (740,1080)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstrd_d(C_NATIVE_DATA_WIDTH-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (740,1120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstrd_rem((C_NATIVE_DATA_WIDTH/8)-1:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  112, 0, 0
    {
     COORD (740,1160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstrd_sof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  114, 0, 0
    {
     COORD (740,1200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstrd_eof_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  116, 0, 0
    {
     COORD (740,1240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstrd_src_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  118, 0, 0
    {
     COORD (740,1280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstrd_src_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  120, 0, 0
    {
     COORD (740,1320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstwr_dst_rdy_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (740,1360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus2ip_mstwr_dst_dsc_n"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ipif_master_handler" "ipif_master_handler"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="gen_rx_fifo_g:BOOLEAN:=true"
    #GENERIC1="gen_tx_fifo_g:BOOLEAN:=true"
    #GENERIC2="dma_highadr_g:INTEGER:=31"
    #GENERIC3="C_MAC_DMA_IPIF_NATIVE_DWIDTH:INTEGER:=32"
    #GENERIC4="C_MAC_DMA_IPIF_AWIDTH:INTEGER:=32"
    #GENERIC5="m_burstcount_width_g:INTEGER:=4"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1326724470"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,1300,1060)
    FREEID 86
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,1280,1040)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,171,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (1021,30,1275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,162,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (1021,70,1275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,291,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (1039,110,1275,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,268,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (740,150,1275,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,260,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (974,190,1275,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,311,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (657,230,1275,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,339,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (1041,270,1275,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,637,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (1031,310,1275,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,675,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (973,390,1275,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,291,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (968,430,1275,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,292,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (663,510,1275,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,327,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (625,550,1275,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,332,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (1009,590,1275,614)
     ALIGN 6
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,327,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (1008,630,1275,654)
     ALIGN 6
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,332,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (973,670,1275,694)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,730,92,754)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (968,710,1275,734)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,770,93,794)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (1122,790,1275,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,810,186,834)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (1150,830,1275,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,850,283,874)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (1134,870,1275,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,890,179,914)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (1223,910,1275,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 80
    }
    TEXT  83, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,930,378,954)
     ALIGN 4
     MARGINS (1,1)
     PARENT 82
    }
    TEXT  85, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,970,395,994)
     ALIGN 4
     MARGINS (1,1)
     PARENT 84
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA_CLK"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (1300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstRd_Req"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA_Rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (1300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_Req"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_CmdAck"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (1300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Type"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Cmplt"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (1300,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Addr(C_MAC_DMA_IPIF_AWIDTH-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Error"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (1300,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Length(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Rearbitrate"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (1300,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_BE(C_MAC_DMA_IPIF_NATIVE_DWIDTH/8-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_Mst_Cmd_Timeout"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (1300,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Lock"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_d(C_MAC_DMA_IPIF_NATIVE_DWIDTH-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (1300,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_Mst_Reset"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_rem(C_MAC_DMA_IPIF_NATIVE_DWIDTH/8-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (1300,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstRd_dst_rdy_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_sof_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (1300,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstRd_dst_dsc_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_eof_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (1300,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_d(C_MAC_DMA_IPIF_NATIVE_DWIDTH-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_src_rdy_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (1300,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_rem(C_MAC_DMA_IPIF_NATIVE_DWIDTH/8-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstRd_src_dsc_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (1300,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_sof_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstWr_dst_rdy_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (1300,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_eof_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Bus2MAC_DMA_MstWr_dst_dsc_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (1300,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_src_rdy_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,740)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (1300,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAC_DMA2Bus_MstWr_src_dsc_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,780)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (1300,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (0,820)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (1300,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (0,860)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_address(dma_highadr_g:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (1300,880)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdatavalid"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (0,900)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (1300,920)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  82, 0, 0
    {
     COORD (0,940)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcount(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  84, 0, 0
    {
     COORD (0,980)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcounter(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "openMAC_16to32conv" "openMAC_16to32conv"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="bus_address_width:INTEGER:=10"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1326963485"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,600,460)
    FREEID 43
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,580,440)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (407,30,575,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,48,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,120,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (466,90,575,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,108,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (513,130,575,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,107,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (514,170,575,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,201,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (273,210,575,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,194,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (420,250,575,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,348,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (427,290,575,314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,144,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,172,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (472,350,575,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (474,390,575,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (600,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_readdata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_select"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (600,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (600,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (600,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (600,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_address(bus_address_width-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (600,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_byteenable(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_address(bus_address_width-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (600,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_writedata(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="s_readdata(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (600,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_ack_wr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (600,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="bus_ack_rd"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "powerlink" "powerlink"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="endian_g:STRING:=\"little\""
    #GENERIC1="genOnePdiClkDomain_g:BOOLEAN:=false"
    #GENERIC10="useIntPacketBuf_g:BOOLEAN:=true"
    #GENERIC11="useRxIntPacketBuf_g:BOOLEAN:=true"
    #GENERIC12="use2ndCmpTimer_g:BOOLEAN:=true"
    #GENERIC13="use2ndPhy_g:BOOLEAN:=true"
    #GENERIC14="m_burstcount_width_g:INTEGER:=4"
    #GENERIC15="m_burstcount_const_g:BOOLEAN:=true"
    #GENERIC16="m_tx_burst_size_g:INTEGER:=16"
    #GENERIC17="m_rx_burst_size_g:INTEGER:=16"
    #GENERIC18="m_tx_fifo_size_g:INTEGER:=16"
    #GENERIC19="m_rx_fifo_size_g:INTEGER:=16"
    #GENERIC2="genPdi_g:BOOLEAN:=true"
    #GENERIC20="m_data_width_g:INTEGER:=16"
    #GENERIC21="gen_dma_observer_g:BOOLEAN:=true"
    #GENERIC22="genSmiIO:BOOLEAN:=true"
    #GENERIC23="gNumSmi:INTEGER range 1 to 2:=2"
    #GENERIC24="iRpdos_g:INTEGER:=3"
    #GENERIC25="iTpdos_g:INTEGER:=1"
    #GENERIC26="genABuf1_g:BOOLEAN:=true"
    #GENERIC27="genABuf2_g:BOOLEAN:=true"
    #GENERIC28="genLedGadget_g:BOOLEAN:=false"
    #GENERIC29="genTimeSync_g:BOOLEAN:=false"
    #GENERIC3="genInternalAp_g:BOOLEAN:=true"
    #GENERIC30="genEvent_g:BOOLEAN:=false"
    #GENERIC31="iTpdoBufSize_g:INTEGER:=100"
    #GENERIC32="iRpdo0BufSize_g:INTEGER:=100"
    #GENERIC33="iRpdo1BufSize_g:INTEGER:=100"
    #GENERIC34="iRpdo2BufSize_g:INTEGER:=100"
    #GENERIC35="iAsyBuf1Size_g:INTEGER:=100"
    #GENERIC36="iAsyBuf2Size_g:INTEGER:=100"
    #GENERIC37="iPdiRev_g:INTEGER:=21930"
    #GENERIC38="papDataWidth_g:INTEGER:=8"
    #GENERIC39="papLowAct_g:BOOLEAN:=false"
    #GENERIC4="genSimpleIO_g:BOOLEAN:=false"
    #GENERIC40="papBigEnd_g:BOOLEAN:=false"
    #GENERIC41="spiCPOL_g:BOOLEAN:=false"
    #GENERIC42="spiCPHA_g:BOOLEAN:=false"
    #GENERIC43="spiBigEnd_g:BOOLEAN:=false"
    #GENERIC44="pioValLen_g:INTEGER:=50"
    #GENERIC45="genIoBuf_g:BOOLEAN:=true"
    #GENERIC5="genSpiAp_g:BOOLEAN:=false"
    #GENERIC6="Simulate:BOOLEAN:=false"
    #GENERIC7="iBufSize_g:INTEGER:=1024"
    #GENERIC8="iBufSizeLOG2_g:INTEGER:=10"
    #GENERIC9="useRmii_g:BOOLEAN:=true"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1327649689"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,2000,1840)
    FREEID 317
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,1980,1820)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (406,25,430,72)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,330,198,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (366,25,390,48)
     ALIGN 1
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,370,170,394)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (326,25,350,78)
     ALIGN 1
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 5
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,410,95,434)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (286,25,310,77)
     ALIGN 1
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 5
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,710,188,734)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (246,25,270,86)
     ALIGN 1
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 5
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,750,160,774)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 2
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (206,25,230,84)
     ALIGN 1
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 5
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,790,85,814)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (166,25,190,74)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1090,195,1114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
     ORIENTATION 2
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,25,150,82)
     ALIGN 1
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 5
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1130,167,1154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 2
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (86,25,110,72)
     ALIGN 1
     MARGINS (1,1)
     PARENT 34
     ORIENTATION 5
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1310,92,1334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
     ORIENTATION 2
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,160,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1350,93,1374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
     ORIENTATION 2
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,112,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1390,347,1414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
     ORIENTATION 2
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,113,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1430,173,1454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
     ORIENTATION 2
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,206,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1470,313,1494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
     ORIENTATION 2
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,193,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1510,378,1534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
     ORIENTATION 2
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,290,199,314)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (330,1646,354,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 60
     ORIENTATION 7
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,150,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (1920,490,1975,514)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,102,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (1899,470,1975,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,103,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (1869,510,1975,534)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,196,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (1848,550,1975,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,172,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (630,1657,654,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 80
     ORIENTATION 7
    }
    TEXT  83, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,189,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 82
    }
    TEXT  85, 0, 0
    {
     TEXT "$#NAME"
     RECT (1707,1370,1975,1394)
     ALIGN 6
     MARGINS (1,1)
     PARENT 84
    }
    TEXT  87, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,850,157,874)
     ALIGN 4
     MARGINS (1,1)
     PARENT 86
    }
    TEXT  89, 0, 0
    {
     TEXT "$#NAME"
     RECT (1901,1410,1975,1434)
     ALIGN 6
     MARGINS (1,1)
     PARENT 88
    }
    TEXT  91, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,890,109,914)
     ALIGN 4
     MARGINS (1,1)
     PARENT 90
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (1880,1450,1975,1474)
     ALIGN 6
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  95, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,930,110,954)
     ALIGN 4
     MARGINS (1,1)
     PARENT 94
    }
    TEXT  97, 0, 0
    {
     TEXT "$#NAME"
     RECT (1854,1490,1975,1514)
     ALIGN 6
     MARGINS (1,1)
     PARENT 96
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,970,203,994)
     ALIGN 4
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  101, 0, 0
    {
     TEXT "$#NAME"
     RECT (1896,830,1975,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 100
    }
    TEXT  103, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1010,309,1034)
     ALIGN 4
     MARGINS (1,1)
     PARENT 102
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (890,1641,914,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 104
     ORIENTATION 7
    }
    TEXT  107, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1050,196,1074)
     ALIGN 4
     MARGINS (1,1)
     PARENT 106
    }
    TEXT  109, 0, 0
    {
     TEXT "$#NAME"
     RECT (1792,690,1975,714)
     ALIGN 6
     MARGINS (1,1)
     PARENT 108
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1190,312,1214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 110
    }
    TEXT  113, 0, 0
    {
     TEXT "$#NAME"
     RECT (1838,730,1975,754)
     ALIGN 6
     MARGINS (1,1)
     PARENT 112
    }
    TEXT  115, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1230,150,1254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 114
    }
    TEXT  117, 0, 0
    {
     TEXT "$#NAME"
     RECT (1843,770,1975,794)
     ALIGN 6
     MARGINS (1,1)
     PARENT 116
    }
    TEXT  119, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1270,166,1294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 118
    }
    TEXT  121, 0, 0
    {
     TEXT "$#NAME"
     RECT (806,25,830,168)
     ALIGN 1
     MARGINS (1,1)
     PARENT 120
     ORIENTATION 6
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (90,1684,114,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 122
     ORIENTATION 8
    }
    TEXT  125, 0, 0
    {
     TEXT "$#NAME"
     RECT (846,25,870,123)
     ALIGN 1
     MARGINS (1,1)
     PARENT 124
     ORIENTATION 6
    }
    TEXT  127, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,1732,154,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 126
     ORIENTATION 8
    }
    TEXT  129, 0, 0
    {
     TEXT "$#NAME"
     RECT (466,25,490,140)
     ALIGN 1
     MARGINS (1,1)
     PARENT 128
     ORIENTATION 6
    }
    TEXT  131, 0, 0
    {
     TEXT "$#NAME"
     RECT (170,1731,194,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 130
     ORIENTATION 8
    }
    TEXT  133, 0, 0
    {
     TEXT "$#NAME"
     RECT (506,25,530,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 132
     ORIENTATION 6
    }
    TEXT  135, 0, 0
    {
     TEXT "$#NAME"
     RECT (210,1638,234,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 134
     ORIENTATION 8
    }
    TEXT  137, 0, 0
    {
     TEXT "$#NAME"
     RECT (546,25,570,129)
     ALIGN 1
     MARGINS (1,1)
     PARENT 136
     ORIENTATION 6
    }
    TEXT  139, 0, 0
    {
     TEXT "$#NAME"
     RECT (250,1651,274,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 138
     ORIENTATION 8
    }
    TEXT  141, 0, 0
    {
     TEXT "$#NAME"
     RECT (1346,25,1370,168)
     ALIGN 1
     MARGINS (1,1)
     PARENT 140
     ORIENTATION 6
    }
    TEXT  143, 0, 0
    {
     TEXT "$#NAME"
     RECT (290,1645,314,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 142
     ORIENTATION 8
    }
    TEXT  145, 0, 0
    {
     TEXT "$#NAME"
     RECT (1386,25,1410,123)
     ALIGN 1
     MARGINS (1,1)
     PARENT 144
     ORIENTATION 6
    }
    TEXT  147, 0, 0
    {
     TEXT "$#NAME"
     RECT (390,1695,414,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 146
     ORIENTATION 8
    }
    TEXT  149, 0, 0
    {
     TEXT "$#NAME"
     RECT (626,25,650,140)
     ALIGN 1
     MARGINS (1,1)
     PARENT 148
     ORIENTATION 6
    }
    TEXT  151, 0, 0
    {
     TEXT "$#NAME"
     RECT (430,1743,454,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 150
     ORIENTATION 8
    }
    TEXT  153, 0, 0
    {
     TEXT "$#NAME"
     RECT (666,25,690,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 152
     ORIENTATION 6
    }
    TEXT  155, 0, 0
    {
     TEXT "$#NAME"
     RECT (470,1742,494,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 154
     ORIENTATION 8
    }
    TEXT  157, 0, 0
    {
     TEXT "$#NAME"
     RECT (706,25,730,129)
     ALIGN 1
     MARGINS (1,1)
     PARENT 156
     ORIENTATION 6
    }
    TEXT  159, 0, 0
    {
     TEXT "$#NAME"
     RECT (510,1649,534,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 158
     ORIENTATION 8
    }
    TEXT  161, 0, 0
    {
     TEXT "$#NAME"
     RECT (1006,25,1030,191)
     ALIGN 1
     MARGINS (1,1)
     PARENT 160
     ORIENTATION 6
    }
    TEXT  163, 0, 0
    {
     TEXT "$#NAME"
     RECT (550,1662,574,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 162
     ORIENTATION 8
    }
    TEXT  165, 0, 0
    {
     TEXT "$#NAME"
     RECT (1046,25,1070,146)
     ALIGN 1
     MARGINS (1,1)
     PARENT 164
     ORIENTATION 6
    }
    TEXT  167, 0, 0
    {
     TEXT "$#NAME"
     RECT (590,1656,614,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 166
     ORIENTATION 8
    }
    TEXT  169, 0, 0
    {
     TEXT "$#NAME"
     RECT (1086,25,1110,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 168
     ORIENTATION 6
    }
    TEXT  171, 0, 0
    {
     TEXT "$#NAME"
     RECT (1910,1330,1975,1354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 170
     ORIENTATION 2
    }
    TEXT  173, 0, 0
    {
     TEXT "$#NAME"
     RECT (1546,25,1570,191)
     ALIGN 1
     MARGINS (1,1)
     PARENT 172
     ORIENTATION 6
    }
    TEXT  175, 0, 0
    {
     TEXT "$#NAME"
     RECT (1913,1290,1975,1314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 174
     ORIENTATION 2
    }
    TEXT  177, 0, 0
    {
     TEXT "$#NAME"
     RECT (1586,25,1610,146)
     ALIGN 1
     MARGINS (1,1)
     PARENT 176
     ORIENTATION 6
    }
    TEXT  179, 0, 0
    {
     TEXT "$#NAME"
     RECT (1911,1250,1975,1274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 178
     ORIENTATION 2
    }
    TEXT  181, 0, 0
    {
     TEXT "$#NAME"
     RECT (1626,25,1650,142)
     ALIGN 1
     MARGINS (1,1)
     PARENT 180
     ORIENTATION 6
    }
    TEXT  183, 0, 0
    {
     TEXT "$#NAME"
     RECT (1705,1210,1975,1234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 182
     ORIENTATION 2
    }
    TEXT  185, 0, 0
    {
     TEXT "$#NAME"
     RECT (1896,230,1975,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 184
    }
    TEXT  187, 0, 0
    {
     TEXT "$#NAME"
     RECT (1889,1170,1975,1194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 186
     ORIENTATION 2
    }
    TEXT  189, 0, 0
    {
     TEXT "$#NAME"
     RECT (1886,270,1975,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 188
    }
    TEXT  191, 0, 0
    {
     TEXT "$#NAME"
     RECT (1892,1130,1975,1154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 190
     ORIENTATION 2
    }
    TEXT  193, 0, 0
    {
     TEXT "$#NAME"
     RECT (1833,310,1975,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 192
    }
    TEXT  195, 0, 0
    {
     TEXT "$#NAME"
     RECT (1890,1090,1975,1114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 194
     ORIENTATION 2
    }
    TEXT  197, 0, 0
    {
     TEXT "$#NAME"
     RECT (1839,350,1975,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 196
    }
    TEXT  199, 0, 0
    {
     TEXT "$#NAME"
     RECT (1684,1050,1975,1074)
     ALIGN 6
     MARGINS (1,1)
     PARENT 198
     ORIENTATION 2
    }
    TEXT  201, 0, 0
    {
     TEXT "$#NAME"
     RECT (1870,390,1975,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 200
    }
    TEXT  203, 0, 0
    {
     TEXT "$#NAME"
     RECT (1842,1010,1975,1034)
     ALIGN 6
     MARGINS (1,1)
     PARENT 202
     ORIENTATION 2
    }
    TEXT  205, 0, 0
    {
     TEXT "$#NAME"
     RECT (1864,430,1975,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 204
    }
    TEXT  207, 0, 0
    {
     TEXT "$#NAME"
     RECT (1914,950,1975,974)
     ALIGN 6
     MARGINS (1,1)
     PARENT 206
     ORIENTATION 2
    }
    TEXT  209, 0, 0
    {
     TEXT "$#NAME"
     RECT (1891,910,1975,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 208
     ORIENTATION 2
    }
    TEXT  211, 0, 0
    {
     TEXT "$#NAME"
     RECT (1896,870,1975,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 210
     ORIENTATION 2
    }
    TEXT  213, 0, 0
    {
     TEXT "$#NAME"
     RECT (690,1696,714,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 212
     ORIENTATION 8
    }
    TEXT  215, 0, 0
    {
     TEXT "$#NAME"
     RECT (730,1727,754,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 214
     ORIENTATION 8
    }
    TEXT  217, 0, 0
    {
     TEXT "$#NAME"
     RECT (770,1726,794,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 216
     ORIENTATION 8
    }
    TEXT  219, 0, 0
    {
     TEXT "$#NAME"
     RECT (810,1640,834,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 218
     ORIENTATION 8
    }
    TEXT  221, 0, 0
    {
     TEXT "$#NAME"
     RECT (850,1633,874,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 220
     ORIENTATION 8
    }
    TEXT  223, 0, 0
    {
     TEXT "$#NAME"
     RECT (1834,650,1975,674)
     ALIGN 6
     MARGINS (1,1)
     PARENT 222
     ORIENTATION 2
    }
    TEXT  225, 0, 0
    {
     TEXT "$#NAME"
     RECT (1802,610,1975,634)
     ALIGN 6
     MARGINS (1,1)
     PARENT 224
     ORIENTATION 2
    }
    TEXT  227, 0, 0
    {
     TEXT "$#NAME"
     RECT (966,25,990,170)
     ALIGN 1
     MARGINS (1,1)
     PARENT 226
     ORIENTATION 5
    }
    TEXT  229, 0, 0
    {
     TEXT "$#NAME"
     RECT (926,25,950,125)
     ALIGN 1
     MARGINS (1,1)
     PARENT 228
     ORIENTATION 5
    }
    TEXT  231, 0, 0
    {
     TEXT "$#NAME"
     RECT (886,25,910,127)
     ALIGN 1
     MARGINS (1,1)
     PARENT 230
     ORIENTATION 5
    }
    TEXT  233, 0, 0
    {
     TEXT "$#NAME"
     RECT (586,25,610,106)
     ALIGN 1
     MARGINS (1,1)
     PARENT 232
     ORIENTATION 5
    }
    TEXT  235, 0, 0
    {
     TEXT "$#NAME"
     RECT (1506,25,1530,170)
     ALIGN 1
     MARGINS (1,1)
     PARENT 234
     ORIENTATION 5
    }
    TEXT  237, 0, 0
    {
     TEXT "$#NAME"
     RECT (1466,25,1490,125)
     ALIGN 1
     MARGINS (1,1)
     PARENT 236
     ORIENTATION 5
    }
    TEXT  239, 0, 0
    {
     TEXT "$#NAME"
     RECT (1426,25,1450,127)
     ALIGN 1
     MARGINS (1,1)
     PARENT 238
     ORIENTATION 5
    }
    TEXT  241, 0, 0
    {
     TEXT "$#NAME"
     RECT (746,25,770,106)
     ALIGN 1
     MARGINS (1,1)
     PARENT 240
     ORIENTATION 5
    }
    TEXT  243, 0, 0
    {
     TEXT "$#NAME"
     RECT (1286,25,1310,152)
     ALIGN 1
     MARGINS (1,1)
     PARENT 242
     ORIENTATION 5
    }
    TEXT  245, 0, 0
    {
     TEXT "$#NAME"
     RECT (1246,25,1270,193)
     ALIGN 1
     MARGINS (1,1)
     PARENT 244
     ORIENTATION 5
    }
    TEXT  247, 0, 0
    {
     TEXT "$#NAME"
     RECT (1206,25,1230,148)
     ALIGN 1
     MARGINS (1,1)
     PARENT 246
     ORIENTATION 5
    }
    TEXT  249, 0, 0
    {
     TEXT "$#NAME"
     RECT (1166,25,1190,144)
     ALIGN 1
     MARGINS (1,1)
     PARENT 248
     ORIENTATION 5
    }
    TEXT  251, 0, 0
    {
     TEXT "$#NAME"
     RECT (1126,25,1150,150)
     ALIGN 1
     MARGINS (1,1)
     PARENT 250
     ORIENTATION 5
    }
    TEXT  253, 0, 0
    {
     TEXT "$#NAME"
     RECT (1826,25,1850,152)
     ALIGN 1
     MARGINS (1,1)
     PARENT 252
     ORIENTATION 5
    }
    TEXT  255, 0, 0
    {
     TEXT "$#NAME"
     RECT (1786,25,1810,193)
     ALIGN 1
     MARGINS (1,1)
     PARENT 254
     ORIENTATION 5
    }
    TEXT  257, 0, 0
    {
     TEXT "$#NAME"
     RECT (1746,25,1770,148)
     ALIGN 1
     MARGINS (1,1)
     PARENT 256
     ORIENTATION 5
    }
    TEXT  259, 0, 0
    {
     TEXT "$#NAME"
     RECT (1706,25,1730,144)
     ALIGN 1
     MARGINS (1,1)
     PARENT 258
     ORIENTATION 5
    }
    TEXT  261, 0, 0
    {
     TEXT "$#NAME"
     RECT (1666,25,1690,150)
     ALIGN 1
     MARGINS (1,1)
     PARENT 260
     ORIENTATION 5
    }
    TEXT  263, 0, 0
    {
     TEXT "$#NAME"
     RECT (1008,1679,1032,1813)
     ALIGN 9
     MARGINS (1,1)
     PARENT 262
     ORIENTATION 5
    }
    TEXT  265, 0, 0
    {
     TEXT "$#NAME"
     RECT (1148,1679,1172,1813)
     ALIGN 9
     MARGINS (1,1)
     PARENT 264
     ORIENTATION 5
    }
    TEXT  267, 0, 0
    {
     TEXT "$#NAME"
     RECT (1048,1674,1072,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 266
     ORIENTATION 8
    }
    TEXT  269, 0, 0
    {
     TEXT "$#NAME"
     RECT (1088,1677,1112,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 268
     ORIENTATION 8
    }
    TEXT  271, 0, 0
    {
     TEXT "$#NAME"
     RECT (1188,1674,1212,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 270
     ORIENTATION 8
    }
    TEXT  273, 0, 0
    {
     TEXT "$#NAME"
     RECT (1228,1677,1252,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 272
     ORIENTATION 8
    }
    TEXT  275, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,1550,395,1574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 274
     ORIENTATION 2
    }
    TEXT  277, 0, 0
    {
     TEXT "$#NAME"
     RECT (1268,1676,1292,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 276
     ORIENTATION 8
    }
    TEXT  279, 0, 0
    {
     TEXT "$#NAME"
     RECT (1308,1687,1332,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 278
     ORIENTATION 8
    }
    TEXT  281, 0, 0
    {
     TEXT "$#NAME"
     RECT (1348,1671,1372,1817)
     ALIGN 9
     MARGINS (1,1)
     PARENT 280
     ORIENTATION 8
    }
    TEXT  283, 0, 0
    {
     TEXT "$#NAME"
     RECT (1790,1530,1814,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 282
     ORIENTATION 8
    }
    TEXT  285, 0, 0
    {
     TEXT "$#NAME"
     RECT (1510,1677,1534,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 284
     ORIENTATION 8
    }
    TEXT  287, 0, 0
    {
     TEXT "$#NAME"
     RECT (1650,1661,1674,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 286
     ORIENTATION 8
    }
    TEXT  289, 0, 0
    {
     TEXT "$#NAME"
     RECT (1830,1521,1854,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 288
     ORIENTATION 7
    }
    TEXT  291, 0, 0
    {
     TEXT "$#NAME"
     RECT (1870,1711,1894,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 290
     ORIENTATION 7
    }
    TEXT  293, 0, 0
    {
     TEXT "$#NAME"
     RECT (1550,1668,1574,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 292
     ORIENTATION 7
    }
    TEXT  295, 0, 0
    {
     TEXT "$#NAME"
     RECT (1590,1671,1614,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 294
     ORIENTATION 7
    }
    TEXT  297, 0, 0
    {
     TEXT "$#NAME"
     RECT (1690,1652,1714,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 296
     ORIENTATION 7
    }
    TEXT  299, 0, 0
    {
     TEXT "$#NAME"
     RECT (1730,1655,1754,1815)
     ALIGN 9
     MARGINS (1,1)
     PARENT 298
     ORIENTATION 7
    }
    TEXT  301, 0, 0
    {
     TEXT "$#NAME"
     RECT (1879,1530,1975,1554)
     ALIGN 6
     MARGINS (1,1)
     PARENT 300
    }
    TEXT  303, 0, 0
    {
     TEXT "$#NAME"
     RECT (1858,1570,1975,1594)
     ALIGN 6
     MARGINS (1,1)
     PARENT 302
    }
    TEXT  305, 0, 0
    {
     TEXT "$#NAME"
     RECT (1852,150,1975,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 304
     ORIENTATION 2
    }
    TEXT  307, 0, 0
    {
     TEXT "$#NAME"
     RECT (1871,70,1975,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 306
    }
    TEXT  309, 0, 0
    {
     TEXT "$#NAME"
     RECT (1869,790,1975,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 308
    }
    TEXT  311, 0, 0
    {
     TEXT "$#NAME"
     RECT (1843,190,1975,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 310
    }
    TEXT  313, 0, 0
    {
     TEXT "$#NAME"
     RECT (1846,110,1975,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 312
    }
    TEXT  315, 0, 0
    {
     TEXT "$#NAME"
     RECT (1882,30,1975,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 314
    }
    PIN  2, 0, 0
    {
     COORD (420,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk50"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_readdata(15:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (380,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rst"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_waitrequest"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (340,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkEth"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_irq"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_clk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_readdata(31:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (260,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pkt_clk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_waitrequest"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (220,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkPcp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_irq"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (180,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkAp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,1100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_readdata(31:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (140,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rstPcp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,1140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_waitrequest"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (100,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rstAp"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,1320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_read"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (0,1360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_write"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (0,1400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_byteenable(m_data_width_g/8-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (0,1440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_address(29:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_byteenable(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (0,1480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_writedata(m_data_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_address(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (0,1520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcount(m_burstcount_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_writedata(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (340,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_readdata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (2000,500)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_irq"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (2000,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_irq_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (2000,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_asyncIrq"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (2000,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_asyncIrq_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_address(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (640,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_readdata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  82, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="tcp_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  84, 0, 0
    {
     COORD (2000,1380)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_data(papDataWidth_g-1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  86, 0, 0
    {
     COORD (0,860)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_chipselect"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  88, 0, 0
    {
     COORD (2000,1420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_ack"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  90, 0, 0
    {
     COORD (0,900)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_read"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (2000,1460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_ack_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  94, 0, 0
    {
     COORD (0,940)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_write"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  96, 0, 0
    {
     COORD (2000,1500)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_gpio(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (0,980)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_byteenable(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  100, 0, 0
    {
     COORD (2000,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_miso"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  102, 0, 0
    {
     COORD (0,1020)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_address(ibufsizelog2_g-3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (900,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_readdata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,-20), (0,0) )
     }
    }
    PIN  106, 0, 0
    {
     COORD (0,1060)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mbf_writedata(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  108, 0, 0
    {
     COORD (2000,700)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portOutValid(3:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (0,1200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdata(m_data_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  112, 0, 0
    {
     COORD (2000,740)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portio(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  114, 0, 0
    {
     COORD (0,1240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  116, 0, 0
    {
     COORD (2000,780)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_operational"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  118, 0, 0
    {
     COORD (0,1280)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdatavalid"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  120, 0, 0
    {
     COORD (820,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_TxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (100,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_chipselect"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  124, 0, 0
    {
     COORD (860,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  126, 0, 0
    {
     COORD (140,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_read"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  128, 0, 0
    {
     COORD (480,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  130, 0, 0
    {
     COORD (180,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_write"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  132, 0, 0
    {
     COORD (520,0)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  134, 0, 0
    {
     COORD (220,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_byteenable(3:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  136, 0, 0
    {
     COORD (560,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_Rst_n"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  138, 0, 0
    {
     COORD (260,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_address(12:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  140, 0, 0
    {
     COORD (1360,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_TxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  142, 0, 0
    {
     COORD (300,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_writedata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  144, 0, 0
    {
     COORD (1400,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  146, 0, 0
    {
     COORD (400,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_chipselect"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  148, 0, 0
    {
     COORD (640,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  150, 0, 0
    {
     COORD (440,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_read"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  152, 0, 0
    {
     COORD (680,0)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  154, 0, 0
    {
     COORD (480,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_write"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  156, 0, 0
    {
     COORD (720,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_Rst_n"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  158, 0, 0
    {
     COORD (520,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_byteenable(3:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  160, 0, 0
    {
     COORD (1020,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  162, 0, 0
    {
     COORD (560,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_address(12:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  164, 0, 0
    {
     COORD (1060,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  166, 0, 0
    {
     COORD (600,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_writedata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  168, 0, 0
    {
     COORD (1100,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  170, 0, 0
    {
     COORD (2000,1340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_cs"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  172, 0, 0
    {
     COORD (1560,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  174, 0, 0
    {
     COORD (2000,1300)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_rd"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  176, 0, 0
    {
     COORD (1600,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxEn"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  178, 0, 0
    {
     COORD (2000,1260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_wr"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  180, 0, 0
    {
     COORD (1640,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,20), (0,0) )
     }
    }
    PIN  182, 0, 0
    {
     COORD (2000,1220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_be(papDataWidth_g/8-1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  184, 0, 0
    {
     COORD (2000,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_error"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  186, 0, 0
    {
     COORD (2000,1180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_cs_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  188, 0, 0
    {
     COORD (2000,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_status"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  190, 0, 0
    {
     COORD (2000,1140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_rd_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  192, 0, 0
    {
     COORD (2000,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_phyLink(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  194, 0, 0
    {
     COORD (2000,1100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_wr_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  196, 0, 0
    {
     COORD (2000,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_phyAct(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  198, 0, 0
    {
     COORD (2000,1060)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_be_n(papDataWidth_g/8-1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  200, 0, 0
    {
     COORD (2000,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_opt(1:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  202, 0, 0
    {
     COORD (2000,1020)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_addr(15:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  204, 0, 0
    {
     COORD (2000,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="led_gpo(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  206, 0, 0
    {
     COORD (2000,960)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_clk"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  208, 0, 0
    {
     COORD (2000,920)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_sel_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  210, 0, 0
    {
     COORD (2000,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="spi_mosi"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  212, 0, 0
    {
     COORD (700,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_address"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  214, 0, 0
    {
     COORD (740,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_read"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  216, 0, 0
    {
     COORD (780,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_write"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  218, 0, 0
    {
     COORD (820,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_writedata(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  220, 0, 0
    {
     COORD (860,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_byteenable(3:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  222, 0, 0
    {
     COORD (2000,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_pconfig(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  224, 0, 0
    {
     COORD (2000,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portInLatch(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  226, 0, 0
    {
     COORD (980,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_RxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  228, 0, 0
    {
     COORD (940,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  230, 0, 0
    {
     COORD (900,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_RxErr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  232, 0, 0
    {
     COORD (600,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_link"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  234, 0, 0
    {
     COORD (1520,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_RxDat(1:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  236, 0, 0
    {
     COORD (1480,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  238, 0, 0
    {
     COORD (1440,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_RxErr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  240, 0, 0
    {
     COORD (760,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_link"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  242, 0, 0
    {
     COORD (1300,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  244, 0, 0
    {
     COORD (1260,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  246, 0, 0
    {
     COORD (1220,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  248, 0, 0
    {
     COORD (1180,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_RxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  250, 0, 0
    {
     COORD (1140,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii0_TxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  252, 0, 0
    {
     COORD (1840,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  254, 0, 0
    {
     COORD (1800,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxDat(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  256, 0, 0
    {
     COORD (1760,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxDv"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  258, 0, 0
    {
     COORD (1720,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_RxEr"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  260, 0, 0
    {
     COORD (1680,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phyMii1_TxClk"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  262, 0, 0
    {
     COORD (1020,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat_I"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  264, 0, 0
    {
     COORD (1160,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat_I"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  266, 0, 0
    {
     COORD (1060,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat_O"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  268, 0, 0
    {
     COORD (1100,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy0_SMIDat_T"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  270, 0, 0
    {
     COORD (1200,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat_O"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  272, 0, 0
    {
     COORD (1240,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy1_SMIDat_T"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  274, 0, 0
    {
     COORD (0,1560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcounter(m_burstcount_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  276, 0, 0
    {
     COORD (1280,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pcp_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  278, 0, 0
    {
     COORD (1320,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  280, 0, 0
    {
     COORD (1360,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="smp_waitrequest"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  282, 0, 0
    {
     COORD (1800,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_data_I(papDataWidth_g-1:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  284, 0, 0
    {
     COORD (1520,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_gpio_I(1:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  286, 0, 0
    {
     COORD (1660,1840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #INITIAL_VALUE="(others => '0')"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portio_I(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  288, 0, 0
    {
     COORD (1840,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_data_O(papDataWidth_g-1:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  290, 0, 0
    {
     COORD (1880,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_data_T"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  292, 0, 0
    {
     COORD (1560,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_gpio_O(1:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  294, 0, 0
    {
     COORD (1600,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pap_gpio_T(1:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  296, 0, 0
    {
     COORD (1700,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portio_O(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  298, 0, 0
    {
     COORD (1740,1840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="pio_portio_T(31:0)"
      #NUMBER="0"
      #SIDE="bottom"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  300, 0, 0
    {
     COORD (2000,1540)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_syncIrq"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  302, 0, 0
    {
     COORD (2000,1580)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ap_syncIrq_n"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  304, 0, 0
    {
     COORD (2000,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy_SMIDat_I"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  306, 0, 0
    {
     COORD (2000,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'0'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy_SMIClk"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  308, 0, 0
    {
     COORD (2000,800)
     VARIABLES
     {
      #DIRECTION="INOUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy_SMIDat"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  310, 0, 0
    {
     COORD (2000,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy_SMIDat_O"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  312, 0, 0
    {
     COORD (2000,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy_SMIDat_T"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  314, 0, 0
    {
     COORD (2000,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="phy_Rst_n"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE "header"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"--\n"+
"-- This is the toplevel file for using the POWERLINK IP-Core\n"+
"-- with Xilinx AXI.\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"--\n"+
"-- 2012-01-12   V0.01   zelenkaj\tFirst version\n"+
"-- 2012-01-26   V0.02   zelenkaj    Added number of SMI generic feature\n"+
"-- 2012-01-27   V0.10   zelenkaj    Incremented PdiRev\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"\n"+
"LIBRARY ieee;\n"+
"USE ieee.std_logic_1164.ALL;\n"+
"USE ieee.std_logic_arith.ALL;\n"+
"USE ieee.std_logic_unsigned.ALL;\n"+
"USE ieee.math_real.log2;\n"+
"USE ieee.math_real.ceil;\n"+
"\n"+
"library proc_common_v3_00_a;\n"+
"use proc_common_v3_00_a.proc_common_pkg.all;\n"+
"use proc_common_v3_00_a.ipif_pkg.all;\n"+
"\n"+
"library axi_lite_ipif_v1_01_a;\n"+
"use axi_lite_ipif_v1_01_a.axi_lite_ipif;\n"+
"\n"+
"library axi_master_burst_v1_00_a;\n"+
"use axi_master_burst_v1_00_a.axi_master_burst;"
   RECT (240,240,1960,1040)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  2, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"constant C_FAMILY : string := \"spartan6\";\n"+
"constant C_ADDR_PAD_ZERO : std_logic_vector(31 downto 0) := (others => '0');\n"+
"-- openMAC REG PLB Slave\n"+
"constant C_MAC_REG_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_MAC_REG_RNG0_BASEADDR;\n"+
"constant C_MAC_REG_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_MAC_REG_RNG0_HIGHADDR;\n"+
"constant C_MAC_REG_MINSIZE : std_logic_vector(31 downto 0) := conv_std_logic_vector(get_max(conv_integer(C_S_AXI_MAC_REG_RNG0_HIGHADDR), conv_integer(C_S_AXI_MAC_REG_RNG1_HIGHADDR)), 32);\n"+
"-- openMAC CMP PLB Slave\n"+
"constant C_MAC_CMP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_MAC_REG_RNG1_BASEADDR;\n"+
"constant C_MAC_CMP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_MAC_REG_RNG1_HIGHADDR;\n"+
"-- openMAC PKT PLB Slave\n"+
"constant C_MAC_PKT_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_MAC_PKT_BASEADDR;\n"+
"constant C_MAC_PKT_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_MAC_PKT_HIGHADDR;\n"+
"constant C_MAC_PKT_MINSIZE : std_logic_vector(31 downto 0) := C_S_AXI_MAC_PKT_HIGHADDR;\n"+
"-- SimpleIO Slave\n"+
"constant C_SMP_PCP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_SMP_PCP_BASEADDR;\n"+
"constant C_SMP_PCP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_SMP_PCP_HIGHADDR;\n"+
"constant C_SMP_PCP_MINSIZE : std_logic_vector(31 downto 0) := C_S_AXI_SMP_PCP_HIGHADDR;\n"+
"-- PDI PCP Slave\n"+
"constant C_PDI_PCP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_PDI_PCP_BASEADDR;\n"+
"constant C_PDI_PCP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_PDI_PCP_HIGHADDR;\n"+
"constant C_PDI_PCP_MINSIZE : std_logic_vector(31 downto 0) := C_S_AXI_PDI_PCP_HIGHADDR;\n"+
"-- AP PCP Slave\n"+
"constant C_PDI_AP_BASE : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_PDI_AP_BASEADDR;\n"+
"constant C_PDI_AP_HIGH : std_logic_vector(63 downto 0) := C_ADDR_PAD_ZERO & C_S_AXI_PDI_AP_HIGHADDR;\n"+
"constant C_PDI_AP_MINSIZE : std_logic_vector(31 downto 0) := C_S_AXI_PDI_AP_HIGHADDR;\n"+
"-- POWERLINK IP-core\n"+
"constant C_MAC_PKT_EN : boolean := C_TX_INT_PKT or C_RX_INT_PKT;\n"+
"constant C_MAC_PKT_RX_EN : boolean := C_RX_INT_PKT;\n"+
"constant C_DMA_EN : boolean := not C_TX_INT_PKT or not C_RX_INT_PKT;\n"+
"constant C_PKT_BUF_EN : boolean := C_MAC_PKT_EN;\n"+
"constant C_M_BURSTCOUNT_WIDTH : integer := integer(ceil(log2(real(get_max(C_MAC_DMA_BURST_SIZE_RX,C_MAC_DMA_BURST_SIZE_TX)/4)))) + 1; --in dwords\n"+
"constant C_M_FIFO_SIZE_RX : integer := C_MAC_DMA_FIFO_SIZE_RX/4; --in dwords\n"+
"constant C_M_FIFO_SIZE_TX : integer := C_MAC_DMA_FIFO_SIZE_TX/4; --in dwords"
   RECT (240,1080,1960,2140)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONSBC  3, 0, 0
  {
   LABEL "Architecture declarations before components"
   TEXT 
"function get_max( a, b : integer)  return integer is\n"+
"begin\n"+
"\tif a < b then\n"+
"\t\treturn b;\n"+
"\telse\n"+
"\t\treturn a;\n"+
"\tend if;\n"+
"end get_max;"
   RECT (2020,1160,2760,1480)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ENTITYDECLARATION  37996, 0, 0
  {
   LABEL "Entity Declarations"
   TEXT 
"-- Click here to add additional declarations --\n"+
"attribute SIGIS : string;"
   RECT (2000,240,3020,640)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE "MAC_DMA_AXI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  4, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- openMAC DMA AXI Master\n"+
"C_M_AXI_MAC_DMA_ADDR_WIDTH : INTEGER := 32;\n"+
"C_M_AXI_MAC_DMA_DATA_WIDTH : INTEGER := 32;\n"+
"C_M_AXI_MAC_DMA_NATIVE_DWIDTH : INTEGER := 32;\n"+
"C_M_AXI_MAC_DMA_LENGTH_WIDTH : INTEGER := 12;\n"+
"C_M_AXI_MAC_DMA_MAX_BURST_LEN : INTEGER := 16;\n"+
"C_MAC_DMA_BURST_SIZE_RX : INTEGER := 8;--in bytes\n"+
"C_MAC_DMA_BURST_SIZE_TX : INTEGER := 8;--in bytes\n"+
"C_MAC_DMA_FIFO_SIZE_RX : INTEGER := 32;--in bytes\n"+
"C_MAC_DMA_FIFO_SIZE_TX : INTEGER := 32;--in bytes\n"+
""
   RECT (300,1660,1120,2120)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  353, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_DMA_EN = TRUE"
    #GENERATE_KIND="IF"
    #LABEL="genMacDmaPlbBurst"
   }
   AREA (1200,300,2140,2120)
   INSTANCES 545
  }
  TEXT  354, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1200,264,1962,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 353
  }
  INSTANCE  545, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axi_master_burst"
    #GENERIC0="C_M_AXI_ADDR_WIDTH : INTEGER range 32 to 32 := C_M_AXI_MAC_DMA_ADDR_WIDTH"
    #GENERIC1="C_MAX_BURST_LEN : INTEGER range 16 to 256 := C_M_AXI_MAC_DMA_MAX_BURST_LEN"
    #GENERIC2="C_FAMILY : STRING := C_FAMILY"
    #GENERIC3="C_LENGTH_WIDTH : INTEGER range 12 to 20 := C_M_AXI_MAC_DMA_LENGTH_WIDTH"
    #GENERIC4="C_M_AXI_DATA_WIDTH : INTEGER range 32 to 256 := C_M_AXI_MAC_DMA_DATA_WIDTH"
    #GENERIC5="C_NATIVE_DATA_WIDTH : INTEGER range 32 to 128 := C_M_AXI_MAC_DMA_NATIVE_DWIDTH"
    #GENERIC6="C_ADDR_PIPE_DEPTH : INTEGER range 1 to 14 := 1"
    #LIBRARY="axi_master_burst_v1_00_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_DMA_AXI_BURST_MASTER"
    #SYMBOL="axi_master_burst"
   }
   COORD (1300,340)
   VERTEXES ( (46,7780), (50,7785), (62,7800), (66,7805), (70,7810), (74,7815), (78,7820), (82,7825), (86,7830), (94,7850), (98,7860), (102,7870), (106,7880), (122,7920), (120,7915), (118,7910), (116,7905), (114,7900), (112,7895), (104,7875), (100,7865), (96,7855), (92,7845), (88,7835), (2,14174), (6,14176), (10,14178), (14,14180), (18,14182), (22,14184), (26,14186), (30,14188), (34,14190), (38,14192), (42,14194), (4,14620), (8,14622), (12,14624), (16,14626), (20,14628), (24,14630), (28,14632), (32,14634), (36,14636), (40,14638), (44,14640), (48,14642), (52,14644), (56,14646), (60,14648), (64,14650), (68,14652), (72,14654), (76,14656), (80,14658), (84,14660), (54,21679), (58,21684), (90,21689), (110,21699), (108,22630) )
   PINPROP 108,"#PIN_STATE","0"
  }
  TEXT  546, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,365,1896,400)
   ALIGN 8
   MARGINS (1,1)
   PARENT 545
  }
  TEXT  550, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1307,1740,1532,1775)
   MARGINS (1,1)
   PARENT 545
  }
  TEXT  554, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1220,1860,2153,2091)
   PARENT 545
  }
  INSTANCE  863, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_aclk"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (1200,380)
   VERTEXES ( (2,14175) )
  }
  TEXT  864, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (937,363,1149,398)
   ALIGN 6
   MARGINS (1,1)
   PARENT 863
  }
  INSTANCE  868, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_md_error"
    #SYMBOL="Output"
   }
   COORD (2160,380)
   VERTEXES ( (2,14621) )
  }
  TEXT  869, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,363,2491,398)
   ALIGN 4
   MARGINS (1,1)
   PARENT 868
  }
  INSTANCE  873, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_aresetn"
    #SYMBOL="Input"
    %SIGIS="\"Rst\""
   }
   COORD (1200,420)
   VERTEXES ( (2,14177) )
  }
  TEXT  874, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (892,403,1149,438)
   ALIGN 6
   MARGINS (1,1)
   PARENT 873
  }
  INSTANCE  878, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_arvalid"
    #SYMBOL="Output"
   }
   COORD (2160,420)
   VERTEXES ( (2,14623) )
  }
  TEXT  879, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,403,2457,438)
   ALIGN 4
   MARGINS (1,1)
   PARENT 878
  }
  INSTANCE  883, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_arready"
    #SYMBOL="Input"
   }
   COORD (1200,460)
   VERTEXES ( (2,14179) )
  }
  TEXT  884, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (892,443,1149,478)
   ALIGN 6
   MARGINS (1,1)
   PARENT 883
  }
  INSTANCE  888, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_araddr(C_M_AXI_MAC_DMA_ADDR_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,460)
   VERTEXES ( (2,14625) )
  }
  TEXT  889, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,443,3017,478)
   ALIGN 4
   MARGINS (1,1)
   PARENT 888
  }
  INSTANCE  893, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_rvalid"
    #SYMBOL="Input"
   }
   COORD (1200,500)
   VERTEXES ( (2,14181) )
  }
  TEXT  894, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (920,483,1149,518)
   ALIGN 6
   MARGINS (1,1)
   PARENT 893
  }
  INSTANCE  898, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_arlen(7:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,500)
   VERTEXES ( (2,14627) )
  }
  TEXT  899, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,483,2497,518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 898
  }
  INSTANCE  903, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_rdata(C_M_AXI_MAC_DMA_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1200,540)
   VERTEXES ( (2,14183) )
  }
  TEXT  904, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (366,523,1149,558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 903
  }
  INSTANCE  908, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_arsize(2:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,540)
   VERTEXES ( (2,14629) )
  }
  TEXT  909, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,523,2510,558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 908
  }
  INSTANCE  913, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_rresp(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1200,580)
   VERTEXES ( (2,14185) )
  }
  TEXT  914, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (862,563,1149,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 913
  }
  INSTANCE  918, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_arburst(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,580)
   VERTEXES ( (2,14631) )
  }
  TEXT  919, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,563,2523,598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 918
  }
  INSTANCE  923, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_rlast"
    #SYMBOL="Input"
   }
   COORD (1200,620)
   VERTEXES ( (2,14187) )
  }
  TEXT  924, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (933,603,1149,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 923
  }
  INSTANCE  928, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_arprot(2:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,620)
   VERTEXES ( (2,14633) )
  }
  TEXT  929, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,603,2508,638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 928
  }
  INSTANCE  933, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_awready"
    #SYMBOL="Input"
   }
   COORD (1200,660)
   VERTEXES ( (2,14189) )
  }
  TEXT  934, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (881,643,1149,678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 933
  }
  INSTANCE  938, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_arcache(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,660)
   VERTEXES ( (2,14635) )
  }
  TEXT  939, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,643,2536,678)
   ALIGN 4
   MARGINS (1,1)
   PARENT 938
  }
  INSTANCE  943, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_wready"
    #SYMBOL="Input"
   }
   COORD (1200,700)
   VERTEXES ( (2,14191) )
  }
  TEXT  944, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (897,683,1149,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 943
  }
  INSTANCE  948, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_rready"
    #SYMBOL="Output"
   }
   COORD (2160,700)
   VERTEXES ( (2,14637) )
  }
  TEXT  949, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,683,2453,718)
   ALIGN 4
   MARGINS (1,1)
   PARENT 948
  }
  INSTANCE  953, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_bvalid"
    #SYMBOL="Input"
   }
   COORD (1200,740)
   VERTEXES ( (2,14193) )
  }
  TEXT  954, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (914,723,1149,758)
   ALIGN 6
   MARGINS (1,1)
   PARENT 953
  }
  INSTANCE  958, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_awvalid"
    #SYMBOL="Output"
   }
   COORD (2160,740)
   VERTEXES ( (2,14639) )
  }
  TEXT  959, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,723,2468,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 958
  }
  INSTANCE  963, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_bresp(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1200,780)
   VERTEXES ( (2,14195) )
  }
  TEXT  964, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (856,763,1149,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 963
  }
  INSTANCE  968, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_awaddr(C_M_AXI_MAC_DMA_ADDR_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,780)
   VERTEXES ( (2,14641) )
  }
  TEXT  969, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,763,3028,798)
   ALIGN 4
   MARGINS (1,1)
   PARENT 968
  }
  INSTANCE  978, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_awlen(7:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,820)
   VERTEXES ( (2,14643) )
  }
  TEXT  979, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,803,2508,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 978
  }
  INSTANCE  988, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_awsize(2:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,860)
   VERTEXES ( (2,14645) )
  }
  TEXT  989, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,843,2521,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 988
  }
  INSTANCE  998, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_awburst(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,900)
   VERTEXES ( (2,14647) )
  }
  TEXT  999, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,883,2534,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 998
  }
  INSTANCE  1008, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_awprot(2:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,940)
   VERTEXES ( (2,14649) )
  }
  TEXT  1009, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,923,2519,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1008
  }
  INSTANCE  1018, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_awcache(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,980)
   VERTEXES ( (2,14651) )
  }
  TEXT  1019, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,963,2547,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1018
  }
  INSTANCE  1028, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_wvalid"
    #SYMBOL="Output"
   }
   COORD (2160,1020)
   VERTEXES ( (2,14653) )
  }
  TEXT  1029, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1003,2452,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1028
  }
  INSTANCE  1038, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_wdata(C_M_AXI_MAC_DMA_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1060)
   VERTEXES ( (2,14655) )
  }
  TEXT  1039, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1043,3006,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1038
  }
  INSTANCE  1048, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_DMA_wstrb((C_M_AXI_MAC_DMA_DATA_WIDTH/8)-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2160,1100)
   VERTEXES ( (2,14657) )
  }
  TEXT  1049, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1083,3043,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1048
  }
  INSTANCE  1058, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_wlast"
    #SYMBOL="Output"
   }
   COORD (2160,1140)
   VERTEXES ( (2,14659) )
  }
  TEXT  1059, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1123,2439,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1058
  }
  INSTANCE  1068, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_DMA_bready"
    #SYMBOL="Output"
   }
   COORD (2160,1180)
   VERTEXES ( (2,14661) )
  }
  TEXT  1069, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2212,1163,2459,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1068
  }
  VTX  7780, 0, 0
  {
   COORD (1300,820)
  }
  VTX  7781, 0, 0
  {
   COORD (1160,820)
  }
  WIRE  7783, 0, 0
  {
   NET 8041
   VTX 7780, 7781
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7785, 0, 0
  {
   COORD (1300,860)
  }
  VTX  7786, 0, 0
  {
   COORD (1160,860)
  }
  WIRE  7788, 0, 0
  {
   NET 8042
   VTX 7785, 7786
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7800, 0, 0
  {
   COORD (1300,980)
  }
  VTX  7801, 0, 0
  {
   COORD (1160,980)
  }
  BUS  7803, 0, 0
  {
   NET 31055
   VTX 7800, 7801
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7805, 0, 0
  {
   COORD (1300,1020)
  }
  VTX  7806, 0, 0
  {
   COORD (1160,1020)
  }
  WIRE  7808, 0, 0
  {
   NET 8046
   VTX 7805, 7806
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7810, 0, 0
  {
   COORD (1300,1060)
  }
  VTX  7811, 0, 0
  {
   COORD (1160,1060)
  }
  WIRE  7813, 0, 0
  {
   NET 8047
   VTX 7810, 7811
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7815, 0, 0
  {
   COORD (1300,1100)
  }
  VTX  7816, 0, 0
  {
   COORD (1160,1100)
  }
  WIRE  7818, 0, 0
  {
   NET 8048
   VTX 7815, 7816
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7820, 0, 0
  {
   COORD (1300,1140)
  }
  VTX  7821, 0, 0
  {
   COORD (1160,1140)
  }
  WIRE  7823, 0, 0
  {
   NET 8049
   VTX 7820, 7821
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7825, 0, 0
  {
   COORD (1300,1180)
  }
  VTX  7826, 0, 0
  {
   COORD (1160,1180)
  }
  WIRE  7828, 0, 0
  {
   NET 8050
   VTX 7825, 7826
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7830, 0, 0
  {
   COORD (1300,1220)
  }
  VTX  7831, 0, 0
  {
   COORD (1160,1220)
  }
  BUS  7833, 0, 0
  {
   NET 31056
   VTX 7830, 7831
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7835, 0, 0
  {
   COORD (2040,1220)
  }
  VTX  7836, 0, 0
  {
   COORD (2180,1220)
  }
  WIRE  7838, 0, 0
  {
   NET 8057
   VTX 7835, 7836
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7845, 0, 0
  {
   COORD (2040,1260)
  }
  VTX  7846, 0, 0
  {
   COORD (2180,1260)
  }
  WIRE  7848, 0, 0
  {
   NET 8058
   VTX 7845, 7846
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7850, 0, 0
  {
   COORD (1300,1300)
  }
  VTX  7851, 0, 0
  {
   COORD (1160,1300)
  }
  WIRE  7853, 0, 0
  {
   NET 8053
   VTX 7850, 7851
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7855, 0, 0
  {
   COORD (2040,1300)
  }
  VTX  7856, 0, 0
  {
   COORD (2180,1300)
  }
  WIRE  7858, 0, 0
  {
   NET 8059
   VTX 7855, 7856
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7860, 0, 0
  {
   COORD (1300,1340)
  }
  VTX  7861, 0, 0
  {
   COORD (1160,1340)
  }
  WIRE  7863, 0, 0
  {
   NET 8054
   VTX 7860, 7861
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7865, 0, 0
  {
   COORD (2040,1340)
  }
  VTX  7866, 0, 0
  {
   COORD (2180,1340)
  }
  WIRE  7868, 0, 0
  {
   NET 8060
   VTX 7865, 7866
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7870, 0, 0
  {
   COORD (1300,1380)
  }
  VTX  7871, 0, 0
  {
   COORD (1160,1380)
  }
  WIRE  7873, 0, 0
  {
   NET 8055
   VTX 7870, 7871
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7875, 0, 0
  {
   COORD (2040,1380)
  }
  VTX  7876, 0, 0
  {
   COORD (2180,1380)
  }
  WIRE  7878, 0, 0
  {
   NET 8061
   VTX 7875, 7876
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7880, 0, 0
  {
   COORD (1300,1420)
  }
  VTX  7881, 0, 0
  {
   COORD (1160,1420)
  }
  WIRE  7883, 0, 0
  {
   NET 8056
   VTX 7880, 7881
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7895, 0, 0
  {
   COORD (2040,1500)
  }
  VTX  7896, 0, 0
  {
   COORD (2180,1500)
  }
  WIRE  7898, 0, 0
  {
   NET 8064
   VTX 7895, 7896
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7900, 0, 0
  {
   COORD (2040,1540)
  }
  VTX  7901, 0, 0
  {
   COORD (2180,1540)
  }
  WIRE  7903, 0, 0
  {
   NET 8065
   VTX 7900, 7901
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7905, 0, 0
  {
   COORD (2040,1580)
  }
  VTX  7906, 0, 0
  {
   COORD (2180,1580)
  }
  WIRE  7908, 0, 0
  {
   NET 8066
   VTX 7905, 7906
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7910, 0, 0
  {
   COORD (2040,1620)
  }
  VTX  7911, 0, 0
  {
   COORD (2180,1620)
  }
  WIRE  7913, 0, 0
  {
   NET 8067
   VTX 7910, 7911
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7915, 0, 0
  {
   COORD (2040,1660)
  }
  VTX  7916, 0, 0
  {
   COORD (2180,1660)
  }
  WIRE  7918, 0, 0
  {
   NET 8068
   VTX 7915, 7916
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7920, 0, 0
  {
   COORD (2040,1700)
  }
  VTX  7921, 0, 0
  {
   COORD (2180,1700)
  }
  WIRE  7923, 0, 0
  {
   NET 8069
   VTX 7920, 7921
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  7925, 0, 0
  {
   TEXT "$#NAME"
   RECT (863,810,1155,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7783
  }
  TEXT  7929, 0, 0
  {
   TEXT "$#NAME"
   RECT (860,850,1155,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7788
  }
  TEXT  7941, 0, 0
  {
   TEXT "$#NAME"
   RECT (387,970,1171,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7803
  }
  TEXT  7945, 0, 0
  {
   TEXT "$#NAME"
   RECT (874,1010,1155,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7808
  }
  TEXT  7949, 0, 0
  {
   TEXT "$#NAME"
   RECT (877,1050,1155,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7813
  }
  TEXT  7953, 0, 0
  {
   TEXT "$#NAME"
   RECT (867,1090,1155,1119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7818
  }
  TEXT  7957, 0, 0
  {
   TEXT "$#NAME"
   RECT (791,1130,1155,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7823
  }
  TEXT  7961, 0, 0
  {
   TEXT "$#NAME"
   RECT (787,1170,1155,1199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7828
  }
  TEXT  7965, 0, 0
  {
   TEXT "$#NAME"
   RECT (411,1210,1171,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7833
  }
  TEXT  7969, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1210,2514,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7838
  }
  TEXT  7977, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1250,2490,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7848
  }
  TEXT  7981, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,1290,1155,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7853
  }
  TEXT  7985, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1290,2481,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7858
  }
  TEXT  7989, 0, 0
  {
   TEXT "$#NAME"
   RECT (835,1330,1155,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7863
  }
  TEXT  7993, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1330,2540,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7868
  }
  TEXT  7997, 0, 0
  {
   TEXT "$#NAME"
   RECT (789,1370,1155,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7873
  }
  TEXT  8001, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1370,2569,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7878
  }
  TEXT  8005, 0, 0
  {
   TEXT "$#NAME"
   RECT (785,1410,1155,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7883
  }
  TEXT  8017, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1490,2512,1519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7898
  }
  TEXT  8021, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1530,2513,1559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7903
  }
  TEXT  8025, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1570,2559,1599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7908
  }
  TEXT  8029, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1610,2563,1639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7913
  }
  TEXT  8033, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1650,2563,1679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7918
  }
  TEXT  8037, 0, 0
  {
   TEXT "$#NAME"
   RECT (2196,1690,2567,1719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7923
  }
  NET WIRE  8041, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstrd_req"
   }
  }
  NET WIRE  8042, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_req"
   }
  }
  NET WIRE  8046, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mst_type"
   }
  }
  NET WIRE  8047, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mst_lock"
   }
  }
  NET WIRE  8048, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mst_reset"
   }
  }
  NET WIRE  8049, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstrd_dst_rdy_n"
   }
  }
  NET WIRE  8050, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstrd_dst_dsc_n"
   }
  }
  NET WIRE  8053, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_sof_n"
   }
  }
  NET WIRE  8054, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_eof_n"
   }
  }
  NET WIRE  8055, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_src_rdy_n"
   }
  }
  NET WIRE  8056, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_src_dsc_n"
   }
  }
  NET WIRE  8057, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_cmdack"
   }
  }
  NET WIRE  8058, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_cmplt"
   }
  }
  NET WIRE  8059, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_error"
   }
  }
  NET WIRE  8060, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_rearbitrate"
   }
  }
  NET WIRE  8061, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_cmd_timeout"
   }
  }
  NET WIRE  8064, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_sof_n"
   }
  }
  NET WIRE  8065, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_eof_n"
   }
  }
  NET WIRE  8066, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_src_rdy_n"
   }
  }
  NET WIRE  8067, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_src_dsc_n"
   }
  }
  NET WIRE  8068, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstwr_dst_rdy_n"
   }
  }
  NET WIRE  8069, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstwr_dst_dsc_n"
   }
  }
  NET WIRE  13995, 0, 0
  NET WIRE  13999, 0, 0
  NET WIRE  14003, 0, 0
  NET WIRE  14007, 0, 0
  NET WIRE  14019, 0, 0
  NET WIRE  14023, 0, 0
  NET WIRE  14027, 0, 0
  NET WIRE  14031, 0, 0
  NET BUS  14039, 0, 0
  NET BUS  14040, 0, 0
  NET BUS  14041, 0, 0
  VTX  14174, 0, 0
  {
   COORD (1300,380)
  }
  VTX  14175, 0, 0
  {
   COORD (1200,380)
  }
  VTX  14176, 0, 0
  {
   COORD (1300,420)
  }
  VTX  14177, 0, 0
  {
   COORD (1200,420)
  }
  VTX  14178, 0, 0
  {
   COORD (1300,460)
  }
  VTX  14179, 0, 0
  {
   COORD (1200,460)
  }
  VTX  14180, 0, 0
  {
   COORD (1300,500)
  }
  VTX  14181, 0, 0
  {
   COORD (1200,500)
  }
  VTX  14182, 0, 0
  {
   COORD (1300,540)
  }
  VTX  14183, 0, 0
  {
   COORD (1200,540)
  }
  VTX  14184, 0, 0
  {
   COORD (1300,580)
  }
  VTX  14185, 0, 0
  {
   COORD (1200,580)
  }
  VTX  14186, 0, 0
  {
   COORD (1300,620)
  }
  VTX  14187, 0, 0
  {
   COORD (1200,620)
  }
  VTX  14188, 0, 0
  {
   COORD (1300,660)
  }
  VTX  14189, 0, 0
  {
   COORD (1200,660)
  }
  VTX  14190, 0, 0
  {
   COORD (1300,700)
  }
  VTX  14191, 0, 0
  {
   COORD (1200,700)
  }
  VTX  14192, 0, 0
  {
   COORD (1300,740)
  }
  VTX  14193, 0, 0
  {
   COORD (1200,740)
  }
  VTX  14194, 0, 0
  {
   COORD (1300,780)
  }
  VTX  14195, 0, 0
  {
   COORD (1200,780)
  }
  WIRE  14196, 0, 0
  {
   NET 13995
   VTX 14174, 14175
  }
  WIRE  14197, 0, 0
  {
   NET 13999
   VTX 14176, 14177
  }
  WIRE  14198, 0, 0
  {
   NET 14003
   VTX 14178, 14179
  }
  WIRE  14199, 0, 0
  {
   NET 14007
   VTX 14180, 14181
  }
  BUS  14200, 0, 0
  {
   NET 14039
   VTX 14182, 14183
  }
  BUS  14201, 0, 0
  {
   NET 14041
   VTX 14184, 14185
  }
  WIRE  14202, 0, 0
  {
   NET 14019
   VTX 14186, 14187
  }
  WIRE  14203, 0, 0
  {
   NET 14023
   VTX 14188, 14189
  }
  WIRE  14204, 0, 0
  {
   NET 14027
   VTX 14190, 14191
  }
  WIRE  14205, 0, 0
  {
   NET 14031
   VTX 14192, 14193
  }
  BUS  14206, 0, 0
  {
   NET 14040
   VTX 14194, 14195
  }
  NET WIRE  14207, 0, 0
  NET WIRE  14211, 0, 0
  NET WIRE  14239, 0, 0
  NET WIRE  14243, 0, 0
  NET WIRE  14271, 0, 0
  NET WIRE  14283, 0, 0
  NET WIRE  14287, 0, 0
  NET BUS  14291, 0, 0
  NET BUS  14292, 0, 0
  NET BUS  14293, 0, 0
  NET BUS  14294, 0, 0
  NET BUS  14295, 0, 0
  NET BUS  14296, 0, 0
  NET BUS  14297, 0, 0
  NET BUS  14298, 0, 0
  NET BUS  14299, 0, 0
  NET BUS  14300, 0, 0
  NET BUS  14301, 0, 0
  NET BUS  14302, 0, 0
  NET BUS  14303, 0, 0
  NET BUS  14304, 0, 0
  VTX  14620, 0, 0
  {
   COORD (2040,380)
  }
  VTX  14621, 0, 0
  {
   COORD (2160,380)
  }
  VTX  14622, 0, 0
  {
   COORD (2040,420)
  }
  VTX  14623, 0, 0
  {
   COORD (2160,420)
  }
  VTX  14624, 0, 0
  {
   COORD (2040,460)
  }
  VTX  14625, 0, 0
  {
   COORD (2160,460)
  }
  VTX  14626, 0, 0
  {
   COORD (2040,500)
  }
  VTX  14627, 0, 0
  {
   COORD (2160,500)
  }
  VTX  14628, 0, 0
  {
   COORD (2040,540)
  }
  VTX  14629, 0, 0
  {
   COORD (2160,540)
  }
  VTX  14630, 0, 0
  {
   COORD (2040,580)
  }
  VTX  14631, 0, 0
  {
   COORD (2160,580)
  }
  VTX  14632, 0, 0
  {
   COORD (2040,620)
  }
  VTX  14633, 0, 0
  {
   COORD (2160,620)
  }
  VTX  14634, 0, 0
  {
   COORD (2040,660)
  }
  VTX  14635, 0, 0
  {
   COORD (2160,660)
  }
  VTX  14636, 0, 0
  {
   COORD (2040,700)
  }
  VTX  14637, 0, 0
  {
   COORD (2160,700)
  }
  VTX  14638, 0, 0
  {
   COORD (2040,740)
  }
  VTX  14639, 0, 0
  {
   COORD (2160,740)
  }
  VTX  14640, 0, 0
  {
   COORD (2040,780)
  }
  VTX  14641, 0, 0
  {
   COORD (2160,780)
  }
  VTX  14642, 0, 0
  {
   COORD (2040,820)
  }
  VTX  14643, 0, 0
  {
   COORD (2160,820)
  }
  VTX  14644, 0, 0
  {
   COORD (2040,860)
  }
  VTX  14645, 0, 0
  {
   COORD (2160,860)
  }
  VTX  14646, 0, 0
  {
   COORD (2040,900)
  }
  VTX  14647, 0, 0
  {
   COORD (2160,900)
  }
  VTX  14648, 0, 0
  {
   COORD (2040,940)
  }
  VTX  14649, 0, 0
  {
   COORD (2160,940)
  }
  VTX  14650, 0, 0
  {
   COORD (2040,980)
  }
  VTX  14651, 0, 0
  {
   COORD (2160,980)
  }
  VTX  14652, 0, 0
  {
   COORD (2040,1020)
  }
  VTX  14653, 0, 0
  {
   COORD (2160,1020)
  }
  VTX  14654, 0, 0
  {
   COORD (2040,1060)
  }
  VTX  14655, 0, 0
  {
   COORD (2160,1060)
  }
  VTX  14656, 0, 0
  {
   COORD (2040,1100)
  }
  VTX  14657, 0, 0
  {
   COORD (2160,1100)
  }
  VTX  14658, 0, 0
  {
   COORD (2040,1140)
  }
  VTX  14659, 0, 0
  {
   COORD (2160,1140)
  }
  VTX  14660, 0, 0
  {
   COORD (2040,1180)
  }
  VTX  14661, 0, 0
  {
   COORD (2160,1180)
  }
  WIRE  14662, 0, 0
  {
   NET 14207
   VTX 14620, 14621
  }
  WIRE  14663, 0, 0
  {
   NET 14211
   VTX 14622, 14623
  }
  BUS  14664, 0, 0
  {
   NET 14293
   VTX 14624, 14625
  }
  BUS  14665, 0, 0
  {
   NET 14295
   VTX 14626, 14627
  }
  BUS  14666, 0, 0
  {
   NET 14297
   VTX 14628, 14629
  }
  BUS  14667, 0, 0
  {
   NET 14299
   VTX 14630, 14631
  }
  BUS  14668, 0, 0
  {
   NET 14302
   VTX 14632, 14633
  }
  BUS  14669, 0, 0
  {
   NET 14291
   VTX 14634, 14635
  }
  WIRE  14670, 0, 0
  {
   NET 14239
   VTX 14636, 14637
  }
  WIRE  14671, 0, 0
  {
   NET 14243
   VTX 14638, 14639
  }
  BUS  14672, 0, 0
  {
   NET 14298
   VTX 14640, 14641
  }
  BUS  14673, 0, 0
  {
   NET 14300
   VTX 14642, 14643
  }
  BUS  14674, 0, 0
  {
   NET 14303
   VTX 14644, 14645
  }
  BUS  14675, 0, 0
  {
   NET 14292
   VTX 14646, 14647
  }
  BUS  14676, 0, 0
  {
   NET 14294
   VTX 14648, 14649
  }
  BUS  14677, 0, 0
  {
   NET 14296
   VTX 14650, 14651
  }
  WIRE  14678, 0, 0
  {
   NET 14271
   VTX 14652, 14653
  }
  BUS  14679, 0, 0
  {
   NET 14301
   VTX 14654, 14655
  }
  BUS  14680, 0, 0
  {
   NET 14304
   VTX 14656, 14657
  }
  WIRE  14681, 0, 0
  {
   NET 14283
   VTX 14658, 14659
  }
  WIRE  14682, 0, 0
  {
   NET 14287
   VTX 14660, 14661
  }
  VTX  21679, 0, 0
  {
   COORD (1300,900)
  }
  VTX  21680, 0, 0
  {
   COORD (1160,900)
  }
  BUS  21682, 0, 0
  {
   NET 31053
   VTX 21679, 21680
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  21684, 0, 0
  {
   COORD (1300,940)
  }
  VTX  21685, 0, 0
  {
   COORD (1160,940)
  }
  BUS  21687, 0, 0
  {
   NET 31054
   VTX 21684, 21685
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  21689, 0, 0
  {
   COORD (1300,1260)
  }
  VTX  21690, 0, 0
  {
   COORD (1160,1260)
  }
  BUS  21692, 0, 0
  {
   NET 31057
   VTX 21689, 21690
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  21699, 0, 0
  {
   COORD (2040,1460)
  }
  VTX  21700, 0, 0
  {
   COORD (2180,1460)
  }
  BUS  21702, 0, 0
  {
   NET 31059
   VTX 21699, 21700
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  21704, 0, 0
  {
   TEXT "$#NAME"
   RECT (442,890,1178,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21682
  }
  TEXT  21708, 0, 0
  {
   TEXT "$#NAME"
   RECT (398,930,1183,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21687
  }
  TEXT  21712, 0, 0
  {
   TEXT "$#NAME"
   RECT (339,1250,1162,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21692
  }
  TEXT  21720, 0, 0
  {
   TEXT "$#NAME"
   RECT (2190,1451,3010,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21702
  }
  VTX  22630, 0, 0
  {
   COORD (2040,1420)
  }
  VTX  22631, 0, 0
  {
   COORD (2180,1420)
  }
  BUS  22633, 0, 0
  {
   NET 31058
   VTX 22630, 22631
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22636, 0, 0
  {
   TEXT "$#NAME"
   RECT (2172,1410,2929,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22633
  }
  NET BUS  31053, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mst_addr(C_M_AXI_MAC_DMA_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31054, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mst_length(C_M_AXI_MAC_DMA_LENGTH_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31055, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mst_be((C_M_AXI_MAC_DMA_NATIVE_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31056, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mstwr_d(C_M_AXI_MAC_DMA_NATIVE_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31057, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mstwr_rem((C_M_AXI_MAC_DMA_NATIVE_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31058, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="bus2MAC_DMA_mstrd_d(C_M_AXI_MAC_DMA_NATIVE_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31059, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="bus2MAC_DMA_mstrd_rem((C_M_AXI_MAC_DMA_NATIVE_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "MAC_DMA"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  NET WIRE  8297, 0, 0
  {
   VARIABLES
   {
    #NAME="m_read"
   }
  }
  NET WIRE  8299, 0, 0
  {
   VARIABLES
   {
    #NAME="m_write"
   }
  }
  NET WIRE  8301, 0, 0
  {
   VARIABLES
   {
    #NAME="m_waitrequest"
   }
  }
  NET WIRE  8303, 0, 0
  {
   VARIABLES
   {
    #NAME="m_readdatavalid"
   }
  }
  TEXT  8305, 0, 0
  {
   TEXT "$#NAME"
   RECT (765,1090,848,1119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28618
  }
  TEXT  8306, 0, 0
  {
   TEXT "$#NAME"
   RECT (763,1130,848,1159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28619
  }
  TEXT  8307, 0, 0
  {
   TEXT "$#NAME"
   RECT (645,1170,848,1199)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28620
  }
  TEXT  8311, 0, 0
  {
   TEXT "$#NAME"
   RECT (654,1250,848,1279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28621
  }
  TEXT  8313, 0, 0
  {
   TEXT "$#NAME"
   RECT (325,1290,848,1319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28622
  }
  TEXT  8315, 0, 0
  {
   TEXT "$#NAME"
   RECT (2404,1150,2596,1179)
   ALIGN 10
   MARGINS (1,1)
   PARENT 28644
   ORIENTATION 2
  }
  TEXT  8317, 0, 0
  {
   TEXT "$#NAME"
   RECT (2404,1190,2562,1219)
   ALIGN 10
   MARGINS (1,1)
   PARENT 28642
   ORIENTATION 2
  }
  TEXT  8318, 0, 0
  {
   TEXT "$#NAME"
   RECT (2404,1230,2583,1259)
   ALIGN 10
   MARGINS (1,1)
   PARENT 28643
   ORIENTATION 2
  }
  NET WIRE  8319, 0, 0
  {
   VARIABLES
   {
    #NAME="m_clk"
   }
  }
  TEXT  8321, 0, 0
  {
   TEXT "$#NAME"
   RECT (2389,1265,2454,1294)
   ALIGN 6
   MARGINS (1,1)
   PARENT 28635
   ORIENTATION 2
  }
  NET BUS  8371, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcount(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  8392, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  8397, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  8401, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  GENERATE  8417, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_DMA_EN = TRUE"
    #GENERATE_KIND="IF"
    #LABEL="genThePlbMaster"
   }
   AREA (940,280,2340,1700)
   INSTANCES 25135
  }
  TEXT  8418, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (940,244,1657,279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 8417
  }
  TEXT  8423, 0, 0
  {
   TEXT "$#NAME"
   RECT (304,1330,848,1359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 28623
  }
  NET BUS  8426, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcounter(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  8572, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_cmdack"
   }
  }
  TEXT  8574, 0, 0
  {
   TEXT "$#NAME"
   RECT (506,470,824,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8715
   ORIENTATION 2
  }
  NET WIRE  8577, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_cmplt"
   }
  }
  TEXT  8579, 0, 0
  {
   TEXT "$#NAME"
   RECT (530,510,824,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8718
   ORIENTATION 2
  }
  NET WIRE  8582, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_error"
   }
  }
  TEXT  8584, 0, 0
  {
   TEXT "$#NAME"
   RECT (539,550,824,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8721
   ORIENTATION 2
  }
  NET WIRE  8587, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_rearbitrate"
   }
  }
  TEXT  8589, 0, 0
  {
   TEXT "$#NAME"
   RECT (480,590,824,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8724
   ORIENTATION 2
  }
  NET WIRE  8592, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mst_cmd_timeout"
   }
  }
  TEXT  8594, 0, 0
  {
   TEXT "$#NAME"
   RECT (451,630,824,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8727
   ORIENTATION 2
  }
  NET WIRE  8607, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_sof_n"
   }
  }
  TEXT  8609, 0, 0
  {
   TEXT "$#NAME"
   RECT (508,790,824,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28625
   ORIENTATION 2
  }
  NET WIRE  8612, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_eof_n"
   }
  }
  TEXT  8614, 0, 0
  {
   TEXT "$#NAME"
   RECT (507,830,824,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28626
   ORIENTATION 2
  }
  NET WIRE  8617, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_src_rdy_n"
   }
  }
  TEXT  8619, 0, 0
  {
   TEXT "$#NAME"
   RECT (461,870,824,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28627
   ORIENTATION 2
  }
  NET WIRE  8622, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstrd_src_dsc_n"
   }
  }
  TEXT  8624, 0, 0
  {
   TEXT "$#NAME"
   RECT (457,910,824,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28628
   ORIENTATION 2
  }
  NET WIRE  8627, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstwr_dst_rdy_n"
   }
  }
  TEXT  8629, 0, 0
  {
   TEXT "$#NAME"
   RECT (457,950,824,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28629
   ORIENTATION 2
  }
  NET WIRE  8632, 0, 0
  {
   VARIABLES
   {
    #NAME="bus2MAC_DMA_mstwr_dst_dsc_n"
   }
  }
  TEXT  8634, 0, 0
  {
   TEXT "$#NAME"
   RECT (453,990,824,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28630
   ORIENTATION 2
  }
  VTX  8713, 0, 0
  {
   COORD (980,480)
  }
  VTX  8714, 0, 0
  {
   COORD (840,480)
  }
  WIRE  8715, 0, 0
  {
   NET 8572
   VTX 8713, 8714
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  8716, 0, 0
  {
   COORD (980,520)
  }
  VTX  8717, 0, 0
  {
   COORD (840,520)
  }
  WIRE  8718, 0, 0
  {
   NET 8577
   VTX 8716, 8717
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  8719, 0, 0
  {
   COORD (980,560)
  }
  VTX  8720, 0, 0
  {
   COORD (840,560)
  }
  WIRE  8721, 0, 0
  {
   NET 8582
   VTX 8719, 8720
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  8722, 0, 0
  {
   COORD (980,600)
  }
  VTX  8723, 0, 0
  {
   COORD (840,600)
  }
  WIRE  8724, 0, 0
  {
   NET 8587
   VTX 8722, 8723
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  8725, 0, 0
  {
   COORD (980,640)
  }
  VTX  8726, 0, 0
  {
   COORD (840,640)
  }
  WIRE  8727, 0, 0
  {
   NET 8592
   VTX 8725, 8726
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  8757, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstrd_req"
   }
  }
  TEXT  8759, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,390,2738,419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29001
   ORIENTATION 2
  }
  NET WIRE  8762, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_req"
   }
  }
  TEXT  8764, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,430,2741,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29002
   ORIENTATION 2
  }
  NET WIRE  8782, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mst_type"
   }
  }
  TEXT  8784, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,470,2727,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29003
   ORIENTATION 2
  }
  NET WIRE  8787, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mst_lock"
   }
  }
  TEXT  8789, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,630,2724,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29004
   ORIENTATION 2
  }
  NET WIRE  8792, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mst_reset"
   }
  }
  TEXT  8794, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,670,2734,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29005
   ORIENTATION 2
  }
  NET WIRE  8797, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstrd_dst_rdy_n"
   }
  }
  TEXT  8799, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,750,2810,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29006
   ORIENTATION 2
  }
  NET WIRE  8802, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstrd_dst_dsc_n"
   }
  }
  TEXT  8804, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,790,2814,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29007
   ORIENTATION 2
  }
  NET WIRE  8817, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_sof_n"
   }
  }
  TEXT  8819, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,950,2765,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28995
   ORIENTATION 2
  }
  NET WIRE  8822, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_eof_n"
   }
  }
  TEXT  8824, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,990,2766,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28996
   ORIENTATION 2
  }
  NET WIRE  8827, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_src_rdy_n"
   }
  }
  TEXT  8829, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,1030,2812,1059)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28997
   ORIENTATION 2
  }
  NET WIRE  8832, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA2bus_mstwr_src_dsc_n"
   }
  }
  TEXT  8834, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,1070,2816,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28998
   ORIENTATION 2
  }
  TEXT  9052, 0, 0
  {
   TEXT "$#NAME"
   RECT (640,392,811,419)
   ALIGN 9
   PARENT 9070
  }
  VTX  9066, 0, 0
  {
   COORD (840,400)
  }
  VTX  9067, 0, 0
  {
   COORD (980,400)
  }
  WIRE  9070, 0, 0
  {
   NET 29066
   VTX 9066, 9067
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  9072, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="inv"
   }
   COORD (560,420)
   VERTEXES ( (4,9175), (2,9194) )
  }
  VTX  9174, 0, 0
  {
   COORD (980,440)
  }
  VTX  9175, 0, 0
  {
   COORD (680,440)
  }
  WIRE  9177, 0, 0
  {
   NET 29067
   VTX 9174, 9175
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  9186, 0, 0
  {
   TEXT "$#NAME"
   RECT (336,412,544,439)
   ALIGN 9
   PARENT 9195
  }
  VTX  9193, 0, 0
  {
   COORD (400,440)
  }
  VTX  9194, 0, 0
  {
   COORD (560,440)
  }
  WIRE  9195, 0, 0
  {
   NET 29068
   VTX 9193, 9194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  9196, 0, 0
  {
   TEXT "$#NAME"
   RECT (732,410,928,439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9177
  }
  TEXT  21776, 0, 0
  {
   TEXT "$#NAME"
   RECT (2427,870,3194,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28999
  }
  TEXT  22344, 0, 0
  {
   TEXT "$#NAME"
   RECT (81,711,838,740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28631
   ORIENTATION 2
  }
  TEXT  22349, 0, 0
  {
   TEXT "$#NAME"
   RECT (18,751,838,780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28632
   ORIENTATION 2
  }
  TEXT  22498, 0, 0
  {
   TEXT "$#NAME"
   RECT (2401,510,3137,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29008
   ORIENTATION 2
  }
  TEXT  22526, 0, 0
  {
   TEXT "$#NAME"
   RECT (2408,590,3192,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29009
   ORIENTATION 2
  }
  TEXT  22537, 0, 0
  {
   TEXT "$#NAME"
   RECT (2398,550,3183,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29010
   ORIENTATION 2
  }
  TEXT  22548, 0, 0
  {
   TEXT "$#NAME"
   RECT (2418,910,3241,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29000
   ORIENTATION 2
  }
  TEXT  24868, 0, 0
  {
   TEXT "$#NAME"
   RECT (665,1210,848,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28624
  }
  NET BUS  24891, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="m_address(29:0)"
   }
  }
  INSTANCE  25135, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ipif_master_handler"
    #GENERIC0="m_burstcount_width_g : INTEGER := C_M_BURSTCOUNT_WIDTH"
    #GENERIC1="C_MAC_DMA_IPIF_AWIDTH : INTEGER := C_M_AXI_MAC_DMA_ADDR_WIDTH"
    #GENERIC2="C_MAC_DMA_IPIF_NATIVE_DWIDTH : INTEGER := C_M_AXI_MAC_DMA_NATIVE_DWIDTH"
    #GENERIC3="dma_highadr_g : INTEGER := m_address'high"
    #GENERIC4="gen_tx_fifo_g : BOOLEAN := not C_TX_INT_PKT"
    #GENERIC5="gen_rx_fifo_g : BOOLEAN := not C_RX_INT_PKT"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_IPIF_MASTER_HANDLER"
    #SYMBOL="ipif_master_handler"
   }
   COORD (980,360)
   VERTEXES ( (2,9067), (4,28975), (6,9174), (8,28977), (10,8713), (12,28979), (14,8716), (16,28989), (18,8719), (20,28993), (22,8722), (24,28991), (26,8725), (28,28981), (30,28614), (32,28983), (34,28616), (36,28985), (38,28602), (40,28987), (42,28604), (44,28971), (46,28606), (48,28973), (50,28608), (52,28963), (54,28610), (56,28965), (58,28612), (60,28967), (62,28589), (64,28969), (66,28591), (68,28640), (70,28593), (72,28636), (74,28600), (76,28638), (78,28595), (80,28633), (82,28597), (84,28599) )
   PINPROP 20,"#PIN_STATE","0"
  }
  TEXT  25136, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1420,385,1838,420)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25135
  }
  TEXT  25140, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1540,1360,1799,1395)
   MARGINS (1,1)
   PARENT 25135
  }
  VTX  28588, 0, 0
  {
   COORD (860,1100)
  }
  VTX  28589, 0, 0
  {
   COORD (980,1100)
  }
  VTX  28590, 0, 0
  {
   COORD (860,1140)
  }
  VTX  28591, 0, 0
  {
   COORD (980,1140)
  }
  VTX  28592, 0, 0
  {
   COORD (860,1180)
  }
  VTX  28593, 0, 0
  {
   COORD (980,1180)
  }
  VTX  28594, 0, 0
  {
   COORD (860,1260)
  }
  VTX  28595, 0, 0
  {
   COORD (980,1260)
  }
  VTX  28596, 0, 0
  {
   COORD (860,1300)
  }
  VTX  28597, 0, 0
  {
   COORD (980,1300)
  }
  VTX  28598, 0, 0
  {
   COORD (860,1340)
  }
  VTX  28599, 0, 0
  {
   COORD (980,1340)
  }
  VTX  28600, 0, 0
  {
   COORD (980,1220)
  }
  VTX  28601, 0, 0
  {
   COORD (860,1220)
  }
  VTX  28602, 0, 0
  {
   COORD (980,800)
  }
  VTX  28603, 0, 0
  {
   COORD (840,800)
  }
  VTX  28604, 0, 0
  {
   COORD (980,840)
  }
  VTX  28605, 0, 0
  {
   COORD (840,840)
  }
  VTX  28606, 0, 0
  {
   COORD (980,880)
  }
  VTX  28607, 0, 0
  {
   COORD (840,880)
  }
  VTX  28608, 0, 0
  {
   COORD (980,920)
  }
  VTX  28609, 0, 0
  {
   COORD (840,920)
  }
  VTX  28610, 0, 0
  {
   COORD (980,960)
  }
  VTX  28611, 0, 0
  {
   COORD (840,960)
  }
  VTX  28612, 0, 0
  {
   COORD (980,1000)
  }
  VTX  28613, 0, 0
  {
   COORD (840,1000)
  }
  VTX  28614, 0, 0
  {
   COORD (980,720)
  }
  VTX  28615, 0, 0
  {
   COORD (840,720)
  }
  VTX  28616, 0, 0
  {
   COORD (980,760)
  }
  VTX  28617, 0, 0
  {
   COORD (840,760)
  }
  WIRE  28618, 0, 0
  {
   NET 8297
   VTX 28588, 28589
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28619, 0, 0
  {
   NET 8299
   VTX 28590, 28591
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28620, 0, 0
  {
   NET 8397
   VTX 28592, 28593
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28621, 0, 0
  {
   NET 8401
   VTX 28594, 28595
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28622, 0, 0
  {
   NET 8371
   VTX 28596, 28597
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28623, 0, 0
  {
   NET 8426
   VTX 28598, 28599
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28624, 0, 0
  {
   NET 24891
   VTX 28600, 28601
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28625, 0, 0
  {
   NET 8607
   VTX 28602, 28603
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28626, 0, 0
  {
   NET 8612
   VTX 28604, 28605
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28627, 0, 0
  {
   NET 8617
   VTX 28606, 28607
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28628, 0, 0
  {
   NET 8622
   VTX 28608, 28609
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28629, 0, 0
  {
   NET 8627
   VTX 28610, 28611
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28630, 0, 0
  {
   NET 8632
   VTX 28612, 28613
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28631, 0, 0
  {
   NET 31063
   VTX 28614, 28615
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28632, 0, 0
  {
   NET 31064
   VTX 28616, 28617
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  28633, 0, 0
  {
   COORD (2280,1280)
  }
  VTX  28634, 0, 0
  {
   COORD (2380,1280)
  }
  WIRE  28635, 0, 0
  {
   NET 8319
   VTX 28633, 28634
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  28636, 0, 0
  {
   COORD (2280,1200)
  }
  VTX  28637, 0, 0
  {
   COORD (2380,1200)
  }
  VTX  28638, 0, 0
  {
   COORD (2280,1240)
  }
  VTX  28639, 0, 0
  {
   COORD (2380,1240)
  }
  VTX  28640, 0, 0
  {
   COORD (2280,1160)
  }
  VTX  28641, 0, 0
  {
   COORD (2380,1160)
  }
  WIRE  28642, 0, 0
  {
   NET 8301
   VTX 28636, 28637
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28643, 0, 0
  {
   NET 8303
   VTX 28638, 28639
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28644, 0, 0
  {
   NET 8392
   VTX 28640, 28641
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  28963, 0, 0
  {
   COORD (2280,960)
  }
  VTX  28964, 0, 0
  {
   COORD (2420,960)
  }
  VTX  28965, 0, 0
  {
   COORD (2280,1000)
  }
  VTX  28966, 0, 0
  {
   COORD (2420,1000)
  }
  VTX  28967, 0, 0
  {
   COORD (2280,1040)
  }
  VTX  28968, 0, 0
  {
   COORD (2420,1040)
  }
  VTX  28969, 0, 0
  {
   COORD (2280,1080)
  }
  VTX  28970, 0, 0
  {
   COORD (2420,1080)
  }
  VTX  28971, 0, 0
  {
   COORD (2280,880)
  }
  VTX  28972, 0, 0
  {
   COORD (2420,880)
  }
  VTX  28973, 0, 0
  {
   COORD (2280,920)
  }
  VTX  28974, 0, 0
  {
   COORD (2420,920)
  }
  VTX  28975, 0, 0
  {
   COORD (2280,400)
  }
  VTX  28976, 0, 0
  {
   COORD (2420,400)
  }
  VTX  28977, 0, 0
  {
   COORD (2280,440)
  }
  VTX  28978, 0, 0
  {
   COORD (2420,440)
  }
  VTX  28979, 0, 0
  {
   COORD (2280,480)
  }
  VTX  28980, 0, 0
  {
   COORD (2420,480)
  }
  VTX  28981, 0, 0
  {
   COORD (2280,640)
  }
  VTX  28982, 0, 0
  {
   COORD (2420,640)
  }
  VTX  28983, 0, 0
  {
   COORD (2280,680)
  }
  VTX  28984, 0, 0
  {
   COORD (2420,680)
  }
  VTX  28985, 0, 0
  {
   COORD (2280,760)
  }
  VTX  28986, 0, 0
  {
   COORD (2420,760)
  }
  VTX  28987, 0, 0
  {
   COORD (2280,800)
  }
  VTX  28988, 0, 0
  {
   COORD (2420,800)
  }
  VTX  28989, 0, 0
  {
   COORD (2280,520)
  }
  VTX  28990, 0, 0
  {
   COORD (2420,520)
  }
  VTX  28991, 0, 0
  {
   COORD (2280,600)
  }
  VTX  28992, 0, 0
  {
   COORD (2420,600)
  }
  VTX  28993, 0, 0
  {
   COORD (2280,560)
  }
  VTX  28994, 0, 0
  {
   COORD (2420,560)
  }
  WIRE  28995, 0, 0
  {
   NET 8817
   VTX 28963, 28964
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28996, 0, 0
  {
   NET 8822
   VTX 28965, 28966
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28997, 0, 0
  {
   NET 8827
   VTX 28967, 28968
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28998, 0, 0
  {
   NET 8832
   VTX 28969, 28970
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  28999, 0, 0
  {
   NET 31065
   VTX 28971, 28972
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29000, 0, 0
  {
   NET 31066
   VTX 28973, 28974
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29001, 0, 0
  {
   NET 8757
   VTX 28975, 28976
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29002, 0, 0
  {
   NET 8762
   VTX 28977, 28978
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29003, 0, 0
  {
   NET 8782
   VTX 28979, 28980
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29004, 0, 0
  {
   NET 8787
   VTX 28981, 28982
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29005, 0, 0
  {
   NET 8792
   VTX 28983, 28984
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29006, 0, 0
  {
   NET 8797
   VTX 28985, 28986
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29007, 0, 0
  {
   NET 8802
   VTX 28987, 28988
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29008, 0, 0
  {
   NET 31060
   VTX 28989, 28990
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29009, 0, 0
  {
   NET 31062
   VTX 28991, 28992
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29010, 0, 0
  {
   NET 31061
   VTX 28993, 28994
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29011, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1260,1440,2345,1638)
   PARENT 25135
  }
  NET WIRE  29066, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA_aclk"
    %SIGIS="\"Clk\""
   }
  }
  NET WIRE  29067, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA_areset"
   }
  }
  NET WIRE  29068, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_DMA_aresetn"
    %SIGIS="\"Rst\""
   }
  }
  NET BUS  31060, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mst_addr(C_M_AXI_MAC_DMA_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31061, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mst_length(C_M_AXI_MAC_DMA_LENGTH_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31062, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mst_be((C_M_AXI_MAC_DMA_NATIVE_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31063, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="bus2MAC_DMA_mstrd_d(C_M_AXI_MAC_DMA_NATIVE_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31064, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="bus2MAC_DMA_mstrd_rem((C_M_AXI_MAC_DMA_NATIVE_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31065, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2Bus_MstWr_d(C_M_AXI_MAC_DMA_NATIVE_DWIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31066, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_DMA2bus_mstwr_rem((C_M_AXI_MAC_DMA_NATIVE_DWIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "MAC_REG_AXI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  9217, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- openMAC REG AXI Slave\n"+
"--- MAC_REG\n"+
"C_S_AXI_MAC_REG_RNG0_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_S_AXI_MAC_REG_RNG0_HIGHADDR : std_logic_vector := X\"0000FFFF\";\n"+
"--- MAC_CMP\n"+
"C_S_AXI_MAC_REG_RNG1_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_S_AXI_MAC_REG_RNG1_HIGHADDR : std_logic_vector := X\"0000FFFF\";\n"+
"C_S_AXI_MAC_REG_DATA_WIDTH : integer := 32;\n"+
"C_S_AXI_MAC_REG_ADDR_WIDTH : integer := 32;\n"+
"C_S_AXI_MAC_REG_USE_WSTRB : integer := 1;\n"+
"C_S_AXI_MAC_REG_DPHASE_TIMEOUT : integer := 8;\n"+
""
   RECT (220,240,1420,720)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  9689, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axi_lite_ipif"
    #GENERIC0="C_DPHASE_TIMEOUT : INTEGER range 0 to 512 := C_S_AXI_MAC_REG_DPHASE_TIMEOUT"
    #GENERIC1="C_USE_WSTRB : INTEGER := C_S_AXI_MAC_REG_USE_WSTRB"
    #GENERIC2="C_FAMILY : STRING := C_FAMILY"
    #GENERIC3="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (1,1)"
    #GENERIC4="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_MAC_REG_BASE,C_MAC_REG_HIGH,C_MAC_CMP_BASE,C_MAC_CMP_HIGH)"
    #GENERIC5="C_S_AXI_ADDR_WIDTH : INTEGER := C_S_AXI_MAC_REG_ADDR_WIDTH"
    #GENERIC6="C_S_AXI_MIN_SIZE : STD_LOGIC_VECTOR(31 downto 0) := C_MAC_REG_MINSIZE"
    #GENERIC7="C_S_AXI_DATA_WIDTH : INTEGER range 32 to 32 := C_S_AXI_MAC_REG_DATA_WIDTH"
    #LIBRARY="axi_lite_ipif_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_REG_AXI_SINGLE_SLAVE"
    #SYMBOL="axi_lite_ipif"
   }
   COORD (1240,780)
   VERTEXES ( (36,10296), (40,10301), (48,10316), (56,10336), (50,11049), (54,11051), (58,11053), (2,21198), (6,21200), (10,21202), (14,21204), (18,21206), (22,21208), (26,21210), (30,21212), (34,21214), (38,21216), (42,21218), (4,21434), (8,21436), (12,21438), (16,21440), (20,21442), (24,21444), (28,21446), (32,21448), (44,21798), (52,21808), (64,21823), (46,21860) )
   PINPROP 24,"#PIN_COMMENT",""
   PINPROP 24,"#PIN_STATE","0"
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
   PINPROP 62,"#PIN_COMMENT",""
   PINPROP 62,"#PIN_STATE","3"
   PINPROP 60,"#PIN_COMMENT",""
   PINPROP 60,"#PIN_STATE","3"
   PINPROP 58,"#PIN_COMMENT",""
   PINPROP 58,"#PIN_STATE","0"
   PINPROP 64,"#PIN_COMMENT",""
   PINPROP 64,"#PIN_STATE","0"
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_STATE","0"
   PINPROP 50,"#PIN_COMMENT",""
   PINPROP 50,"#PIN_STATE","0"
   PINPROP 32,"#PIN_COMMENT",""
   PINPROP 32,"#PIN_STATE","0"
   PINPROP 40,"#PIN_COMMENT",""
   PINPROP 40,"#PIN_STATE","0"
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 56,"#PIN_COMMENT",""
   PINPROP 56,"#PIN_STATE","0"
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 48,"#PIN_COMMENT",""
   PINPROP 48,"#PIN_STATE","0"
   PINPROP 26,"#PIN_COMMENT",""
   PINPROP 26,"#PIN_STATE","0"
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_STATE","0"
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 54,"#PIN_COMMENT",""
   PINPROP 54,"#PIN_STATE","0"
   PINPROP 52,"#PIN_COMMENT",""
   PINPROP 52,"#PIN_STATE","0"
   PINPROP 46,"#PIN_COMMENT",""
   PINPROP 46,"#PIN_STATE","0"
   PINPROP 44,"#PIN_COMMENT",""
   PINPROP 44,"#PIN_STATE","0"
   PINPROP 28,"#PIN_COMMENT",""
   PINPROP 28,"#PIN_STATE","0"
   PINPROP 34,"#PIN_COMMENT",""
   PINPROP 34,"#PIN_STATE","0"
   PINPROP 38,"#PIN_COMMENT",""
   PINPROP 38,"#PIN_STATE","0"
   PINPROP 36,"#PIN_COMMENT",""
   PINPROP 36,"#PIN_STATE","0"
   PINPROP 30,"#PIN_COMMENT",""
   PINPROP 30,"#PIN_STATE","0"
   PINPROP 42,"#PIN_COMMENT",""
   PINPROP 42,"#PIN_STATE","0"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_STATE","0"
  }
  TEXT  9690, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1460,785,1894,820)
   ALIGN 8
   MARGINS (1,1)
   PARENT 9689
  }
  TEXT  9694, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1300,1500,1446,1535)
   MARGINS (1,1)
   PARENT 9689
  }
  TEXT  9698, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (700,1560,2300,1824)
   PARENT 9689
  }
  INSTANCE  9862, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_ACLK"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (1080,820)
   VERTEXES ( (2,21199) )
  }
  TEXT  9863, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (794,803,1029,838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9862
  }
  INSTANCE  9867, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_AWREADY"
    #SYMBOL="Output"
   }
   COORD (2260,820)
   VERTEXES ( (2,21435) )
  }
  TEXT  9868, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,803,2636,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9867
  }
  INSTANCE  9872, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_ARESETN"
    #SYMBOL="Input"
    %SIGIS="\"Rst\""
   }
   COORD (1080,860)
   VERTEXES ( (2,21201) )
  }
  TEXT  9873, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (732,843,1029,878)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9872
  }
  INSTANCE  9877, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_WREADY"
    #SYMBOL="Output"
   }
   COORD (2260,860)
   VERTEXES ( (2,21437) )
  }
  TEXT  9878, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,843,2617,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9877
  }
  INSTANCE  9882, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_AWADDR(C_S_AXI_MAC_REG_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,900)
   VERTEXES ( (2,21203) )
  }
  TEXT  9883, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (181,883,1029,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9882
  }
  INSTANCE  9887, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_BRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,900)
   VERTEXES ( (2,21439) )
  }
  TEXT  9888, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,883,2645,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9887
  }
  INSTANCE  9892, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_AWVALID"
    #SYMBOL="Input"
   }
   COORD (1080,940)
   VERTEXES ( (2,21205) )
  }
  TEXT  9893, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (738,923,1029,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9892
  }
  INSTANCE  9897, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_BVALID"
    #SYMBOL="Output"
   }
   COORD (2260,940)
   VERTEXES ( (2,21441) )
  }
  TEXT  9898, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,923,2589,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9897
  }
  INSTANCE  9902, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_WDATA(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,980)
   VERTEXES ( (2,21207) )
  }
  TEXT  9903, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (208,963,1029,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9902
  }
  INSTANCE  9907, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_ARREADY"
    #SYMBOL="Output"
   }
   COORD (2260,980)
   VERTEXES ( (2,21443) )
  }
  TEXT  9908, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,963,2627,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9907
  }
  INSTANCE  9912, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_WSTRB((C_S_AXI_MAC_REG_DATA_WIDTH/8)-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1020)
   VERTEXES ( (2,21209) )
  }
  TEXT  9913, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (164,1003,1029,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9912
  }
  INSTANCE  9917, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_RDATA(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1020)
   VERTEXES ( (2,21445) )
  }
  TEXT  9918, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,1003,3140,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9917
  }
  INSTANCE  9922, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_WVALID"
    #SYMBOL="Input"
   }
   COORD (1080,1060)
   VERTEXES ( (2,21211) )
  }
  TEXT  9923, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (757,1043,1029,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9922
  }
  INSTANCE  9927, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_RRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2260,1060)
   VERTEXES ( (2,21447) )
  }
  TEXT  9928, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,1043,2647,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9927
  }
  INSTANCE  9932, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_BREADY"
    #SYMBOL="Input"
   }
   COORD (1080,1100)
   VERTEXES ( (2,21213) )
  }
  TEXT  9933, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (751,1083,1029,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9932
  }
  INSTANCE  9937, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_RVALID"
    #SYMBOL="Output"
   }
   COORD (2260,1100)
   VERTEXES ( (2,21449) )
  }
  TEXT  9938, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2328,1083,2591,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9937
  }
  INSTANCE  9942, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_REG_ARADDR(C_S_AXI_MAC_REG_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1140)
   VERTEXES ( (2,21215) )
  }
  TEXT  9943, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (190,1123,1029,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9942
  }
  INSTANCE  9952, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_ARVALID"
    #SYMBOL="Input"
   }
   COORD (1080,1180)
   VERTEXES ( (2,21217) )
  }
  TEXT  9953, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (747,1163,1029,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9952
  }
  INSTANCE  9962, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_REG_RREADY"
    #SYMBOL="Input"
   }
   COORD (1080,1220)
   VERTEXES ( (2,21219) )
  }
  TEXT  9963, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (749,1203,1029,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9962
  }
  VTX  10296, 0, 0
  {
   COORD (2140,1140)
  }
  VTX  10297, 0, 0
  {
   COORD (2280,1140)
  }
  WIRE  10299, 0, 0
  {
   NET 10446
   VTX 10296, 10297
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10301, 0, 0
  {
   COORD (2140,1180)
  }
  VTX  10302, 0, 0
  {
   COORD (2280,1180)
  }
  WIRE  10304, 0, 0
  {
   NET 10447
   VTX 10301, 10302
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10316, 0, 0
  {
   COORD (2140,1260)
  }
  VTX  10317, 0, 0
  {
   COORD (2280,1260)
  }
  WIRE  10319, 0, 0
  {
   NET 10449
   VTX 10316, 10317
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10336, 0, 0
  {
   COORD (2140,1340)
  }
  VTX  10337, 0, 0
  {
   COORD (2280,1340)
  }
  BUS  10339, 0, 0
  {
   NET 10451
   VTX 10336, 10337
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  10361, 0, 0
  {
   TEXT "$#NAME"
   RECT (2328,1130,2549,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10299
  }
  TEXT  10365, 0, 0
  {
   TEXT "$#NAME"
   RECT (2328,1170,2590,1199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10304
  }
  TEXT  10377, 0, 0
  {
   TEXT "$#NAME"
   RECT (2328,1250,2571,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10319
  }
  TEXT  10393, 0, 0
  {
   TEXT "$#NAME"
   RECT (2328,1330,2596,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10339
  }
  NET WIRE  10446, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Clk"
   }
  }
  NET WIRE  10447, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Resetn"
   }
  }
  NET WIRE  10449, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW"
   }
  }
  NET BUS  10451, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_CS(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  10764, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_WrAck_s"
   }
  }
  TEXT  10766, 0, 0
  {
   TEXT "$#NAME"
   RECT (842,1291,1029,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11056
  }
  TEXT  10769, 0, 0
  {
   TEXT "$#NAME"
   RECT (845,1331,1032,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11057
  }
  NET WIRE  10770, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_Error_s"
   }
  }
  TEXT  10772, 0, 0
  {
   TEXT "$#NAME"
   RECT (859,1371,1029,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11058
  }
  VTX  11048, 0, 0
  {
   COORD (1040,1300)
  }
  VTX  11049, 0, 0
  {
   COORD (1240,1300)
  }
  VTX  11050, 0, 0
  {
   COORD (1040,1340)
  }
  VTX  11051, 0, 0
  {
   COORD (1240,1340)
  }
  VTX  11052, 0, 0
  {
   COORD (1040,1380)
  }
  VTX  11053, 0, 0
  {
   COORD (1240,1380)
  }
  WIRE  11056, 0, 0
  {
   NET 10764
   VTX 11048, 11049
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11057, 0, 0
  {
   NET 29719
   VTX 11050, 11051
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  11058, 0, 0
  {
   NET 10770
   VTX 11052, 11053
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  20919, 0, 0
  NET WIRE  20923, 0, 0
  NET WIRE  20931, 0, 0
  NET WIRE  20943, 0, 0
  NET WIRE  20947, 0, 0
  NET WIRE  20955, 0, 0
  NET WIRE  20959, 0, 0
  NET BUS  20963, 0, 0
  NET BUS  20964, 0, 0
  NET BUS  20965, 0, 0
  NET BUS  20966, 0, 0
  VTX  21198, 0, 0
  {
   COORD (1240,820)
  }
  VTX  21199, 0, 0
  {
   COORD (1080,820)
  }
  VTX  21200, 0, 0
  {
   COORD (1240,860)
  }
  VTX  21201, 0, 0
  {
   COORD (1080,860)
  }
  VTX  21202, 0, 0
  {
   COORD (1240,900)
  }
  VTX  21203, 0, 0
  {
   COORD (1080,900)
  }
  VTX  21204, 0, 0
  {
   COORD (1240,940)
  }
  VTX  21205, 0, 0
  {
   COORD (1080,940)
  }
  VTX  21206, 0, 0
  {
   COORD (1240,980)
  }
  VTX  21207, 0, 0
  {
   COORD (1080,980)
  }
  VTX  21208, 0, 0
  {
   COORD (1240,1020)
  }
  VTX  21209, 0, 0
  {
   COORD (1080,1020)
  }
  VTX  21210, 0, 0
  {
   COORD (1240,1060)
  }
  VTX  21211, 0, 0
  {
   COORD (1080,1060)
  }
  VTX  21212, 0, 0
  {
   COORD (1240,1100)
  }
  VTX  21213, 0, 0
  {
   COORD (1080,1100)
  }
  VTX  21214, 0, 0
  {
   COORD (1240,1140)
  }
  VTX  21215, 0, 0
  {
   COORD (1080,1140)
  }
  VTX  21216, 0, 0
  {
   COORD (1240,1180)
  }
  VTX  21217, 0, 0
  {
   COORD (1080,1180)
  }
  VTX  21218, 0, 0
  {
   COORD (1240,1220)
  }
  VTX  21219, 0, 0
  {
   COORD (1080,1220)
  }
  WIRE  21220, 0, 0
  {
   NET 20919
   VTX 21198, 21199
  }
  WIRE  21221, 0, 0
  {
   NET 20923
   VTX 21200, 21201
  }
  BUS  21222, 0, 0
  {
   NET 20963
   VTX 21202, 21203
  }
  WIRE  21223, 0, 0
  {
   NET 20931
   VTX 21204, 21205
  }
  BUS  21224, 0, 0
  {
   NET 20965
   VTX 21206, 21207
  }
  BUS  21225, 0, 0
  {
   NET 20966
   VTX 21208, 21209
  }
  WIRE  21226, 0, 0
  {
   NET 20943
   VTX 21210, 21211
  }
  WIRE  21227, 0, 0
  {
   NET 20947
   VTX 21212, 21213
  }
  BUS  21228, 0, 0
  {
   NET 20964
   VTX 21214, 21215
  }
  WIRE  21229, 0, 0
  {
   NET 20955
   VTX 21216, 21217
  }
  WIRE  21230, 0, 0
  {
   NET 20959
   VTX 21218, 21219
  }
  NET WIRE  21231, 0, 0
  NET WIRE  21235, 0, 0
  NET WIRE  21243, 0, 0
  NET WIRE  21247, 0, 0
  NET WIRE  21259, 0, 0
  NET BUS  21263, 0, 0
  NET BUS  21264, 0, 0
  NET BUS  21265, 0, 0
  VTX  21434, 0, 0
  {
   COORD (2140,820)
  }
  VTX  21435, 0, 0
  {
   COORD (2260,820)
  }
  VTX  21436, 0, 0
  {
   COORD (2140,860)
  }
  VTX  21437, 0, 0
  {
   COORD (2260,860)
  }
  VTX  21438, 0, 0
  {
   COORD (2140,900)
  }
  VTX  21439, 0, 0
  {
   COORD (2260,900)
  }
  VTX  21440, 0, 0
  {
   COORD (2140,940)
  }
  VTX  21441, 0, 0
  {
   COORD (2260,940)
  }
  VTX  21442, 0, 0
  {
   COORD (2140,980)
  }
  VTX  21443, 0, 0
  {
   COORD (2260,980)
  }
  VTX  21444, 0, 0
  {
   COORD (2140,1020)
  }
  VTX  21445, 0, 0
  {
   COORD (2260,1020)
  }
  VTX  21446, 0, 0
  {
   COORD (2140,1060)
  }
  VTX  21447, 0, 0
  {
   COORD (2260,1060)
  }
  VTX  21448, 0, 0
  {
   COORD (2140,1100)
  }
  VTX  21449, 0, 0
  {
   COORD (2260,1100)
  }
  WIRE  21450, 0, 0
  {
   NET 21231
   VTX 21434, 21435
  }
  WIRE  21451, 0, 0
  {
   NET 21235
   VTX 21436, 21437
  }
  BUS  21452, 0, 0
  {
   NET 21265
   VTX 21438, 21439
  }
  WIRE  21453, 0, 0
  {
   NET 21243
   VTX 21440, 21441
  }
  WIRE  21454, 0, 0
  {
   NET 21247
   VTX 21442, 21443
  }
  BUS  21455, 0, 0
  {
   NET 21263
   VTX 21444, 21445
  }
  BUS  21456, 0, 0
  {
   NET 21264
   VTX 21446, 21447
  }
  WIRE  21457, 0, 0
  {
   NET 21259
   VTX 21448, 21449
  }
  VTX  21798, 0, 0
  {
   COORD (2140,1220)
  }
  VTX  21799, 0, 0
  {
   COORD (2280,1220)
  }
  BUS  21801, 0, 0
  {
   NET 31118
   VTX 21798, 21799
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  21808, 0, 0
  {
   COORD (2140,1300)
  }
  VTX  21809, 0, 0
  {
   COORD (2280,1300)
  }
  BUS  21811, 0, 0
  {
   NET 31120
   VTX 21808, 21809
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  21823, 0, 0
  {
   COORD (2140,1460)
  }
  VTX  21824, 0, 0
  {
   COORD (2280,1460)
  }
  BUS  21826, 0, 0
  {
   NET 31121
   VTX 21823, 21824
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  21828, 0, 0
  {
   TEXT "$#NAME"
   RECT (2289,1210,2976,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21801
  }
  TEXT  21832, 0, 0
  {
   TEXT "$#NAME"
   RECT (421,1250,1033,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21861
  }
  TEXT  21836, 0, 0
  {
   TEXT "$#NAME"
   RECT (2289,1290,2988,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21811
  }
  TEXT  21848, 0, 0
  {
   TEXT "$#NAME"
   RECT (2289,1451,2970,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 21826
  }
  VTX  21859, 0, 0
  {
   COORD (1040,1260)
  }
  VTX  21860, 0, 0
  {
   COORD (1240,1260)
  }
  BUS  21861, 0, 0
  {
   NET 31119
   VTX 21859, 21860
   VARIABLES
   {
    #NAMED="1"
   }
  }
  SIGNALASSIGN  29691, 0, 0
  {
   LABEL "testPort"
   TEXT 
"--test_port\n"+
"\n"+
"test_port(181 downto 179) <= mac_chipselect & mac_write & mac_read;\n"+
"test_port(178) <= mac_waitrequest;\n"+
"test_port(177 downto 176) <= mac_byteenable;\n"+
"\n"+
"test_port(171 downto 160) <= mac_address;\n"+
"test_port(159 downto 144) <= mac_writedata;\n"+
"test_port(143 downto 128) <= mac_readdata;\n"+
"\n"+
"test_port(104 downto 102) <= Bus2MAC_REG_CS & Bus2MAC_REG_RNW;\n"+
"test_port(101 downto 100) <= IP2Bus_WrAck_s & IP2Bus_RdAck_s;\n"+
"test_port(99 downto 96) <= Bus2MAC_REG_BE;\n"+
"\n"+
"test_port(95 downto 64) <= Bus2MAC_REG_Addr;\n"+
"test_port(63 downto 32) <= Bus2MAC_REG_Data;\n"+
"test_port(31 downto 0) <= IP2Bus_Data_s;\n"+
"\n"+
"--test_port(255 downto 251) <= m_read & m_write & m_waitrequest & m_readdatavalid & MAC_DMA2Bus_Mst_Type;\n"+
"\n"+
"--test_port(244 downto 240) <= MAC_DMA2Bus_MstWr_Req & MAC_DMA2Bus_MstWr_sof_n & MAC_DMA2Bus_MstWr_eof_n & MAC_DMA2Bus_MstWr_src_rdy_n & Bus2MAC_DMA_MstWr_dst_rdy_n;\n"+
"--test_port(234 downto 230) <= MAC_DMA2Bus_MstRd_Req & Bus2MAC_DMA_MstRd_sof_n & Bus2MAC_DMA_MstRd_eof_n & Bus2MAC_DMA_MstRd_src_rdy_n & MAC_DMA2Bus_MstRd_dst_rdy_n;\n"+
"\n"+
"--test_port(142 downto 140) <= Bus2MAC_DMA_Mst_Cmplt & Bus2MAC_DMA_Mst_Error & Bus2MAC_DMA_Mst_Cmd_Timeout;\n"+
"\n"+
"--test_port(MAC_DMA2Bus_Mst_Length'length+120-1 downto 120) <= MAC_DMA2Bus_Mst_Length;\n"+
"\n"+
"--test_port(m_burstcount'length+110-1 downto 110) <= m_burstcount;\n"+
"--test_port(m_burstcounter'length+96-1 downto 96) <= m_burstcounter;\n"+
"--test_port(95 downto 64) <= m_address;\n"+
"--test_port(63 downto 32) <= m_writedata;\n"+
"--test_port(31 downto 0) <= m_readdata;"
   RECT (220,1840,1740,2100)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  31194 )
  }
  INSTANCE  29692, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DECLARATION="(255:0)"
    #DOWNTO="1"
    #INITIAL_VALUE="(others => '0')"
    #LIBRARY="#terminals"
    #REFERENCE="test_port(255:0)"
    #SYMBOL="BusOutput"
   }
   COORD (1900,1980)
   VERTEXES ( (2,31195) )
  }
  TEXT  29694, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,1963,2159,1998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 29692
  }
  NET BUS  29695, 0, 0
  NET WIRE  29719, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_RdAck_s"
   }
  }
  NET BUS  31118, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_REG_Addr(C_S_AXI_MAC_REG_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31119, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="IP2Bus_Data_s(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31120, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_BE((C_S_AXI_MAC_REG_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31121, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_REG_Data(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  31194, 0, 0
  {
   COORD (1740,1980)
  }
  VTX  31195, 0, 0
  {
   COORD (1900,1980)
  }
  BUS  31196, 0, 0
  {
   NET 29695
   VTX 31194, 31195
  }
 }
 
}

PAGE "MAC_REG"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  10079, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="openMAC_16to32conv"
    #GENERIC0="bus_address_width : INTEGER := C_S_AXI_MAC_REG_ADDR_WIDTH"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_REG_16to32"
    #SYMBOL="openMAC_16to32conv"
   }
   COORD (1440,460)
   VERTEXES ( (2,10225), (4,22042), (6,10491), (10,23941), (12,10237), (14,10253), (16,10241), (18,10227), (20,10239), (22,22072), (24,25066), (28,10243), (32,10249), (34,10252), (36,10246), (38,10232), (40,10234), (30,34759), (26,34765) )
   PINPROP 26,"#PIN_STATE","0"
  }
  TEXT  10099, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,404,1688,439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10079
  }
  TEXT  10100, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,920,1733,955)
   MARGINS (1,1)
   PARENT 10079
  }
  TEXT  10101, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1440,956,2228,989)
   PARENT 10079
  }
  TEXT  10102, 0, 0
  {
   TEXT "$#NAME"
   RECT (905,491,1126,520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10265
   ORIENTATION 2
  }
  TEXT  10106, 0, 0
  {
   TEXT "$#NAME"
   RECT (598,651,841,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10267
   ORIENTATION 2
  }
  NET WIRE  10112, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Clk"
   }
  }
  NET WIRE  10116, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW"
   }
  }
  INSTANCE  10120, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U2"
    #SYMBOL="inv"
   }
   COORD (980,600)
   VERTEXES ( (2,10228), (4,10254) )
  }
  TEXT  10125, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,811,2495,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10279
   ORIENTATION 2
  }
  TEXT  10127, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,851,2495,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10280
   ORIENTATION 2
  }
  TEXT  10129, 0, 0
  {
   TEXT "$#NAME"
   RECT (1980,1071,2219,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10281
   ORIENTATION 2
  }
  NET WIRE  10131, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_WrAck"
   }
  }
  NET WIRE  10132, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_RdAck"
   }
  }
  NET WIRE  10133, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_Error"
   }
  }
  INSTANCE  10134, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Ground"
    #LIBRARY="#connectors"
    #REFERENCE="GND"
    #SYMBOL="Ground"
   }
   COORD (1760,1080)
   ORIENTATION 2
   VERTEXES ( (2,10236) )
  }
  TEXT  10136, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1671,1093,1738,1128)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10134
  }
  NET WIRE  10137, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_chipselect"
   }
  }
  NET WIRE  10139, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_read"
   }
  }
  NET WIRE  10141, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write"
   }
  }
  NET BUS  10143, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_byteenable(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  10145, 0, 0
  {
   TEXT "$#NAME"
   RECT (869,850,1086,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10286
  }
  TEXT  10147, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,550,2407,579)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10282
   ORIENTATION 2
  }
  TEXT  10148, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,630,2347,659)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10283
   ORIENTATION 2
  }
  TEXT  10149, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,590,2349,619)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10284
   ORIENTATION 2
  }
  TEXT  10150, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,710,2467,739)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10285
   ORIENTATION 2
  }
  TEXT  10153, 0, 0
  {
   TEXT "$#NAME"
   RECT (2239,750,2458,779)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10288
   ORIENTATION 2
  }
  NET WIRE  10155, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_waitrequest"
   }
  }
  TEXT  10157, 0, 0
  {
   TEXT "$#NAME"
   RECT (903,810,1086,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10289
  }
  TEXT  10158, 0, 0
  {
   TEXT "$#NAME"
   RECT (1135,590,1405,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10290
  }
  NET WIRE  10160, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW_n"
   }
  }
  NET WIRE  10165, 0, 0
  {
   VARIABLES
   {
    #NAME="clk50"
   }
  }
  TEXT  10167, 0, 0
  {
   TEXT "$#NAME"
   RECT (1629,345,1687,374)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10292
   ORIENTATION 2
  }
  INSTANCE  10168, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U3"
    #SYMBOL="buf"
   }
   COORD (1360,340)
   VERTEXES ( (2,10226), (4,10257) )
   PINPROP 4,"#PIN_STATE","0"
  }
  NET BUS  10174, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_writedata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  10175, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_readdata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  SIGNALASSIGN  10182, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT 
"Bus2MAC_REG_BE_s <= Bus2MAC_REG_BE;\n"+
"\n"+
"--endianness work-around\n"+
"Bus2MAC_REG_Data_s <= Bus2MAC_REG_Data(15 downto 0) & Bus2MAC_REG_Data(31 downto 16);\n"+
"MAC_REG2Bus_Data <= MAC_REG2Bus_Data_s(15 downto 0) & MAC_REG2Bus_Data_s(31 downto 16);"
   RECT (1200,1180,2000,1440)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  34643, 34667, 34971, 35010, 35039 )
  }
  VTX  10215, 0, 0
  {
   COORD (1140,500)
  }
  VTX  10216, 0, 0
  {
   COORD (1240,500)
  }
  VTX  10219, 0, 0
  {
   COORD (860,660)
  }
  VTX  10220, 0, 0
  {
   COORD (960,660)
  }
  VTX  10225, 0, 0
  {
   COORD (1440,500)
  }
  VTX  10226, 0, 0
  {
   COORD (1360,360)
  }
  VTX  10227, 0, 0
  {
   COORD (1440,660)
  }
  VTX  10228, 0, 0
  {
   COORD (980,620)
  }
  VTX  10231, 0, 0
  {
   COORD (2220,820)
  }
  VTX  10232, 0, 0
  {
   COORD (2040,820)
  }
  VTX  10233, 0, 0
  {
   COORD (2220,860)
  }
  VTX  10234, 0, 0
  {
   COORD (2040,860)
  }
  VTX  10235, 0, 0
  {
   COORD (1940,1080)
  }
  VTX  10236, 0, 0
  {
   COORD (1760,1080)
  }
  VTX  10237, 0, 0
  {
   COORD (2040,560)
  }
  VTX  10238, 0, 0
  {
   COORD (2220,560)
  }
  VTX  10239, 0, 0
  {
   COORD (2040,640)
  }
  VTX  10240, 0, 0
  {
   COORD (2220,640)
  }
  VTX  10241, 0, 0
  {
   COORD (2040,600)
  }
  VTX  10242, 0, 0
  {
   COORD (2220,600)
  }
  VTX  10243, 0, 0
  {
   COORD (2040,720)
  }
  VTX  10244, 0, 0
  {
   COORD (2220,720)
  }
  VTX  10245, 0, 0
  {
   COORD (1140,860)
  }
  VTX  10246, 0, 0
  {
   COORD (1440,860)
  }
  VTX  10249, 0, 0
  {
   COORD (2040,760)
  }
  VTX  10250, 0, 0
  {
   COORD (2220,760)
  }
  VTX  10251, 0, 0
  {
   COORD (1140,820)
  }
  VTX  10252, 0, 0
  {
   COORD (1440,820)
  }
  VTX  10253, 0, 0
  {
   COORD (1440,620)
  }
  VTX  10254, 0, 0
  {
   COORD (1100,620)
  }
  VTX  10257, 0, 0
  {
   COORD (1480,360)
  }
  VTX  10258, 0, 0
  {
   COORD (1620,360)
  }
  WIRE  10265, 0, 0
  {
   NET 10112
   VTX 10215, 10216
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10267, 0, 0
  {
   NET 10116
   VTX 10219, 10220
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10270, 0, 0
  {
   NET 10112
   VTX 10216, 10225
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10271, 0, 0
  {
   COORD (1240,360)
  }
  WIRE  10272, 0, 0
  {
   NET 10112
   VTX 10216, 10271
  }
  WIRE  10273, 0, 0
  {
   NET 10112
   VTX 10271, 10226
  }
  WIRE  10274, 0, 0
  {
   NET 10116
   VTX 10227, 10220
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10275, 0, 0
  {
   COORD (960,620)
  }
  WIRE  10276, 0, 0
  {
   NET 10116
   VTX 10220, 10275
  }
  WIRE  10277, 0, 0
  {
   NET 10116
   VTX 10275, 10228
  }
  WIRE  10279, 0, 0
  {
   NET 10131
   VTX 10231, 10232
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10280, 0, 0
  {
   NET 10132
   VTX 10233, 10234
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10281, 0, 0
  {
   NET 10133
   VTX 10235, 10236
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10282, 0, 0
  {
   NET 10137
   VTX 10237, 10238
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10283, 0, 0
  {
   NET 10139
   VTX 10239, 10240
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10284, 0, 0
  {
   NET 10141
   VTX 10241, 10242
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10285, 0, 0
  {
   NET 10143
   VTX 10243, 10244
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10286, 0, 0
  {
   NET 10175
   VTX 10245, 10246
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10288, 0, 0
  {
   NET 10174
   VTX 10249, 10250
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10289, 0, 0
  {
   NET 10155
   VTX 10251, 10252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10290, 0, 0
  {
   NET 10160
   VTX 10253, 10254
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10292, 0, 0
  {
   NET 10165
   VTX 10257, 10258
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  10459, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Resetn"
   }
  }
  TEXT  10461, 0, 0
  {
   TEXT "$#NAME"
   RECT (590,530,852,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10489
   ORIENTATION 2
  }
  INSTANCE  10471, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="inv"
   }
   COORD (980,520)
   VERTEXES ( (2,10488), (4,10490) )
  }
  VTX  10487, 0, 0
  {
   COORD (860,540)
  }
  VTX  10488, 0, 0
  {
   COORD (980,540)
  }
  WIRE  10489, 0, 0
  {
   NET 10459
   VTX 10487, 10488
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  10490, 0, 0
  {
   COORD (1100,540)
  }
  VTX  10491, 0, 0
  {
   COORD (1440,540)
  }
  WIRE  10493, 0, 0
  {
   NET 10495
   VTX 10490, 10491
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  10495, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2MAC_REG_Reset"
   }
  }
  TEXT  10496, 0, 0
  {
   TEXT "$#NAME"
   RECT (1146,510,1394,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10493
  }
  TEXT  22036, 0, 0
  {
   TEXT "$#NAME"
   RECT (2243,491,2949,520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22043
   ORIENTATION 2
  }
  VTX  22041, 0, 0
  {
   COORD (2220,500)
  }
  VTX  22042, 0, 0
  {
   COORD (2040,500)
  }
  BUS  22043, 0, 0
  {
   NET 34634
   VTX 22041, 22042
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22047, 0, 0
  {
   TEXT "$#NAME"
   RECT (405,691,1129,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22076
   ORIENTATION 2
  }
  VTX  22071, 0, 0
  {
   COORD (1140,700)
  }
  VTX  22072, 0, 0
  {
   COORD (1440,700)
  }
  BUS  22076, 0, 0
  {
   NET 31124
   VTX 22071, 22072
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22401, 0, 0
  {
   TEXT "$#NAME"
   RECT (404,770,1091,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34762
   ORIENTATION 2
  }
  TEXT  22432, 0, 0
  {
   TEXT "$#NAME"
   RECT (397,731,1103,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34766
   ORIENTATION 2
  }
  TEXT  22890, 0, 0
  {
   TEXT "$#NAME"
   RECT (2230,1211,2954,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35041
  }
  VTX  23941, 0, 0
  {
   COORD (1440,580)
  }
  VTX  23942, 0, 0
  {
   COORD (1140,580)
  }
  WIRE  23944, 0, 0
  {
   NET 23946
   VTX 23941, 23942
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  23946, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_CS(1)"
   }
  }
  TEXT  23947, 0, 0
  {
   TEXT "$#NAME"
   RECT (1166,550,1414,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23944
  }
  TEXT  25053, 0, 0
  {
   TEXT "$#NAME"
   RECT (1989,650,2631,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25068
  }
  VTX  25066, 0, 0
  {
   COORD (2040,680)
  }
  VTX  25067, 0, 0
  {
   COORD (2580,680)
  }
  BUS  25068, 0, 0
  {
   NET 31123
   VTX 25066, 25067
   VARIABLES
   {
    #NAMED="1"
   }
  }
  SIGNALASSIGN  25069, 0, 0
  {
   LABEL "SignalAssignments_2"
   TEXT "mac_address <= mac_address_full(mac_address'range);"
   RECT (2580,620,3080,780)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  25067, 25080 )
  }
  VTX  25080, 0, 0
  {
   COORD (2620,780)
  }
  VTX  25081, 0, 0
  {
   COORD (3020,900)
  }
  VTX  25083, 0, 0
  {
   COORD (2620,900)
  }
  BUS  25084, 0, 0
  {
   NET 25086
   VTX 25080, 25083
  }
  BUS  25085, 0, 0
  {
   NET 25086
   VTX 25083, 25081
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  25086, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_address(11:0)"
   }
  }
  TEXT  25087, 0, 0
  {
   TEXT "$#NAME"
   RECT (2716,870,2924,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25085
  }
  NET BUS  31123, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_address_full(C_S_AXI_MAC_REG_ADDR_WIDTH-1:0)"
   }
  }
  NET BUS  31124, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_REG_BE_s((C_S_AXI_MAC_REG_DATA_WIDTH/8)-1:0)"
   }
  }
  NET BUS  31125, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_REG_Data(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31126, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_REG_Addr(C_S_AXI_MAC_REG_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  34634, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_REG2Bus_Data_s(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  34635, 0, 0
  {
   TEXT "$#NAME"
   RECT (291,1291,997,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34644
  }
  VTX  34642, 0, 0
  {
   COORD (1020,1300)
  }
  VTX  34643, 0, 0
  {
   COORD (1200,1300)
  }
  BUS  34644, 0, 0
  {
   NET 34634
   VTX 34642, 34643
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  34645, 0, 0
  {
   TEXT "$#NAME"
   RECT (2236,1291,2917,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34669
   ORIENTATION 2
  }
  VTX  34667, 0, 0
  {
   COORD (2000,1300)
  }
  VTX  34668, 0, 0
  {
   COORD (2200,1300)
  }
  BUS  34669, 0, 0
  {
   NET 34670
   VTX 34667, 34668
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  34670, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_REG2Bus_Data(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  34758, 0, 0
  {
   COORD (1140,780)
  }
  VTX  34759, 0, 0
  {
   COORD (1440,780)
  }
  BUS  34762, 0, 0
  {
   NET 31126
   VTX 34758, 34759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  34764, 0, 0
  {
   COORD (1140,740)
  }
  VTX  34765, 0, 0
  {
   COORD (1440,740)
  }
  BUS  34766, 0, 0
  {
   NET 35013
   VTX 34764, 34765
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  34801, 0, 0
  {
   TEXT "$#NAME"
   RECT (290,1351,971,1380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 34972
   ORIENTATION 2
  }
  VTX  34970, 0, 0
  {
   COORD (1020,1360)
  }
  VTX  34971, 0, 0
  {
   COORD (1200,1360)
  }
  BUS  34972, 0, 0
  {
   NET 31125
   VTX 34970, 34971
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  34973, 0, 0
  {
   TEXT "$#NAME"
   RECT (2236,1351,2942,1380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35012
  }
  VTX  35010, 0, 0
  {
   COORD (2000,1360)
  }
  VTX  35011, 0, 0
  {
   COORD (2200,1360)
  }
  BUS  35012, 0, 0
  {
   NET 35013
   VTX 35010, 35011
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  35013, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_REG_Data_s(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  35039, 0, 0
  {
   COORD (2000,1220)
  }
  VTX  35040, 0, 0
  {
   COORD (2200,1220)
  }
  BUS  35041, 0, 0
  {
   NET 31124
   VTX 35039, 35040
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE "MAC_CMP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  NET BUS  10517, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  10519, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_waitrequest"
   }
  }
  NET WIRE  10521, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_chipselect"
   }
  }
  NET WIRE  10524, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_read"
   }
  }
  NET WIRE  10527, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_write"
   }
  }
  NET BUS  10530, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  10532, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_address(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  10534, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  10536, 0, 0
  {
   TEXT "$#NAME"
   RECT (611,570,816,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10664
  }
  TEXT  10537, 0, 0
  {
   TEXT "$#NAME"
   RECT (645,810,816,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10665
  }
  TEXT  10538, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,450,2634,479)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10667
   ORIENTATION 2
  }
  TEXT  10539, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,370,2574,399)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10669
   ORIENTATION 2
  }
  TEXT  10540, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,410,2576,439)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10671
   ORIENTATION 2
  }
  TEXT  10541, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,490,2694,519)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10672
   ORIENTATION 2
  }
  TEXT  10542, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,530,2661,559)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10673
   ORIENTATION 2
  }
  TEXT  10543, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,330,2685,359)
   ALIGN 10
   MARGINS (1,1)
   PARENT 10674
   ORIENTATION 2
  }
  TEXT  10546, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,731,2734,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10676
   ORIENTATION 2
  }
  TEXT  10548, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,691,2734,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10677
   ORIENTATION 2
  }
  TEXT  10550, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,771,2717,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10678
   ORIENTATION 2
  }
  NET WIRE  10552, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_CMP2Bus_WrAck"
   }
  }
  NET WIRE  10553, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_CMP2Bus_RdAck"
   }
  }
  NET WIRE  10554, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_CMP2Bus_Error"
   }
  }
  TEXT  10559, 0, 0
  {
   TEXT "$#NAME"
   RECT (573,371,816,400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10681
   ORIENTATION 2
  }
  TEXT  10565, 0, 0
  {
   TEXT "$#NAME"
   RECT (720,730,816,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10668
  }
  TEXT  10566, 0, 0
  {
   TEXT "$#NAME"
   RECT (718,770,816,799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10670
  }
  TEXT  10567, 0, 0
  {
   TEXT "$#NAME"
   RECT (660,690,816,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10666
  }
  TEXT  10568, 0, 0
  {
   TEXT "$#NAME"
   RECT (595,291,816,320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 10684
   ORIENTATION 2
  }
  SIGNALASSIGN  10570, 0, 0
  {
   LABEL "mac_cmp_to_bus"
   TEXT 
"--mac_cmp assignments\n"+
"---cmp_clk <= Bus2MAC_CMP_Clk;\n"+
"tcp_writedata <= Bus2MAC_REG_Data;\n"+
"tcp_read <= Bus2MAC_REG_RNW;\n"+
"tcp_write <= not Bus2MAC_REG_RNW;\n"+
"tcp_chipselect <= Bus2MAC_REG_CS(0);\n"+
"tcp_byteenable <= Bus2MAC_REG_BE;\n"+
"tcp_address <= Bus2MAC_REG_Addr(3 downto 2);\n"+
"\n"+
"MAC_CMP2Bus_Data <= tcp_readdata;\n"+
"MAC_CMP2Bus_RdAck <= tcp_chipselect and tcp_read and not tcp_waitrequest;\n"+
"MAC_CMP2Bus_WrAck <= tcp_chipselect and tcp_write and not tcp_waitrequest;\n"+
"MAC_CMP2Bus_Error <= '0';"
   RECT (940,240,2320,860)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  10623, 10625, 10627, 10628, 10631, 10632, 10635, 10636, 10638, 10640, 10642, 10646, 10648, 10650, 10657, 10663, 22802, 22870, 23951 )
  }
  NET WIRE  10593, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_Clk"
   }
  }
  NET WIRE  10600, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_RNW"
   }
  }
  SIGNALASSIGN  10621, 0, 0
  {
   LABEL "MacCmpRegtoBus"
   TEXT 
"-- connect mac reg with mac cmp or reg output signals\n"+
"with Bus2MAC_REG_CS select \n"+
"    IP2Bus_Data_s <=    MAC_CMP2Bus_Data    when \"01\",\n"+
"                        MAC_REG2Bus_Data    when others; --\"10\" and others are decoded to MAC_REG\n"+
"\n"+
"IP2Bus_WrAck_s <= MAC_REG2Bus_WrAck or MAC_CMP2Bus_WrAck;\n"+
"IP2Bus_RdAck_s <= MAC_REG2Bus_RdAck or MAC_CMP2Bus_RdAck;\n"+
"IP2Bus_Error_s <= MAC_REG2Bus_Error or MAC_CMP2Bus_Error;"
   RECT (1120,1080,2240,1500)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  32506, 32507, 32509, 32511, 32514, 32516, 32518, 32520, 32521, 32523, 32525, 32527 )
  }
  VTX  10622, 0, 0
  {
   COORD (820,580)
  }
  VTX  10623, 0, 0
  {
   COORD (940,580)
  }
  VTX  10624, 0, 0
  {
   COORD (820,820)
  }
  VTX  10625, 0, 0
  {
   COORD (940,820)
  }
  VTX  10626, 0, 0
  {
   COORD (814,700)
  }
  VTX  10627, 0, 0
  {
   COORD (940,700)
  }
  VTX  10628, 0, 0
  {
   COORD (2320,460)
  }
  VTX  10629, 0, 0
  {
   COORD (2460,460)
  }
  VTX  10630, 0, 0
  {
   COORD (820,740)
  }
  VTX  10631, 0, 0
  {
   COORD (940,740)
  }
  VTX  10632, 0, 0
  {
   COORD (2320,380)
  }
  VTX  10633, 0, 0
  {
   COORD (2460,380)
  }
  VTX  10634, 0, 0
  {
   COORD (820,780)
  }
  VTX  10635, 0, 0
  {
   COORD (940,780)
  }
  VTX  10636, 0, 0
  {
   COORD (2320,420)
  }
  VTX  10637, 0, 0
  {
   COORD (2460,420)
  }
  VTX  10638, 0, 0
  {
   COORD (2320,500)
  }
  VTX  10639, 0, 0
  {
   COORD (2460,500)
  }
  VTX  10640, 0, 0
  {
   COORD (2320,540)
  }
  VTX  10641, 0, 0
  {
   COORD (2460,540)
  }
  VTX  10642, 0, 0
  {
   COORD (2320,340)
  }
  VTX  10643, 0, 0
  {
   COORD (2460,340)
  }
  VTX  10646, 0, 0
  {
   COORD (2320,740)
  }
  VTX  10647, 0, 0
  {
   COORD (2460,740)
  }
  VTX  10648, 0, 0
  {
   COORD (2320,700)
  }
  VTX  10649, 0, 0
  {
   COORD (2460,700)
  }
  VTX  10650, 0, 0
  {
   COORD (2320,780)
  }
  VTX  10651, 0, 0
  {
   COORD (2460,780)
  }
  VTX  10656, 0, 0
  {
   COORD (820,380)
  }
  VTX  10657, 0, 0
  {
   COORD (940,380)
  }
  VTX  10662, 0, 0
  {
   COORD (820,300)
  }
  VTX  10663, 0, 0
  {
   COORD (940,300)
  }
  BUS  10664, 0, 0
  {
   NET 10517
   VTX 10622, 10623
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10665, 0, 0
  {
   NET 10519
   VTX 10624, 10625
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10666, 0, 0
  {
   NET 10521
   VTX 10626, 10627
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10667, 0, 0
  {
   NET 10521
   VTX 10628, 10629
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10668, 0, 0
  {
   NET 10524
   VTX 10630, 10631
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10669, 0, 0
  {
   NET 10524
   VTX 10632, 10633
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10670, 0, 0
  {
   NET 10527
   VTX 10634, 10635
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10671, 0, 0
  {
   NET 10527
   VTX 10636, 10637
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10672, 0, 0
  {
   NET 10530
   VTX 10638, 10639
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10673, 0, 0
  {
   NET 10532
   VTX 10640, 10641
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  10674, 0, 0
  {
   NET 10534
   VTX 10642, 10643
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10676, 0, 0
  {
   NET 10552
   VTX 10646, 10647
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10677, 0, 0
  {
   NET 10553
   VTX 10648, 10649
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10678, 0, 0
  {
   NET 10554
   VTX 10650, 10651
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10681, 0, 0
  {
   NET 10600
   VTX 10656, 10657
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  10684, 0, 0
  {
   NET 10593
   VTX 10662, 10663
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22801, 0, 0
  {
   COORD (2460,640)
  }
  VTX  22802, 0, 0
  {
   COORD (2320,640)
  }
  BUS  22804, 0, 0
  {
   NET 31128
   VTX 22801, 22802
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22806, 0, 0
  {
   TEXT "$#NAME"
   RECT (2440,631,3121,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22804
  }
  TEXT  22866, 0, 0
  {
   TEXT "$#NAME"
   RECT (93,490,792,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22872
   ORIENTATION 2
  }
  VTX  22870, 0, 0
  {
   COORD (940,500)
  }
  VTX  22871, 0, 0
  {
   COORD (800,500)
  }
  BUS  22872, 0, 0
  {
   NET 31127
   VTX 22870, 22871
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  23951, 0, 0
  {
   COORD (940,440)
  }
  VTX  23952, 0, 0
  {
   COORD (800,440)
  }
  WIRE  23954, 0, 0
  {
   NET 23955
   VTX 23951, 23952
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  23955, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_REG_CS(0)"
   }
  }
  TEXT  23956, 0, 0
  {
   TEXT "$#NAME"
   RECT (546,430,794,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23954
  }
  NET BUS  31127, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Bus2MAC_REG_BE((C_S_AXI_MAC_REG_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31128, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="MAC_CMP2Bus_Data(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
   }
  }
  TEXT  31273, 0, 0
  {
   TEXT "$#NAME"
   RECT (380,1091,1061,1120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32529
   ORIENTATION 2
  }
  TEXT  31277, 0, 0
  {
   TEXT "$#NAME"
   RECT (723,1151,962,1180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32530
  }
  TEXT  31281, 0, 0
  {
   TEXT "$#NAME"
   RECT (706,1211,962,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32531
  }
  TEXT  31285, 0, 0
  {
   TEXT "$#NAME"
   RECT (706,1251,962,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32532
  }
  TEXT  31289, 0, 0
  {
   TEXT "$#NAME"
   RECT (284,1311,965,1340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32533
  }
  NET BUS  31292, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_REG2Bus_Data(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  31294, 0, 0
  {
   TEXT "$#NAME"
   RECT (661,1371,900,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32534
  }
  NET WIRE  31296, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_Error"
   }
  }
  TEXT  31299, 0, 0
  {
   TEXT "$#NAME"
   RECT (665,1411,921,1440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32535
  }
  NET WIRE  31301, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_RdAck"
   }
  }
  TEXT  31304, 0, 0
  {
   TEXT "$#NAME"
   RECT (665,1451,921,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32536
  }
  NET WIRE  31306, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_REG2Bus_WrAck"
   }
  }
  NET WIRE  31333, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_WrAck_s"
   }
  }
  TEXT  31335, 0, 0
  {
   TEXT "$#NAME"
   RECT (2493,1211,2680,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32537
   ORIENTATION 2
  }
  TEXT  31336, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,1251,2677,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32538
   ORIENTATION 2
  }
  NET WIRE  31338, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_Error_s"
   }
  }
  TEXT  31340, 0, 0
  {
   TEXT "$#NAME"
   RECT (2493,1291,2663,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32539
   ORIENTATION 2
  }
  NET WIRE  31344, 0, 0
  {
   VARIABLES
   {
    #NAME="IP2Bus_RdAck_s"
   }
  }
  TEXT  31348, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,1330,3058,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32540
   ORIENTATION 2
  }
  NET BUS  31351, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="IP2Bus_Data_s(C_S_AXI_MAC_REG_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  32505, 0, 0
  {
   COORD (1000,1100)
  }
  VTX  32506, 0, 0
  {
   COORD (1120,1100)
  }
  VTX  32507, 0, 0
  {
   COORD (1120,1160)
  }
  VTX  32508, 0, 0
  {
   COORD (980,1160)
  }
  VTX  32509, 0, 0
  {
   COORD (1120,1220)
  }
  VTX  32510, 0, 0
  {
   COORD (980,1220)
  }
  VTX  32511, 0, 0
  {
   COORD (1120,1260)
  }
  VTX  32512, 0, 0
  {
   COORD (980,1260)
  }
  VTX  32513, 0, 0
  {
   COORD (940,1320)
  }
  VTX  32514, 0, 0
  {
   COORD (1120,1320)
  }
  VTX  32515, 0, 0
  {
   COORD (940,1380)
  }
  VTX  32516, 0, 0
  {
   COORD (1120,1380)
  }
  VTX  32517, 0, 0
  {
   COORD (940,1420)
  }
  VTX  32518, 0, 0
  {
   COORD (1120,1420)
  }
  VTX  32519, 0, 0
  {
   COORD (940,1460)
  }
  VTX  32520, 0, 0
  {
   COORD (1120,1460)
  }
  VTX  32521, 0, 0
  {
   COORD (2240,1220)
  }
  VTX  32522, 0, 0
  {
   COORD (2482,1220)
  }
  VTX  32523, 0, 0
  {
   COORD (2240,1260)
  }
  VTX  32524, 0, 0
  {
   COORD (2482,1260)
  }
  VTX  32525, 0, 0
  {
   COORD (2240,1300)
  }
  VTX  32526, 0, 0
  {
   COORD (2482,1300)
  }
  VTX  32527, 0, 0
  {
   COORD (2240,1340)
  }
  VTX  32528, 0, 0
  {
   COORD (2480,1340)
  }
  BUS  32529, 0, 0
  {
   NET 31128
   VTX 32505, 32506
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32530, 0, 0
  {
   NET 10554
   VTX 32507, 32508
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32531, 0, 0
  {
   NET 10553
   VTX 32509, 32510
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32532, 0, 0
  {
   NET 10552
   VTX 32511, 32512
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  32533, 0, 0
  {
   NET 31292
   VTX 32513, 32514
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32534, 0, 0
  {
   NET 31296
   VTX 32515, 32516
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32535, 0, 0
  {
   NET 31301
   VTX 32517, 32518
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32536, 0, 0
  {
   NET 31306
   VTX 32519, 32520
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32537, 0, 0
  {
   NET 31333
   VTX 32521, 32522
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32538, 0, 0
  {
   NET 31344
   VTX 32523, 32524
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32539, 0, 0
  {
   NET 31338
   VTX 32525, 32526
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  32540, 0, 0
  {
   NET 31351
   VTX 32527, 32528
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE "MAC_PKT_AXI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  11087, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- openMAC PKT AXI Slave\n"+
"C_S_AXI_MAC_PKT_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_S_AXI_MAC_PKT_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_S_AXI_MAC_PKT_DATA_WIDTH : integer := 32;\n"+
"C_S_AXI_MAC_PKT_ADDR_WIDTH : integer := 32;\n"+
"C_S_AXI_MAC_PKT_USE_WSTRB : integer := 1;\n"+
"C_S_AXI_MAC_PKT_DPHASE_TIMEOUT : integer := 8;\n"+
""
   RECT (240,240,1280,720)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  11400, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_PKT_BUF_EN"
    #GENERATE_KIND="IF"
    #LABEL="genMacPktPLbSingleSlave"
   }
   AREA (1220,800,2200,2100)
   INSTANCES 11561
  }
  TEXT  11401, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1220,764,2009,799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11400
  }
  INSTANCE  11561, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axi_lite_ipif"
    #GENERIC0="C_S_AXI_DATA_WIDTH : INTEGER range 32 to 32 := C_S_AXI_MAC_PKT_DATA_WIDTH"
    #GENERIC1="C_FAMILY : STRING := C_FAMILY"
    #GENERIC2="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0=>1)"
    #GENERIC3="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_MAC_PKT_BASE,C_MAC_PKT_HIGH)"
    #GENERIC4="C_DPHASE_TIMEOUT : INTEGER range 0 to 512 := C_S_AXI_MAC_PKT_DPHASE_TIMEOUT"
    #GENERIC5="C_USE_WSTRB : INTEGER := C_S_AXI_MAC_PKT_USE_WSTRB"
    #GENERIC6="C_S_AXI_MIN_SIZE : STD_LOGIC_VECTOR(31 downto 0) := C_MAC_PKT_MINSIZE"
    #GENERIC7="C_S_AXI_ADDR_WIDTH : INTEGER := C_S_AXI_MAC_PKT_ADDR_WIDTH"
    #LIBRARY="axi_lite_ipif_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="MAC_PKT_AXI_SINGLE_SLAVE"
    #SYMBOL="axi_lite_ipif"
   }
   COORD (1260,860)
   VERTEXES ( (36,11894), (40,11899), (48,11914), (50,11919), (54,11929), (56,11934), (58,11939), (2,12436), (6,12438), (10,12440), (14,12442), (18,12444), (22,12446), (26,12448), (30,12450), (34,12452), (38,12454), (42,12456), (4,12648), (8,12650), (12,12652), (16,12654), (20,12656), (24,12658), (28,12660), (32,12662), (44,22081), (46,22086), (52,22091), (64,22106) )
   PINPROP 40,"#PIN_COMMENT",""
   PINPROP 40,"#PIN_STATE","0"
   PINPROP 38,"#PIN_COMMENT",""
   PINPROP 38,"#PIN_STATE","0"
   PINPROP 36,"#PIN_COMMENT",""
   PINPROP 36,"#PIN_STATE","0"
   PINPROP 64,"#PIN_COMMENT",""
   PINPROP 64,"#PIN_STATE","0"
   PINPROP 62,"#PIN_COMMENT",""
   PINPROP 62,"#PIN_STATE","3"
   PINPROP 60,"#PIN_COMMENT",""
   PINPROP 60,"#PIN_STATE","3"
   PINPROP 26,"#PIN_COMMENT",""
   PINPROP 26,"#PIN_STATE","0"
   PINPROP 24,"#PIN_COMMENT",""
   PINPROP 24,"#PIN_STATE","0"
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_STATE","0"
   PINPROP 56,"#PIN_COMMENT",""
   PINPROP 56,"#PIN_STATE","0"
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_STATE","0"
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_STATE","0"
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 32,"#PIN_COMMENT",""
   PINPROP 32,"#PIN_STATE","0"
   PINPROP 30,"#PIN_COMMENT",""
   PINPROP 30,"#PIN_STATE","0"
   PINPROP 28,"#PIN_COMMENT",""
   PINPROP 28,"#PIN_STATE","0"
   PINPROP 46,"#PIN_COMMENT",""
   PINPROP 46,"#PIN_STATE","0"
   PINPROP 44,"#PIN_COMMENT",""
   PINPROP 44,"#PIN_STATE","0"
   PINPROP 42,"#PIN_COMMENT",""
   PINPROP 42,"#PIN_STATE","0"
   PINPROP 52,"#PIN_COMMENT",""
   PINPROP 52,"#PIN_STATE","0"
   PINPROP 50,"#PIN_COMMENT",""
   PINPROP 50,"#PIN_STATE","0"
   PINPROP 48,"#PIN_COMMENT",""
   PINPROP 48,"#PIN_STATE","0"
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 34,"#PIN_COMMENT",""
   PINPROP 34,"#PIN_STATE","0"
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 58,"#PIN_COMMENT",""
   PINPROP 58,"#PIN_STATE","0"
   PINPROP 54,"#PIN_COMMENT",""
   PINPROP 54,"#PIN_STATE","0"
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
  }
  TEXT  11562, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1480,885,1908,920)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11561
  }
  TEXT  11566, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1260,1580,1406,1615)
   MARGINS (1,1)
   PARENT 11561
  }
  TEXT  11570, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1260,1616,2294,1880)
   PARENT 11561
  }
  INSTANCE  11734, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_ACLK"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (1140,900)
   VERTEXES ( (2,12437) )
  }
  TEXT  11735, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (860,883,1089,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11734
  }
  INSTANCE  11739, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_AWREADY"
    #SYMBOL="Output"
   }
   COORD (2300,900)
   VERTEXES ( (2,12649) )
  }
  TEXT  11740, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,883,2654,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11739
  }
  INSTANCE  11744, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_ARESETN"
    #SYMBOL="Input"
    %SIGIS="\"Rst\""
   }
   COORD (1140,940)
   VERTEXES ( (2,12439) )
  }
  TEXT  11745, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (798,923,1089,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11744
  }
  INSTANCE  11749, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_WREADY"
    #SYMBOL="Output"
   }
   COORD (2300,940)
   VERTEXES ( (2,12651) )
  }
  TEXT  11750, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,923,2635,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11749
  }
  INSTANCE  11754, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_AWADDR(C_S_AXI_MAC_PKT_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,980)
   VERTEXES ( (2,12441) )
  }
  TEXT  11755, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (253,963,1089,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11754
  }
  INSTANCE  11759, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_BRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2300,980)
   VERTEXES ( (2,12653) )
  }
  TEXT  11760, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,963,2663,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11759
  }
  INSTANCE  11764, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_AWVALID"
    #SYMBOL="Input"
   }
   COORD (1140,1020)
   VERTEXES ( (2,12443) )
  }
  TEXT  11765, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (804,1003,1089,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11764
  }
  INSTANCE  11769, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_BVALID"
    #SYMBOL="Output"
   }
   COORD (2300,1020)
   VERTEXES ( (2,12655) )
  }
  TEXT  11770, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1003,2607,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11769
  }
  INSTANCE  11774, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_WDATA(C_S_AXI_MAC_PKT_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1060)
   VERTEXES ( (2,12445) )
  }
  TEXT  11775, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (280,1043,1089,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11774
  }
  INSTANCE  11779, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_ARREADY"
    #SYMBOL="Output"
   }
   COORD (2300,1060)
   VERTEXES ( (2,12657) )
  }
  TEXT  11780, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1043,2645,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11779
  }
  INSTANCE  11784, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_WSTRB((C_S_AXI_MAC_PKT_DATA_WIDTH/8)-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1100)
   VERTEXES ( (2,12447) )
  }
  TEXT  11785, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (236,1083,1089,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11784
  }
  INSTANCE  11789, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_RDATA(C_S_AXI_MAC_PKT_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2300,1100)
   VERTEXES ( (2,12659) )
  }
  TEXT  11790, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1083,3152,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11789
  }
  INSTANCE  11794, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_WVALID"
    #SYMBOL="Input"
   }
   COORD (1140,1140)
   VERTEXES ( (2,12449) )
  }
  TEXT  11795, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (823,1123,1089,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11794
  }
  INSTANCE  11799, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_RRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2300,1140)
   VERTEXES ( (2,12661) )
  }
  TEXT  11800, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1123,2665,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11799
  }
  INSTANCE  11804, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_BREADY"
    #SYMBOL="Input"
   }
   COORD (1140,1180)
   VERTEXES ( (2,12451) )
  }
  TEXT  11805, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (817,1163,1089,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11804
  }
  INSTANCE  11809, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_RVALID"
    #SYMBOL="Output"
   }
   COORD (2300,1180)
   VERTEXES ( (2,12663) )
  }
  TEXT  11810, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,1163,2609,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11809
  }
  INSTANCE  11814, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="MAC_PKT_ARADDR(C_S_AXI_MAC_PKT_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1140,1220)
   VERTEXES ( (2,12453) )
  }
  TEXT  11815, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (262,1203,1089,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11814
  }
  INSTANCE  11824, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_ARVALID"
    #SYMBOL="Input"
   }
   COORD (1140,1260)
   VERTEXES ( (2,12455) )
  }
  TEXT  11825, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (813,1243,1089,1278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11824
  }
  INSTANCE  11834, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MAC_PKT_RREADY"
    #SYMBOL="Input"
   }
   COORD (1140,1300)
   VERTEXES ( (2,12457) )
  }
  TEXT  11835, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (815,1283,1089,1318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11834
  }
  VTX  11894, 0, 0
  {
   COORD (2160,1220)
  }
  VTX  11895, 0, 0
  {
   COORD (2300,1220)
  }
  WIRE  11897, 0, 0
  {
   NET 12015
   VTX 11894, 11895
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  11899, 0, 0
  {
   COORD (2160,1260)
  }
  VTX  11900, 0, 0
  {
   COORD (2300,1260)
  }
  WIRE  11902, 0, 0
  {
   NET 12016
   VTX 11899, 11900
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  11914, 0, 0
  {
   COORD (2160,1340)
  }
  VTX  11915, 0, 0
  {
   COORD (2300,1340)
  }
  WIRE  11917, 0, 0
  {
   NET 12018
   VTX 11914, 11915
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  11919, 0, 0
  {
   COORD (1260,1380)
  }
  VTX  11920, 0, 0
  {
   COORD (1120,1380)
  }
  WIRE  11922, 0, 0
  {
   NET 12012
   VTX 11919, 11920
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  11929, 0, 0
  {
   COORD (1260,1420)
  }
  VTX  11930, 0, 0
  {
   COORD (1120,1420)
  }
  WIRE  11932, 0, 0
  {
   NET 12013
   VTX 11929, 11930
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  11934, 0, 0
  {
   COORD (2160,1420)
  }
  VTX  11935, 0, 0
  {
   COORD (2300,1420)
  }
  BUS  11937, 0, 0
  {
   NET 12026
   VTX 11934, 11935
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  11939, 0, 0
  {
   COORD (1260,1460)
  }
  VTX  11940, 0, 0
  {
   COORD (1120,1460)
  }
  WIRE  11942, 0, 0
  {
   NET 12014
   VTX 11939, 11940
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  11959, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,1210,2521,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11897
  }
  TEXT  11963, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,1250,2562,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11902
  }
  TEXT  11975, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,1330,2543,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11917
  }
  TEXT  11979, 0, 0
  {
   TEXT "$#NAME"
   RECT (852,1370,1102,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11922
  }
  TEXT  11987, 0, 0
  {
   TEXT "$#NAME"
   RECT (852,1410,1102,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11932
  }
  TEXT  11991, 0, 0
  {
   TEXT "$#NAME"
   RECT (2306,1410,2568,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11937
  }
  TEXT  11995, 0, 0
  {
   TEXT "$#NAME"
   RECT (869,1450,1102,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 11942
  }
  NET WIRE  12012, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_WrAck"
   }
  }
  NET WIRE  12013, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_RdAck"
   }
  }
  NET WIRE  12014, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_Error"
   }
  }
  NET WIRE  12015, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Clk"
   }
  }
  NET WIRE  12016, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Resetn"
   }
  }
  NET WIRE  12018, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_RNW"
   }
  }
  NET BUS  12026, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  12223, 0, 0
  NET WIRE  12227, 0, 0
  NET WIRE  12235, 0, 0
  NET WIRE  12247, 0, 0
  NET WIRE  12251, 0, 0
  NET WIRE  12259, 0, 0
  NET WIRE  12263, 0, 0
  NET BUS  12267, 0, 0
  NET BUS  12268, 0, 0
  NET BUS  12269, 0, 0
  NET BUS  12270, 0, 0
  VTX  12436, 0, 0
  {
   COORD (1260,900)
  }
  VTX  12437, 0, 0
  {
   COORD (1140,900)
  }
  VTX  12438, 0, 0
  {
   COORD (1260,940)
  }
  VTX  12439, 0, 0
  {
   COORD (1140,940)
  }
  VTX  12440, 0, 0
  {
   COORD (1260,980)
  }
  VTX  12441, 0, 0
  {
   COORD (1140,980)
  }
  VTX  12442, 0, 0
  {
   COORD (1260,1020)
  }
  VTX  12443, 0, 0
  {
   COORD (1140,1020)
  }
  VTX  12444, 0, 0
  {
   COORD (1260,1060)
  }
  VTX  12445, 0, 0
  {
   COORD (1140,1060)
  }
  VTX  12446, 0, 0
  {
   COORD (1260,1100)
  }
  VTX  12447, 0, 0
  {
   COORD (1140,1100)
  }
  VTX  12448, 0, 0
  {
   COORD (1260,1140)
  }
  VTX  12449, 0, 0
  {
   COORD (1140,1140)
  }
  VTX  12450, 0, 0
  {
   COORD (1260,1180)
  }
  VTX  12451, 0, 0
  {
   COORD (1140,1180)
  }
  VTX  12452, 0, 0
  {
   COORD (1260,1220)
  }
  VTX  12453, 0, 0
  {
   COORD (1140,1220)
  }
  VTX  12454, 0, 0
  {
   COORD (1260,1260)
  }
  VTX  12455, 0, 0
  {
   COORD (1140,1260)
  }
  VTX  12456, 0, 0
  {
   COORD (1260,1300)
  }
  VTX  12457, 0, 0
  {
   COORD (1140,1300)
  }
  WIRE  12458, 0, 0
  {
   NET 12223
   VTX 12436, 12437
  }
  WIRE  12459, 0, 0
  {
   NET 12227
   VTX 12438, 12439
  }
  BUS  12460, 0, 0
  {
   NET 12269
   VTX 12440, 12441
  }
  WIRE  12461, 0, 0
  {
   NET 12235
   VTX 12442, 12443
  }
  BUS  12462, 0, 0
  {
   NET 12267
   VTX 12444, 12445
  }
  BUS  12463, 0, 0
  {
   NET 12268
   VTX 12446, 12447
  }
  WIRE  12464, 0, 0
  {
   NET 12247
   VTX 12448, 12449
  }
  WIRE  12465, 0, 0
  {
   NET 12251
   VTX 12450, 12451
  }
  BUS  12466, 0, 0
  {
   NET 12270
   VTX 12452, 12453
  }
  WIRE  12467, 0, 0
  {
   NET 12259
   VTX 12454, 12455
  }
  WIRE  12468, 0, 0
  {
   NET 12263
   VTX 12456, 12457
  }
  NET WIRE  12469, 0, 0
  NET WIRE  12473, 0, 0
  NET WIRE  12481, 0, 0
  NET WIRE  12485, 0, 0
  NET WIRE  12497, 0, 0
  NET BUS  12501, 0, 0
  NET BUS  12502, 0, 0
  NET BUS  12503, 0, 0
  VTX  12648, 0, 0
  {
   COORD (2160,900)
  }
  VTX  12649, 0, 0
  {
   COORD (2300,900)
  }
  VTX  12650, 0, 0
  {
   COORD (2160,940)
  }
  VTX  12651, 0, 0
  {
   COORD (2300,940)
  }
  VTX  12652, 0, 0
  {
   COORD (2160,980)
  }
  VTX  12653, 0, 0
  {
   COORD (2300,980)
  }
  VTX  12654, 0, 0
  {
   COORD (2160,1020)
  }
  VTX  12655, 0, 0
  {
   COORD (2300,1020)
  }
  VTX  12656, 0, 0
  {
   COORD (2160,1060)
  }
  VTX  12657, 0, 0
  {
   COORD (2300,1060)
  }
  VTX  12658, 0, 0
  {
   COORD (2160,1100)
  }
  VTX  12659, 0, 0
  {
   COORD (2300,1100)
  }
  VTX  12660, 0, 0
  {
   COORD (2160,1140)
  }
  VTX  12661, 0, 0
  {
   COORD (2300,1140)
  }
  VTX  12662, 0, 0
  {
   COORD (2160,1180)
  }
  VTX  12663, 0, 0
  {
   COORD (2300,1180)
  }
  WIRE  12664, 0, 0
  {
   NET 12469
   VTX 12648, 12649
  }
  WIRE  12665, 0, 0
  {
   NET 12473
   VTX 12650, 12651
  }
  BUS  12666, 0, 0
  {
   NET 12503
   VTX 12652, 12653
  }
  WIRE  12667, 0, 0
  {
   NET 12481
   VTX 12654, 12655
  }
  WIRE  12668, 0, 0
  {
   NET 12485
   VTX 12656, 12657
  }
  BUS  12669, 0, 0
  {
   NET 12501
   VTX 12658, 12659
  }
  BUS  12670, 0, 0
  {
   NET 12502
   VTX 12660, 12661
  }
  WIRE  12671, 0, 0
  {
   NET 12497
   VTX 12662, 12663
  }
  VTX  22081, 0, 0
  {
   COORD (2160,1300)
  }
  VTX  22082, 0, 0
  {
   COORD (2300,1300)
  }
  BUS  22084, 0, 0
  {
   NET 31131
   VTX 22081, 22082
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22086, 0, 0
  {
   COORD (1260,1340)
  }
  VTX  22087, 0, 0
  {
   COORD (1120,1340)
  }
  BUS  22089, 0, 0
  {
   NET 31132
   VTX 22086, 22087
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22091, 0, 0
  {
   COORD (2160,1380)
  }
  VTX  22092, 0, 0
  {
   COORD (2300,1380)
  }
  BUS  22094, 0, 0
  {
   NET 31133
   VTX 22091, 22092
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22106, 0, 0
  {
   COORD (2160,1540)
  }
  VTX  22107, 0, 0
  {
   COORD (2300,1540)
  }
  BUS  22109, 0, 0
  {
   NET 31134
   VTX 22106, 22107
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22111, 0, 0
  {
   TEXT "$#NAME"
   RECT (2267,1290,2942,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22084
  }
  TEXT  22115, 0, 0
  {
   TEXT "$#NAME"
   RECT (476,1330,1145,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22089
  }
  TEXT  22119, 0, 0
  {
   TEXT "$#NAME"
   RECT (2267,1370,2954,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22094
  }
  TEXT  22131, 0, 0
  {
   TEXT "$#NAME"
   RECT (2267,1530,2936,1559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22109
  }
  NET BUS  31131, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_Addr(C_S_AXI_MAC_PKT_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31132, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_PKT2Bus_Data(C_S_AXI_MAC_PKT_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31133, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_BE((C_S_AXI_MAC_PKT_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31134, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_Data(C_S_AXI_MAC_PKT_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "MAC_PKT"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  12027, 0, 0
  {
   TEXT "$#NAME"
   RECT (638,511,853,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12180
   ORIENTATION 2
  }
  TEXT  12033, 0, 0
  {
   TEXT "$#NAME"
   RECT (616,591,853,620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12183
   ORIENTATION 2
  }
  TEXT  12037, 0, 0
  {
   TEXT "$#NAME"
   RECT (591,671,853,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12185
   ORIENTATION 2
  }
  TEXT  12041, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,991,2742,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12187
   ORIENTATION 2
  }
  NET WIRE  12043, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Clk"
   }
  }
  NET WIRE  12045, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_RNW"
   }
  }
  NET BUS  12047, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  12048, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_WrAck"
   }
  }
  NET WIRE  12050, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_RdAck"
   }
  }
  NET WIRE  12052, 0, 0
  {
   VARIABLES
   {
    #NAME="MAC_PKT2Bus_Error"
   }
  }
  NET BUS  12053, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mbf_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  12055, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_waitrequest"
   }
  }
  NET WIRE  12057, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_chipselect"
   }
  }
  NET WIRE  12060, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_read"
   }
  }
  NET WIRE  12063, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_write"
   }
  }
  NET BUS  12066, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  12068, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  12070, 0, 0
  {
   TEXT "$#NAME"
   RECT (640,790,853,819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12190
  }
  TEXT  12071, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,671,2673,700)
   ALIGN 10
   MARGINS (1,1)
   PARENT 12193
   ORIENTATION 2
  }
  TEXT  12072, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,591,2613,620)
   ALIGN 10
   MARGINS (1,1)
   PARENT 12195
   ORIENTATION 2
  }
  TEXT  12073, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,631,2615,660)
   ALIGN 10
   MARGINS (1,1)
   PARENT 12197
   ORIENTATION 2
  }
  TEXT  12074, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,711,2733,740)
   ALIGN 10
   MARGINS (1,1)
   PARENT 12198
   ORIENTATION 2
  }
  TEXT  12075, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,750,2991,779)
   ALIGN 10
   MARGINS (1,1)
   PARENT 12200
   ORIENTATION 2
  }
  TEXT  12077, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,551,2724,580)
   ALIGN 10
   MARGINS (1,1)
   PARENT 12199
   ORIENTATION 2
  }
  NET BUS  12078, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_address(C_MAC_PKT_SIZE_LOG2-3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  12079, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_clk"
   }
  }
  TEXT  12081, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,505,2587,534)
   ALIGN 6
   MARGINS (1,1)
   PARENT 12201
   ORIENTATION 2
  }
  TEXT  12083, 0, 0
  {
   TEXT "$#NAME"
   RECT (674,1030,853,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12191
  }
  TEXT  12084, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,951,2759,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12188
   ORIENTATION 2
  }
  TEXT  12085, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,911,2759,940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 12189
   ORIENTATION 2
  }
  TEXT  12086, 0, 0
  {
   TEXT "$#NAME"
   RECT (749,950,853,979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12194
  }
  TEXT  12087, 0, 0
  {
   TEXT "$#NAME"
   RECT (747,990,853,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12196
  }
  TEXT  12088, 0, 0
  {
   TEXT "$#NAME"
   RECT (689,910,853,939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12192
  }
  SIGNALASSIGN  12090, 0, 0
  {
   LABEL "mac_pkt_to_bus"
   TEXT 
"--mac_pkt assignments\n"+
"pkt_clk <= Bus2MAC_PKT_Clk;\n"+
"Bus2MAC_PKT_Reset <= not Bus2MAC_PKT_Resetn;\n"+
"mbf_writedata <= Bus2MAC_PKT_Data;\n"+
"--\tBus2MAC_PKT_Data(7 downto 0) & Bus2MAC_PKT_Data(15 downto 8) &\n"+
"--\tBus2MAC_PKT_Data(23 downto 16) & Bus2MAC_PKT_Data(31 downto 24);\n"+
"mbf_read <= Bus2MAC_PKT_RNW;\n"+
"mbf_write <= not Bus2MAC_PKT_RNW;\n"+
"mbf_chipselect <= Bus2MAC_PKT_CS(0);\n"+
"mbf_byteenable <= Bus2MAC_PKT_BE;\n"+
"mbf_address <= Bus2MAC_PKT_Addr(C_MAC_PKT_SIZE_LOG2-1 downto 2);\n"+
"\n"+
"MAC_PKT2Bus_Data <= mbf_readdata;\n"+
"MAC_PKT2Bus_RdAck <= mbf_chipselect and mbf_read and not mbf_waitrequest;\n"+
"MAC_PKT2Bus_WrAck <= mbf_chipselect and mbf_write and not mbf_waitrequest;\n"+
"MAC_PKT2Bus_Error <= '0';"
   RECT (980,460,2360,1080)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  12137, 12143, 12147, 12150, 12152, 12154, 12157, 12159, 12161, 12162, 12165, 12166, 12169, 12170, 12172, 12174, 12176, 12178, 23071, 23204, 23271, 23299, 23986, 29409 )
  }
  VTX  12136, 0, 0
  {
   COORD (860,520)
  }
  VTX  12137, 0, 0
  {
   COORD (980,520)
  }
  VTX  12142, 0, 0
  {
   COORD (860,600)
  }
  VTX  12143, 0, 0
  {
   COORD (980,600)
  }
  VTX  12146, 0, 0
  {
   COORD (860,680)
  }
  VTX  12147, 0, 0
  {
   COORD (980,680)
  }
  VTX  12150, 0, 0
  {
   COORD (2360,1000)
  }
  VTX  12151, 0, 0
  {
   COORD (2500,1000)
  }
  VTX  12152, 0, 0
  {
   COORD (2360,960)
  }
  VTX  12153, 0, 0
  {
   COORD (2500,960)
  }
  VTX  12154, 0, 0
  {
   COORD (2360,920)
  }
  VTX  12155, 0, 0
  {
   COORD (2500,920)
  }
  VTX  12156, 0, 0
  {
   COORD (860,800)
  }
  VTX  12157, 0, 0
  {
   COORD (980,800)
  }
  VTX  12158, 0, 0
  {
   COORD (860,1040)
  }
  VTX  12159, 0, 0
  {
   COORD (980,1040)
  }
  VTX  12160, 0, 0
  {
   COORD (854,920)
  }
  VTX  12161, 0, 0
  {
   COORD (980,920)
  }
  VTX  12162, 0, 0
  {
   COORD (2360,680)
  }
  VTX  12163, 0, 0
  {
   COORD (2500,680)
  }
  VTX  12164, 0, 0
  {
   COORD (860,960)
  }
  VTX  12165, 0, 0
  {
   COORD (980,960)
  }
  VTX  12166, 0, 0
  {
   COORD (2360,600)
  }
  VTX  12167, 0, 0
  {
   COORD (2500,600)
  }
  VTX  12168, 0, 0
  {
   COORD (860,1000)
  }
  VTX  12169, 0, 0
  {
   COORD (980,1000)
  }
  VTX  12170, 0, 0
  {
   COORD (2360,640)
  }
  VTX  12171, 0, 0
  {
   COORD (2500,640)
  }
  VTX  12172, 0, 0
  {
   COORD (2360,720)
  }
  VTX  12173, 0, 0
  {
   COORD (2500,720)
  }
  VTX  12174, 0, 0
  {
   COORD (2360,560)
  }
  VTX  12175, 0, 0
  {
   COORD (2500,560)
  }
  VTX  12176, 0, 0
  {
   COORD (2360,760)
  }
  VTX  12177, 0, 0
  {
   COORD (2500,760)
  }
  VTX  12178, 0, 0
  {
   COORD (2360,520)
  }
  VTX  12179, 0, 0
  {
   COORD (2500,520)
  }
  WIRE  12180, 0, 0
  {
   NET 12043
   VTX 12136, 12137
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12183, 0, 0
  {
   NET 12045
   VTX 12142, 12143
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12185, 0, 0
  {
   NET 12047
   VTX 12146, 12147
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12187, 0, 0
  {
   NET 12052
   VTX 12150, 12151
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12188, 0, 0
  {
   NET 12048
   VTX 12152, 12153
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12189, 0, 0
  {
   NET 12050
   VTX 12154, 12155
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12190, 0, 0
  {
   NET 12053
   VTX 12156, 12157
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12191, 0, 0
  {
   NET 12055
   VTX 12158, 12159
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12192, 0, 0
  {
   NET 12057
   VTX 12160, 12161
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12193, 0, 0
  {
   NET 12057
   VTX 12162, 12163
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12194, 0, 0
  {
   NET 12060
   VTX 12164, 12165
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12195, 0, 0
  {
   NET 12060
   VTX 12166, 12167
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12196, 0, 0
  {
   NET 12063
   VTX 12168, 12169
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12197, 0, 0
  {
   NET 12063
   VTX 12170, 12171
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12198, 0, 0
  {
   NET 12066
   VTX 12172, 12173
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12199, 0, 0
  {
   NET 12068
   VTX 12174, 12175
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  12200, 0, 0
  {
   NET 12078
   VTX 12176, 12177
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  12201, 0, 0
  {
   NET 12079
   VTX 12178, 12179
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23067, 0, 0
  {
   TEXT "$#NAME"
   RECT (2476,810,3145,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23073
   ORIENTATION 2
  }
  VTX  23071, 0, 0
  {
   COORD (2360,820)
  }
  VTX  23072, 0, 0
  {
   COORD (2500,820)
  }
  BUS  23073, 0, 0
  {
   NET 31140
   VTX 23071, 23072
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23197, 0, 0
  {
   TEXT "$#NAME"
   RECT (198,710,873,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23206
   ORIENTATION 2
  }
  VTX  23204, 0, 0
  {
   COORD (980,720)
  }
  VTX  23205, 0, 0
  {
   COORD (840,720)
  }
  BUS  23206, 0, 0
  {
   NET 31136
   VTX 23204, 23205
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23228, 0, 0
  {
   TEXT "$#NAME"
   RECT (187,750,874,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23273
   ORIENTATION 2
  }
  VTX  23271, 0, 0
  {
   COORD (980,760)
  }
  VTX  23272, 0, 0
  {
   COORD (840,760)
  }
  BUS  23273, 0, 0
  {
   NET 31137
   VTX 23271, 23272
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23295, 0, 0
  {
   TEXT "$#NAME"
   RECT (205,630,874,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23301
   ORIENTATION 2
  }
  VTX  23299, 0, 0
  {
   COORD (980,640)
  }
  VTX  23300, 0, 0
  {
   COORD (840,640)
  }
  BUS  23301, 0, 0
  {
   NET 31135
   VTX 23299, 23300
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  23321, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2MAC_PKT_Resetn"
   }
  }
  TEXT  23323, 0, 0
  {
   TEXT "$#NAME"
   RECT (578,550,834,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23988
   ORIENTATION 2
  }
  VTX  23986, 0, 0
  {
   COORD (980,560)
  }
  VTX  23987, 0, 0
  {
   COORD (840,560)
  }
  WIRE  23988, 0, 0
  {
   NET 23321
   VTX 23986, 23987
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29402, 0, 0
  {
   TEXT "$#NAME"
   RECT (2513,470,2755,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29411
  }
  VTX  29409, 0, 0
  {
   COORD (2360,480)
  }
  VTX  29410, 0, 0
  {
   COORD (2500,480)
  }
  WIRE  29411, 0, 0
  {
   NET 29423
   VTX 29409, 29410
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  29423, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2MAC_PKT_Reset"
   }
  }
  NET BUS  31135, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_Data(C_S_AXI_MAC_PKT_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31136, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_Addr(C_S_AXI_MAC_PKT_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31137, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2MAC_PKT_BE((C_S_AXI_MAC_PKT_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31140, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="MAC_PKT2Bus_Data(C_S_AXI_MAC_PKT_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "PDI_PCP_AXI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  12973, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- PDI PCP AXI Slave\n"+
"C_S_AXI_PDI_PCP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_S_AXI_PDI_PCP_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_S_AXI_PDI_PCP_DATA_WIDTH : integer := 32;\n"+
"C_S_AXI_PDI_PCP_ADDR_WIDTH : integer := 32;\n"+
"C_S_AXI_PDI_PCP_USE_WSTRB : integer := 1;\n"+
"C_S_AXI_PDI_PCP_DPHASE_TIMEOUT : integer := 8;\n"+
""
   RECT (220,240,1260,680)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  12974, 0, 0
  {
   VARIABLES
   {
    #CONDITION="(C_GEN_PDI)"
    #GENERATE_KIND="IF"
    #LABEL="genPdiPcp"
   }
   AREA (1160,740,2200,1840)
   INSTANCES 13180
  }
  TEXT  12975, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1160,704,1702,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12974
  }
  INSTANCE  13180, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axi_lite_ipif"
    #GENERIC0="C_S_AXI_DATA_WIDTH : INTEGER range 32 to 32 := C_S_AXI_PDI_PCP_DATA_WIDTH"
    #GENERIC1="C_S_AXI_ADDR_WIDTH : INTEGER := C_S_AXI_PDI_PCP_ADDR_WIDTH"
    #GENERIC2="C_DPHASE_TIMEOUT : INTEGER range 0 to 512 := C_S_AXI_PDI_PCP_DPHASE_TIMEOUT"
    #GENERIC3="C_USE_WSTRB : INTEGER := C_S_AXI_PDI_PCP_USE_WSTRB"
    #GENERIC4="C_S_AXI_MIN_SIZE : STD_LOGIC_VECTOR(31 downto 0) := C_PDI_PCP_MINSIZE"
    #GENERIC5="C_FAMILY : STRING := C_FAMILY"
    #GENERIC6="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0=>1)"
    #GENERIC7="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_PDI_PCP_BASE,C_PDI_PCP_HIGH)"
    #LIBRARY="axi_lite_ipif_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="PDI_PCP_AXI_SINGLE_SLAVE"
    #SYMBOL="axi_lite_ipif"
   }
   COORD (1240,800)
   VERTEXES ( (4,13791), (8,13793), (12,13795), (16,13797), (20,13799), (24,13801), (28,13803), (32,13805), (2,13962), (6,13964), (10,13966), (14,13968), (18,13970), (22,13972), (26,13974), (30,13976), (34,13978), (38,13980), (42,13982), (36,14683), (40,14688), (48,14703), (50,14708), (54,14718), (56,14723), (58,14728), (44,22142), (46,22147), (52,22152), (64,22167) )
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 44,"#PIN_COMMENT",""
   PINPROP 44,"#PIN_STATE","0"
   PINPROP 42,"#PIN_COMMENT",""
   PINPROP 42,"#PIN_STATE","0"
   PINPROP 40,"#PIN_COMMENT",""
   PINPROP 40,"#PIN_STATE","0"
   PINPROP 62,"#PIN_COMMENT",""
   PINPROP 62,"#PIN_STATE","3"
   PINPROP 60,"#PIN_COMMENT",""
   PINPROP 60,"#PIN_STATE","3"
   PINPROP 38,"#PIN_COMMENT",""
   PINPROP 38,"#PIN_STATE","0"
   PINPROP 36,"#PIN_COMMENT",""
   PINPROP 36,"#PIN_STATE","0"
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_STATE","0"
   PINPROP 48,"#PIN_COMMENT",""
   PINPROP 48,"#PIN_STATE","0"
   PINPROP 46,"#PIN_COMMENT",""
   PINPROP 46,"#PIN_STATE","0"
   PINPROP 52,"#PIN_COMMENT",""
   PINPROP 52,"#PIN_STATE","0"
   PINPROP 50,"#PIN_COMMENT",""
   PINPROP 50,"#PIN_STATE","0"
   PINPROP 32,"#PIN_COMMENT",""
   PINPROP 32,"#PIN_STATE","0"
   PINPROP 30,"#PIN_COMMENT",""
   PINPROP 30,"#PIN_STATE","0"
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 58,"#PIN_COMMENT",""
   PINPROP 58,"#PIN_STATE","0"
   PINPROP 56,"#PIN_COMMENT",""
   PINPROP 56,"#PIN_STATE","0"
   PINPROP 54,"#PIN_COMMENT",""
   PINPROP 54,"#PIN_STATE","0"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_STATE","0"
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_STATE","0"
   PINPROP 64,"#PIN_COMMENT",""
   PINPROP 64,"#PIN_STATE","0"
   PINPROP 24,"#PIN_COMMENT",""
   PINPROP 24,"#PIN_STATE","0"
   PINPROP 28,"#PIN_COMMENT",""
   PINPROP 28,"#PIN_STATE","0"
   PINPROP 26,"#PIN_COMMENT",""
   PINPROP 26,"#PIN_STATE","0"
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 34,"#PIN_COMMENT",""
   PINPROP 34,"#PIN_STATE","0"
  }
  TEXT  13181, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1460,825,1874,860)
   ALIGN 8
   MARGINS (1,1)
   PARENT 13180
  }
  TEXT  13185, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1240,1520,1386,1555)
   MARGINS (1,1)
   PARENT 13180
  }
  TEXT  13189, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1180,1560,2186,1824)
   PARENT 13180
  }
  INSTANCE  13353, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_ACLK"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (1160,840)
   VERTEXES ( (2,13963) )
  }
  TEXT  13354, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (874,823,1089,858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13353
  }
  INSTANCE  13358, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_AWREADY"
    #SYMBOL="Output"
   }
   COORD (2220,840)
   VERTEXES ( (2,13792) )
  }
  TEXT  13359, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,823,2560,858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13358
  }
  INSTANCE  13363, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_ARESETN"
    #SYMBOL="Input"
    %SIGIS="\"Rst\""
   }
   COORD (1160,880)
   VERTEXES ( (2,13965) )
  }
  TEXT  13364, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (812,863,1089,898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13363
  }
  INSTANCE  13368, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_WREADY"
    #SYMBOL="Output"
   }
   COORD (2220,880)
   VERTEXES ( (2,13794) )
  }
  TEXT  13369, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,863,2541,898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13368
  }
  INSTANCE  13373, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_AWADDR(C_S_AXI_PDI_PCP_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1160,920)
   VERTEXES ( (2,13967) )
  }
  TEXT  13374, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (281,903,1089,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13373
  }
  INSTANCE  13378, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_BRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2220,920)
   VERTEXES ( (2,13796) )
  }
  TEXT  13379, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,903,2569,938)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13378
  }
  INSTANCE  13383, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_AWVALID"
    #SYMBOL="Input"
   }
   COORD (1160,960)
   VERTEXES ( (2,13969) )
  }
  TEXT  13384, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (818,943,1089,978)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13383
  }
  INSTANCE  13388, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_BVALID"
    #SYMBOL="Output"
   }
   COORD (2220,960)
   VERTEXES ( (2,13798) )
  }
  TEXT  13389, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,943,2513,978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13388
  }
  INSTANCE  13393, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_WDATA(C_S_AXI_PDI_PCP_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1160,1000)
   VERTEXES ( (2,13971) )
  }
  TEXT  13394, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (308,983,1089,1018)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13393
  }
  INSTANCE  13398, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_ARREADY"
    #SYMBOL="Output"
   }
   COORD (2220,1000)
   VERTEXES ( (2,13800) )
  }
  TEXT  13399, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,983,2551,1018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13398
  }
  INSTANCE  13403, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_WSTRB((C_S_AXI_PDI_PCP_DATA_WIDTH/8)-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1160,1040)
   VERTEXES ( (2,13973) )
  }
  TEXT  13404, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (264,1023,1089,1058)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13403
  }
  INSTANCE  13408, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_RDATA(C_S_AXI_PDI_PCP_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2220,1040)
   VERTEXES ( (2,13802) )
  }
  TEXT  13409, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,1023,3044,1058)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13408
  }
  INSTANCE  13413, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_WVALID"
    #SYMBOL="Input"
   }
   COORD (1160,1080)
   VERTEXES ( (2,13975) )
  }
  TEXT  13414, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (837,1063,1089,1098)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13413
  }
  INSTANCE  13418, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_RRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2220,1080)
   VERTEXES ( (2,13804) )
  }
  TEXT  13419, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,1063,2571,1098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13418
  }
  INSTANCE  13423, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_BREADY"
    #SYMBOL="Input"
   }
   COORD (1160,1120)
   VERTEXES ( (2,13977) )
  }
  TEXT  13424, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (831,1103,1089,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13423
  }
  INSTANCE  13428, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_RVALID"
    #SYMBOL="Output"
   }
   COORD (2220,1120)
   VERTEXES ( (2,13806) )
  }
  TEXT  13429, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2272,1103,2515,1138)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13428
  }
  INSTANCE  13433, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_PCP_ARADDR(C_S_AXI_PDI_PCP_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1160,1160)
   VERTEXES ( (2,13979) )
  }
  TEXT  13434, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (290,1143,1089,1178)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13433
  }
  INSTANCE  13443, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_ARVALID"
    #SYMBOL="Input"
   }
   COORD (1160,1200)
   VERTEXES ( (2,13981) )
  }
  TEXT  13444, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (827,1183,1089,1218)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13443
  }
  INSTANCE  13453, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_PCP_RREADY"
    #SYMBOL="Input"
   }
   COORD (1160,1240)
   VERTEXES ( (2,13983) )
  }
  TEXT  13454, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (829,1223,1089,1258)
   ALIGN 6
   MARGINS (1,1)
   PARENT 13453
  }
  NET WIRE  13684, 0, 0
  NET WIRE  13688, 0, 0
  NET WIRE  13696, 0, 0
  NET WIRE  13700, 0, 0
  NET WIRE  13712, 0, 0
  NET BUS  13716, 0, 0
  NET BUS  13717, 0, 0
  NET BUS  13718, 0, 0
  VTX  13791, 0, 0
  {
   COORD (2140,840)
  }
  VTX  13792, 0, 0
  {
   COORD (2220,840)
  }
  VTX  13793, 0, 0
  {
   COORD (2140,880)
  }
  VTX  13794, 0, 0
  {
   COORD (2220,880)
  }
  VTX  13795, 0, 0
  {
   COORD (2140,920)
  }
  VTX  13796, 0, 0
  {
   COORD (2220,920)
  }
  VTX  13797, 0, 0
  {
   COORD (2140,960)
  }
  VTX  13798, 0, 0
  {
   COORD (2220,960)
  }
  VTX  13799, 0, 0
  {
   COORD (2140,1000)
  }
  VTX  13800, 0, 0
  {
   COORD (2220,1000)
  }
  VTX  13801, 0, 0
  {
   COORD (2140,1040)
  }
  VTX  13802, 0, 0
  {
   COORD (2220,1040)
  }
  VTX  13803, 0, 0
  {
   COORD (2140,1080)
  }
  VTX  13804, 0, 0
  {
   COORD (2220,1080)
  }
  VTX  13805, 0, 0
  {
   COORD (2140,1120)
  }
  VTX  13806, 0, 0
  {
   COORD (2220,1120)
  }
  WIRE  13807, 0, 0
  {
   NET 13684
   VTX 13791, 13792
  }
  WIRE  13808, 0, 0
  {
   NET 13688
   VTX 13793, 13794
  }
  BUS  13809, 0, 0
  {
   NET 13717
   VTX 13795, 13796
  }
  WIRE  13810, 0, 0
  {
   NET 13696
   VTX 13797, 13798
  }
  WIRE  13811, 0, 0
  {
   NET 13700
   VTX 13799, 13800
  }
  BUS  13812, 0, 0
  {
   NET 13718
   VTX 13801, 13802
  }
  BUS  13813, 0, 0
  {
   NET 13716
   VTX 13803, 13804
  }
  WIRE  13814, 0, 0
  {
   NET 13712
   VTX 13805, 13806
  }
  NET WIRE  13815, 0, 0
  NET WIRE  13819, 0, 0
  NET WIRE  13827, 0, 0
  NET WIRE  13839, 0, 0
  NET WIRE  13843, 0, 0
  NET WIRE  13851, 0, 0
  NET WIRE  13855, 0, 0
  NET BUS  13859, 0, 0
  NET BUS  13860, 0, 0
  NET BUS  13861, 0, 0
  NET BUS  13862, 0, 0
  VTX  13962, 0, 0
  {
   COORD (1240,840)
  }
  VTX  13963, 0, 0
  {
   COORD (1160,840)
  }
  VTX  13964, 0, 0
  {
   COORD (1240,880)
  }
  VTX  13965, 0, 0
  {
   COORD (1160,880)
  }
  VTX  13966, 0, 0
  {
   COORD (1240,920)
  }
  VTX  13967, 0, 0
  {
   COORD (1160,920)
  }
  VTX  13968, 0, 0
  {
   COORD (1240,960)
  }
  VTX  13969, 0, 0
  {
   COORD (1160,960)
  }
  VTX  13970, 0, 0
  {
   COORD (1240,1000)
  }
  VTX  13971, 0, 0
  {
   COORD (1160,1000)
  }
  VTX  13972, 0, 0
  {
   COORD (1240,1040)
  }
  VTX  13973, 0, 0
  {
   COORD (1160,1040)
  }
  VTX  13974, 0, 0
  {
   COORD (1240,1080)
  }
  VTX  13975, 0, 0
  {
   COORD (1160,1080)
  }
  VTX  13976, 0, 0
  {
   COORD (1240,1120)
  }
  VTX  13977, 0, 0
  {
   COORD (1160,1120)
  }
  VTX  13978, 0, 0
  {
   COORD (1240,1160)
  }
  VTX  13979, 0, 0
  {
   COORD (1160,1160)
  }
  VTX  13980, 0, 0
  {
   COORD (1240,1200)
  }
  VTX  13981, 0, 0
  {
   COORD (1160,1200)
  }
  VTX  13982, 0, 0
  {
   COORD (1240,1240)
  }
  VTX  13983, 0, 0
  {
   COORD (1160,1240)
  }
  WIRE  13984, 0, 0
  {
   NET 13815
   VTX 13962, 13963
  }
  WIRE  13985, 0, 0
  {
   NET 13819
   VTX 13964, 13965
  }
  BUS  13986, 0, 0
  {
   NET 13859
   VTX 13966, 13967
  }
  WIRE  13987, 0, 0
  {
   NET 13827
   VTX 13968, 13969
  }
  BUS  13988, 0, 0
  {
   NET 13861
   VTX 13970, 13971
  }
  BUS  13989, 0, 0
  {
   NET 13862
   VTX 13972, 13973
  }
  WIRE  13990, 0, 0
  {
   NET 13839
   VTX 13974, 13975
  }
  WIRE  13991, 0, 0
  {
   NET 13843
   VTX 13976, 13977
  }
  BUS  13992, 0, 0
  {
   NET 13860
   VTX 13978, 13979
  }
  WIRE  13993, 0, 0
  {
   NET 13851
   VTX 13980, 13981
  }
  WIRE  13994, 0, 0
  {
   NET 13855
   VTX 13982, 13983
  }
  VTX  14683, 0, 0
  {
   COORD (2140,1160)
  }
  VTX  14684, 0, 0
  {
   COORD (2280,1160)
  }
  WIRE  14686, 0, 0
  {
   NET 14804
   VTX 14683, 14684
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14688, 0, 0
  {
   COORD (2140,1200)
  }
  VTX  14689, 0, 0
  {
   COORD (2280,1200)
  }
  WIRE  14691, 0, 0
  {
   NET 14805
   VTX 14688, 14689
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14703, 0, 0
  {
   COORD (2140,1280)
  }
  VTX  14704, 0, 0
  {
   COORD (2280,1280)
  }
  WIRE  14706, 0, 0
  {
   NET 14807
   VTX 14703, 14704
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14708, 0, 0
  {
   COORD (1240,1320)
  }
  VTX  14709, 0, 0
  {
   COORD (1100,1320)
  }
  WIRE  14711, 0, 0
  {
   NET 14801
   VTX 14708, 14709
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14718, 0, 0
  {
   COORD (1240,1360)
  }
  VTX  14719, 0, 0
  {
   COORD (1100,1360)
  }
  WIRE  14721, 0, 0
  {
   NET 14802
   VTX 14718, 14719
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14723, 0, 0
  {
   COORD (2140,1360)
  }
  VTX  14724, 0, 0
  {
   COORD (2280,1360)
  }
  BUS  14726, 0, 0
  {
   NET 15077
   VTX 14723, 14724
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  14728, 0, 0
  {
   COORD (1240,1400)
  }
  VTX  14729, 0, 0
  {
   COORD (1100,1400)
  }
  WIRE  14731, 0, 0
  {
   NET 14803
   VTX 14728, 14729
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  14748, 0, 0
  {
   TEXT "$#NAME"
   RECT (2303,1150,2509,1179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14686
  }
  TEXT  14752, 0, 0
  {
   TEXT "$#NAME"
   RECT (2303,1190,2550,1219)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14691
  }
  TEXT  14764, 0, 0
  {
   TEXT "$#NAME"
   RECT (2303,1270,2531,1299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14706
  }
  TEXT  14768, 0, 0
  {
   TEXT "$#NAME"
   RECT (852,1310,1093,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14711
  }
  TEXT  14776, 0, 0
  {
   TEXT "$#NAME"
   RECT (852,1350,1093,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14721
  }
  TEXT  14780, 0, 0
  {
   TEXT "$#NAME"
   RECT (2303,1350,2556,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14726
  }
  TEXT  14784, 0, 0
  {
   TEXT "$#NAME"
   RECT (869,1390,1093,1419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14731
  }
  NET WIRE  14801, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_WrAck"
   }
  }
  NET WIRE  14802, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_RdAck"
   }
  }
  NET WIRE  14803, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_Error"
   }
  }
  NET WIRE  14804, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Clk"
   }
  }
  NET WIRE  14805, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Resetn"
   }
  }
  NET WIRE  14807, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_RNW"
   }
  }
  NET BUS  15077, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  22142, 0, 0
  {
   COORD (2140,1240)
  }
  VTX  22143, 0, 0
  {
   COORD (2280,1240)
  }
  BUS  22145, 0, 0
  {
   NET 31141
   VTX 22142, 22143
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22147, 0, 0
  {
   COORD (1240,1280)
  }
  VTX  22148, 0, 0
  {
   COORD (1100,1280)
  }
  BUS  22150, 0, 0
  {
   NET 31142
   VTX 22147, 22148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22152, 0, 0
  {
   COORD (2140,1320)
  }
  VTX  22153, 0, 0
  {
   COORD (2280,1320)
  }
  BUS  22155, 0, 0
  {
   NET 31143
   VTX 22152, 22153
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22167, 0, 0
  {
   COORD (2140,1480)
  }
  VTX  22168, 0, 0
  {
   COORD (2280,1480)
  }
  BUS  22170, 0, 0
  {
   NET 31144
   VTX 22167, 22168
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22172, 0, 0
  {
   TEXT "$#NAME"
   RECT (2264,1230,2921,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22145
  }
  TEXT  22176, 0, 0
  {
   TEXT "$#NAME"
   RECT (481,1270,1132,1299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22150
  }
  TEXT  22180, 0, 0
  {
   TEXT "$#NAME"
   RECT (2264,1310,2933,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22155
  }
  TEXT  22192, 0, 0
  {
   TEXT "$#NAME"
   RECT (2264,1470,2915,1499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22170
  }
  NET BUS  31141, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_Addr(C_S_AXI_PDI_PCP_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31142, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="PDI_PCP2Bus_Data(C_S_AXI_PDI_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31143, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_BE((C_S_AXI_PDI_PCP_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31144, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_Data(C_S_AXI_PDI_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "PDI_PCP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  14811, 0, 0
  {
   TEXT "$#NAME"
   RECT (626,571,832,600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14966
   ORIENTATION 2
  }
  TEXT  14817, 0, 0
  {
   TEXT "$#NAME"
   RECT (604,651,832,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14969
   ORIENTATION 2
  }
  TEXT  14821, 0, 0
  {
   TEXT "$#NAME"
   RECT (579,731,832,760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14971
   ORIENTATION 2
  }
  TEXT  14825, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,1051,2714,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14973
   ORIENTATION 2
  }
  TEXT  14827, 0, 0
  {
   TEXT "$#NAME"
   RECT (620,850,832,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14974
  }
  TEXT  14829, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,731,2653,760)
   ALIGN 10
   MARGINS (1,1)
   PARENT 14975
   ORIENTATION 2
  }
  TEXT  14831, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,651,2593,680)
   ALIGN 10
   MARGINS (1,1)
   PARENT 14976
   ORIENTATION 2
  }
  TEXT  14833, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,691,2595,720)
   ALIGN 10
   MARGINS (1,1)
   PARENT 14977
   ORIENTATION 2
  }
  TEXT  14835, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,771,2713,800)
   ALIGN 10
   MARGINS (1,1)
   PARENT 14978
   ORIENTATION 2
  }
  TEXT  14837, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,811,2693,840)
   ALIGN 10
   MARGINS (1,1)
   PARENT 14979
   ORIENTATION 2
  }
  TEXT  14839, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,611,2704,640)
   ALIGN 10
   MARGINS (1,1)
   PARENT 14980
   ORIENTATION 2
  }
  TEXT  14841, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,565,2564,594)
   ALIGN 6
   MARGINS (1,1)
   PARENT 14981
   ORIENTATION 2
  }
  TEXT  14843, 0, 0
  {
   TEXT "$#NAME"
   RECT (654,1090,832,1119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14982
  }
  TEXT  14845, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,1011,2731,1040)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14983
   ORIENTATION 2
  }
  TEXT  14847, 0, 0
  {
   TEXT "$#NAME"
   RECT (2490,971,2731,1000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 14984
   ORIENTATION 2
  }
  TEXT  14849, 0, 0
  {
   TEXT "$#NAME"
   RECT (729,1010,832,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14985
  }
  TEXT  14851, 0, 0
  {
   TEXT "$#NAME"
   RECT (727,1050,832,1079)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14986
  }
  TEXT  14853, 0, 0
  {
   TEXT "$#NAME"
   RECT (669,970,832,999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14987
  }
  SIGNALASSIGN  14855, 0, 0
  {
   LABEL "pdi_pcp_to_bus"
   TEXT 
"--pdi_pcp assignments\n"+
"clkPcp <= Bus2PDI_PCP_Clk;\n"+
"Bus2PDI_PCP_Reset <= not Bus2PDI_PCP_Resetn;\n"+
"pcp_writedata <= Bus2PDI_PCP_Data;\n"+
"--\tBus2MAC_PKT_Data(7 downto 0) & Bus2MAC_PKT_Data(15 downto 8) &\n"+
"--\tBus2MAC_PKT_Data(23 downto 16) & Bus2MAC_PKT_Data(31 downto 24);\n"+
"pcp_read <= Bus2PDI_PCP_RNW;\n"+
"pcp_write <= not Bus2PDI_PCP_RNW;\n"+
"pcp_chipselect <= Bus2PDI_PCP_CS(0);\n"+
"pcp_byteenable <= Bus2PDI_PCP_BE;\n"+
"pcp_address <= Bus2PDI_PCP_Addr(14 downto 2);\n"+
"\n"+
"PDI_PCP2Bus_Data <= pcp_readdata;\n"+
"PDI_PCP2Bus_RdAck <= pcp_chipselect and pcp_read and not pcp_waitrequest;\n"+
"PDI_PCP2Bus_WrAck <= pcp_chipselect and pcp_write and not pcp_waitrequest;\n"+
"PDI_PCP2Bus_Error <= '0';"
   RECT (960,520,2340,1180)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  14923, 14929, 14933, 14936, 14939, 14940, 14942, 14944, 14946, 14948, 14950, 14952, 14955, 14956, 14958, 14961, 14963, 14965, 23127, 23476, 23504, 23532, 23560, 29419 )
  }
  NET WIRE  14878, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Clk"
   }
  }
  NET WIRE  14880, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_RNW"
   }
  }
  NET BUS  14881, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  14884, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_RdAck"
   }
  }
  NET WIRE  14885, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_WrAck"
   }
  }
  NET WIRE  14886, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_PCP2Bus_Error"
   }
  }
  NET WIRE  14888, 0, 0
  {
   VARIABLES
   {
    #NAME="clkPcp"
   }
  }
  NET BUS  14889, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_writedata(31:0)"
   }
  }
  NET WIRE  14890, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_read"
   }
  }
  NET WIRE  14891, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_write"
   }
  }
  NET WIRE  14892, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_chipselect"
   }
  }
  NET BUS  14893, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_byteenable(3:0)"
   }
  }
  NET BUS  14894, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_readdata(31:0)"
   }
  }
  NET WIRE  14895, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_waitrequest"
   }
  }
  NET BUS  14917, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_address(12:0)"
   }
  }
  GENERATE  14920, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_GEN_PDI"
    #GENERATE_KIND="IF"
    #LABEL="genPcpPdiLink"
   }
   AREA (220,380,3080,1260)
   ASSIGNMENTS 14855
  }
  TEXT  14921, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (220,344,795,379)
   ALIGN 8
   MARGINS (1,1)
   PARENT 14920
  }
  VTX  14922, 0, 0
  {
   COORD (840,580)
  }
  VTX  14923, 0, 0
  {
   COORD (960,580)
  }
  VTX  14928, 0, 0
  {
   COORD (840,660)
  }
  VTX  14929, 0, 0
  {
   COORD (960,660)
  }
  VTX  14932, 0, 0
  {
   COORD (840,740)
  }
  VTX  14933, 0, 0
  {
   COORD (960,740)
  }
  VTX  14936, 0, 0
  {
   COORD (2340,1060)
  }
  VTX  14937, 0, 0
  {
   COORD (2480,1060)
  }
  VTX  14938, 0, 0
  {
   COORD (840,860)
  }
  VTX  14939, 0, 0
  {
   COORD (960,860)
  }
  VTX  14940, 0, 0
  {
   COORD (2340,740)
  }
  VTX  14941, 0, 0
  {
   COORD (2480,740)
  }
  VTX  14942, 0, 0
  {
   COORD (2340,660)
  }
  VTX  14943, 0, 0
  {
   COORD (2480,660)
  }
  VTX  14944, 0, 0
  {
   COORD (2340,700)
  }
  VTX  14945, 0, 0
  {
   COORD (2480,700)
  }
  VTX  14946, 0, 0
  {
   COORD (2340,780)
  }
  VTX  14947, 0, 0
  {
   COORD (2480,780)
  }
  VTX  14948, 0, 0
  {
   COORD (2340,820)
  }
  VTX  14949, 0, 0
  {
   COORD (2480,820)
  }
  VTX  14950, 0, 0
  {
   COORD (2340,620)
  }
  VTX  14951, 0, 0
  {
   COORD (2480,620)
  }
  VTX  14952, 0, 0
  {
   COORD (2340,580)
  }
  VTX  14953, 0, 0
  {
   COORD (2480,580)
  }
  VTX  14954, 0, 0
  {
   COORD (840,1100)
  }
  VTX  14955, 0, 0
  {
   COORD (960,1100)
  }
  VTX  14956, 0, 0
  {
   COORD (2340,1020)
  }
  VTX  14957, 0, 0
  {
   COORD (2480,1020)
  }
  VTX  14958, 0, 0
  {
   COORD (2340,980)
  }
  VTX  14959, 0, 0
  {
   COORD (2480,980)
  }
  VTX  14960, 0, 0
  {
   COORD (840,1020)
  }
  VTX  14961, 0, 0
  {
   COORD (960,1020)
  }
  VTX  14962, 0, 0
  {
   COORD (840,1060)
  }
  VTX  14963, 0, 0
  {
   COORD (960,1060)
  }
  VTX  14964, 0, 0
  {
   COORD (834,980)
  }
  VTX  14965, 0, 0
  {
   COORD (960,980)
  }
  WIRE  14966, 0, 0
  {
   NET 14878
   VTX 14922, 14923
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14969, 0, 0
  {
   NET 14880
   VTX 14928, 14929
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  14971, 0, 0
  {
   NET 14881
   VTX 14932, 14933
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14973, 0, 0
  {
   NET 14886
   VTX 14936, 14937
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  14974, 0, 0
  {
   NET 14894
   VTX 14938, 14939
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14975, 0, 0
  {
   NET 14892
   VTX 14940, 14941
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14976, 0, 0
  {
   NET 14890
   VTX 14942, 14943
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14977, 0, 0
  {
   NET 14891
   VTX 14944, 14945
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  14978, 0, 0
  {
   NET 14893
   VTX 14946, 14947
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  14979, 0, 0
  {
   NET 14917
   VTX 14948, 14949
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  14980, 0, 0
  {
   NET 14889
   VTX 14950, 14951
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14981, 0, 0
  {
   NET 14888
   VTX 14952, 14953
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14982, 0, 0
  {
   NET 14895
   VTX 14954, 14955
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14983, 0, 0
  {
   NET 14885
   VTX 14956, 14957
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14984, 0, 0
  {
   NET 14884
   VTX 14958, 14959
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14985, 0, 0
  {
   NET 14890
   VTX 14960, 14961
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14986, 0, 0
  {
   NET 14891
   VTX 14962, 14963
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  14987, 0, 0
  {
   NET 14892
   VTX 14964, 14965
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23123, 0, 0
  {
   TEXT "$#NAME"
   RECT (2449,870,3100,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23129
   ORIENTATION 2
  }
  VTX  23127, 0, 0
  {
   COORD (2340,880)
  }
  VTX  23128, 0, 0
  {
   COORD (2480,880)
  }
  BUS  23129, 0, 0
  {
   NET 31148
   VTX 23127, 23128
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23472, 0, 0
  {
   TEXT "$#NAME"
   RECT (179,610,836,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23478
   ORIENTATION 2
  }
  VTX  23476, 0, 0
  {
   COORD (960,620)
  }
  VTX  23477, 0, 0
  {
   COORD (820,620)
  }
  BUS  23478, 0, 0
  {
   NET 31145
   VTX 23476, 23477
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23500, 0, 0
  {
   TEXT "$#NAME"
   RECT (168,690,837,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23506
   ORIENTATION 2
  }
  VTX  23504, 0, 0
  {
   COORD (960,700)
  }
  VTX  23505, 0, 0
  {
   COORD (820,700)
  }
  BUS  23506, 0, 0
  {
   NET 31146
   VTX 23504, 23505
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23528, 0, 0
  {
   TEXT "$#NAME"
   RECT (186,770,837,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23534
   ORIENTATION 2
  }
  VTX  23532, 0, 0
  {
   COORD (960,780)
  }
  VTX  23533, 0, 0
  {
   COORD (820,780)
  }
  BUS  23534, 0, 0
  {
   NET 31147
   VTX 23532, 23533
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  23554, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_PCP_Resetn"
   }
  }
  TEXT  23556, 0, 0
  {
   TEXT "$#NAME"
   RECT (550,530,797,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23562
   ORIENTATION 2
  }
  VTX  23560, 0, 0
  {
   COORD (960,540)
  }
  VTX  23561, 0, 0
  {
   COORD (820,540)
  }
  WIRE  23562, 0, 0
  {
   NET 23554
   VTX 23560, 23561
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29412, 0, 0
  {
   TEXT "$#NAME"
   RECT (2510,530,2743,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29421
  }
  VTX  29419, 0, 0
  {
   COORD (2340,540)
  }
  VTX  29420, 0, 0
  {
   COORD (2480,540)
  }
  WIRE  29421, 0, 0
  {
   NET 29422
   VTX 29419, 29420
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  29422, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2PDI_PCP_Reset"
   }
  }
  NET BUS  31145, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_Addr(C_S_AXI_PDI_PCP_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31146, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_BE((C_S_AXI_PDI_PCP_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31147, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_PCP_Data(C_S_AXI_PDI_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31148, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="PDI_PCP2Bus_Data(C_S_AXI_PDI_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "PDI_AP_AXI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  15367, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- PDI AP AXI Slave\n"+
"C_S_AXI_PDI_AP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_S_AXI_PDI_AP_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_S_AXI_PDI_AP_DATA_WIDTH : integer := 32;\n"+
"C_S_AXI_PDI_AP_ADDR_WIDTH : integer := 32;\n"+
"C_S_AXI_PDI_AP_USE_WSTRB : integer := 1;\n"+
"C_S_AXI_PDI_AP_DPHASE_TIMEOUT : integer := 8;\n"+
""
   RECT (240,240,1280,680)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  15368, 0, 0
  {
   VARIABLES
   {
    #CONDITION="(C_GEN_PLB_BUS_IF)"
    #GENERATE_KIND="IF"
    #LABEL="genPdiAp"
   }
   AREA (1100,741,2080,2080)
   INSTANCES 15574
  }
  TEXT  15369, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1100,705,1750,740)
   ALIGN 8
   MARGINS (1,1)
   PARENT 15368
  }
  INSTANCE  15574, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axi_lite_ipif"
    #GENERIC0="C_S_AXI_DATA_WIDTH : INTEGER range 32 to 32 := C_S_AXI_PDI_AP_DATA_WIDTH"
    #GENERIC1="C_FAMILY : STRING := C_FAMILY"
    #GENERIC2="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0=>1)"
    #GENERIC3="C_S_AXI_MIN_SIZE : STD_LOGIC_VECTOR(31 downto 0) := C_PDI_AP_MINSIZE"
    #GENERIC4="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_PDI_AP_BASE,C_PDI_AP_HIGH)"
    #GENERIC5="C_DPHASE_TIMEOUT : INTEGER range 0 to 512 := C_S_AXI_PDI_AP_DPHASE_TIMEOUT"
    #GENERIC6="C_USE_WSTRB : INTEGER := C_S_AXI_PDI_AP_USE_WSTRB"
    #GENERIC7="C_S_AXI_ADDR_WIDTH : INTEGER := C_S_AXI_PDI_AP_ADDR_WIDTH"
    #LIBRARY="axi_lite_ipif_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="PDI_AP_AXI_SINGLE_SLAVE"
    #SYMBOL="axi_lite_ipif"
   }
   COORD (1140,860)
   VERTEXES ( (36,16079), (40,16084), (48,16099), (50,16104), (54,16114), (56,16119), (58,16124), (2,16409), (6,16411), (10,16413), (14,16415), (18,16417), (22,16419), (26,16421), (30,16423), (34,16425), (38,16427), (42,16429), (4,16573), (8,16575), (12,16577), (16,16579), (20,16581), (24,16583), (28,16585), (32,16587), (44,22203), (46,22208), (52,22213), (64,22228) )
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 64,"#PIN_COMMENT",""
   PINPROP 64,"#PIN_STATE","0"
   PINPROP 62,"#PIN_COMMENT",""
   PINPROP 62,"#PIN_STATE","3"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_STATE","0"
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_STATE","0"
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 40,"#PIN_COMMENT",""
   PINPROP 40,"#PIN_STATE","0"
   PINPROP 38,"#PIN_COMMENT",""
   PINPROP 38,"#PIN_STATE","0"
   PINPROP 46,"#PIN_COMMENT",""
   PINPROP 46,"#PIN_STATE","0"
   PINPROP 44,"#PIN_COMMENT",""
   PINPROP 44,"#PIN_STATE","0"
   PINPROP 42,"#PIN_COMMENT",""
   PINPROP 42,"#PIN_STATE","0"
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 32,"#PIN_COMMENT",""
   PINPROP 32,"#PIN_STATE","0"
   PINPROP 56,"#PIN_COMMENT",""
   PINPROP 56,"#PIN_STATE","0"
   PINPROP 54,"#PIN_COMMENT",""
   PINPROP 54,"#PIN_STATE","0"
   PINPROP 52,"#PIN_COMMENT",""
   PINPROP 52,"#PIN_STATE","0"
   PINPROP 24,"#PIN_COMMENT",""
   PINPROP 24,"#PIN_STATE","0"
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_STATE","0"
   PINPROP 28,"#PIN_COMMENT",""
   PINPROP 28,"#PIN_STATE","0"
   PINPROP 60,"#PIN_COMMENT",""
   PINPROP 60,"#PIN_STATE","3"
   PINPROP 58,"#PIN_COMMENT",""
   PINPROP 58,"#PIN_STATE","0"
   PINPROP 26,"#PIN_COMMENT",""
   PINPROP 26,"#PIN_STATE","0"
   PINPROP 50,"#PIN_COMMENT",""
   PINPROP 50,"#PIN_STATE","0"
   PINPROP 48,"#PIN_COMMENT",""
   PINPROP 48,"#PIN_STATE","0"
   PINPROP 36,"#PIN_COMMENT",""
   PINPROP 36,"#PIN_STATE","0"
   PINPROP 30,"#PIN_COMMENT",""
   PINPROP 30,"#PIN_STATE","0"
   PINPROP 34,"#PIN_COMMENT",""
   PINPROP 34,"#PIN_STATE","0"
  }
  TEXT  15575, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,824,1533,859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 15574
  }
  TEXT  15579, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1140,1580,1286,1615)
   MARGINS (1,1)
   PARENT 15574
  }
  TEXT  15583, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1140,1616,2104,1880)
   PARENT 15574
  }
  INSTANCE  15747, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_ACLK"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (1040,900)
   VERTEXES ( (2,16410) )
  }
  TEXT  15748, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (795,883,989,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15747
  }
  INSTANCE  15752, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_AWREADY"
    #SYMBOL="Output"
   }
   COORD (2140,900)
   VERTEXES ( (2,16574) )
  }
  TEXT  15753, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,883,2459,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15752
  }
  INSTANCE  15757, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_ARESETN"
    #SYMBOL="Input"
    %SIGIS="\"Rst\""
   }
   COORD (1040,940)
   VERTEXES ( (2,16412) )
  }
  TEXT  15758, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (733,923,989,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15757
  }
  INSTANCE  15762, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_WREADY"
    #SYMBOL="Output"
   }
   COORD (2140,940)
   VERTEXES ( (2,16576) )
  }
  TEXT  15763, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,923,2440,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15762
  }
  INSTANCE  15767, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_AWADDR(C_S_AXI_PDI_AP_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1040,980)
   VERTEXES ( (2,16414) )
  }
  TEXT  15768, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (223,963,989,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15767
  }
  INSTANCE  15772, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_BRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2140,980)
   VERTEXES ( (2,16578) )
  }
  TEXT  15773, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,963,2468,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15772
  }
  INSTANCE  15777, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_AWVALID"
    #SYMBOL="Input"
   }
   COORD (1040,1020)
   VERTEXES ( (2,16416) )
  }
  TEXT  15778, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (739,1003,989,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15777
  }
  INSTANCE  15782, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_BVALID"
    #SYMBOL="Output"
   }
   COORD (2140,1020)
   VERTEXES ( (2,16580) )
  }
  TEXT  15783, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,1003,2412,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15782
  }
  INSTANCE  15787, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_WDATA(C_S_AXI_PDI_AP_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1040,1060)
   VERTEXES ( (2,16418) )
  }
  TEXT  15788, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (250,1043,989,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15787
  }
  INSTANCE  15792, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_ARREADY"
    #SYMBOL="Output"
   }
   COORD (2140,1060)
   VERTEXES ( (2,16582) )
  }
  TEXT  15793, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,1043,2450,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15792
  }
  INSTANCE  15797, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_WSTRB((C_S_AXI_PDI_AP_DATA_WIDTH/8)-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1040,1100)
   VERTEXES ( (2,16420) )
  }
  TEXT  15798, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (206,1083,989,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15797
  }
  INSTANCE  15802, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_RDATA(C_S_AXI_PDI_AP_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2140,1100)
   VERTEXES ( (2,16584) )
  }
  TEXT  15803, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,1083,2922,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15802
  }
  INSTANCE  15807, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_WVALID"
    #SYMBOL="Input"
   }
   COORD (1040,1140)
   VERTEXES ( (2,16422) )
  }
  TEXT  15808, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (758,1123,989,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15807
  }
  INSTANCE  15812, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_RRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2140,1140)
   VERTEXES ( (2,16586) )
  }
  TEXT  15813, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,1123,2470,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15812
  }
  INSTANCE  15817, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_BREADY"
    #SYMBOL="Input"
   }
   COORD (1040,1180)
   VERTEXES ( (2,16424) )
  }
  TEXT  15818, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (752,1163,989,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15817
  }
  INSTANCE  15822, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_RVALID"
    #SYMBOL="Output"
   }
   COORD (2140,1180)
   VERTEXES ( (2,16588) )
  }
  TEXT  15823, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2192,1163,2414,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 15822
  }
  INSTANCE  15827, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="PDI_AP_ARADDR(C_S_AXI_PDI_AP_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1040,1220)
   VERTEXES ( (2,16426) )
  }
  TEXT  15828, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (232,1203,989,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15827
  }
  INSTANCE  15837, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_ARVALID"
    #SYMBOL="Input"
   }
   COORD (1040,1260)
   VERTEXES ( (2,16428) )
  }
  TEXT  15838, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (748,1243,989,1278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15837
  }
  INSTANCE  15847, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="PDI_AP_RREADY"
    #SYMBOL="Input"
   }
   COORD (1040,1300)
   VERTEXES ( (2,16430) )
  }
  TEXT  15848, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (750,1283,989,1318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15847
  }
  VTX  16079, 0, 0
  {
   COORD (2040,1220)
  }
  VTX  16080, 0, 0
  {
   COORD (2180,1220)
  }
  WIRE  16082, 0, 0
  {
   NET 16200
   VTX 16079, 16080
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16084, 0, 0
  {
   COORD (2040,1260)
  }
  VTX  16085, 0, 0
  {
   COORD (2180,1260)
  }
  WIRE  16087, 0, 0
  {
   NET 16201
   VTX 16084, 16085
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16099, 0, 0
  {
   COORD (2040,1340)
  }
  VTX  16100, 0, 0
  {
   COORD (2180,1340)
  }
  WIRE  16102, 0, 0
  {
   NET 16203
   VTX 16099, 16100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16104, 0, 0
  {
   COORD (1140,1380)
  }
  VTX  16105, 0, 0
  {
   COORD (1000,1380)
  }
  WIRE  16107, 0, 0
  {
   NET 16197
   VTX 16104, 16105
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16114, 0, 0
  {
   COORD (1140,1420)
  }
  VTX  16115, 0, 0
  {
   COORD (1000,1420)
  }
  WIRE  16117, 0, 0
  {
   NET 16198
   VTX 16114, 16115
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16119, 0, 0
  {
   COORD (2040,1420)
  }
  VTX  16120, 0, 0
  {
   COORD (2180,1420)
  }
  BUS  16122, 0, 0
  {
   NET 16208
   VTX 16119, 16120
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  16124, 0, 0
  {
   COORD (1140,1460)
  }
  VTX  16125, 0, 0
  {
   COORD (1000,1460)
  }
  WIRE  16127, 0, 0
  {
   NET 16199
   VTX 16124, 16125
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  16144, 0, 0
  {
   TEXT "$#NAME"
   RECT (2201,1210,2389,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16082
  }
  TEXT  16148, 0, 0
  {
   TEXT "$#NAME"
   RECT (2201,1250,2430,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16087
  }
  TEXT  16160, 0, 0
  {
   TEXT "$#NAME"
   RECT (2201,1330,2411,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16102
  }
  TEXT  16164, 0, 0
  {
   TEXT "$#NAME"
   RECT (772,1370,995,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16107
  }
  TEXT  16172, 0, 0
  {
   TEXT "$#NAME"
   RECT (772,1410,995,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16117
  }
  TEXT  16176, 0, 0
  {
   TEXT "$#NAME"
   RECT (2201,1410,2436,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16122
  }
  TEXT  16180, 0, 0
  {
   TEXT "$#NAME"
   RECT (789,1450,995,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16127
  }
  NET WIRE  16197, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_WrAck"
   }
  }
  NET WIRE  16198, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_RdAck"
   }
  }
  NET WIRE  16199, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_Error"
   }
  }
  NET WIRE  16200, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Clk"
   }
  }
  NET WIRE  16201, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Resetn"
   }
  }
  NET WIRE  16203, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_RNW"
   }
  }
  NET BUS  16208, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16229, 0, 0
  NET WIRE  16233, 0, 0
  NET WIRE  16241, 0, 0
  NET WIRE  16253, 0, 0
  NET WIRE  16257, 0, 0
  NET WIRE  16265, 0, 0
  NET WIRE  16269, 0, 0
  NET BUS  16273, 0, 0
  NET BUS  16274, 0, 0
  NET BUS  16275, 0, 0
  NET BUS  16276, 0, 0
  VTX  16409, 0, 0
  {
   COORD (1140,900)
  }
  VTX  16410, 0, 0
  {
   COORD (1040,900)
  }
  VTX  16411, 0, 0
  {
   COORD (1140,940)
  }
  VTX  16412, 0, 0
  {
   COORD (1040,940)
  }
  VTX  16413, 0, 0
  {
   COORD (1140,980)
  }
  VTX  16414, 0, 0
  {
   COORD (1040,980)
  }
  VTX  16415, 0, 0
  {
   COORD (1140,1020)
  }
  VTX  16416, 0, 0
  {
   COORD (1040,1020)
  }
  VTX  16417, 0, 0
  {
   COORD (1140,1060)
  }
  VTX  16418, 0, 0
  {
   COORD (1040,1060)
  }
  VTX  16419, 0, 0
  {
   COORD (1140,1100)
  }
  VTX  16420, 0, 0
  {
   COORD (1040,1100)
  }
  VTX  16421, 0, 0
  {
   COORD (1140,1140)
  }
  VTX  16422, 0, 0
  {
   COORD (1040,1140)
  }
  VTX  16423, 0, 0
  {
   COORD (1140,1180)
  }
  VTX  16424, 0, 0
  {
   COORD (1040,1180)
  }
  VTX  16425, 0, 0
  {
   COORD (1140,1220)
  }
  VTX  16426, 0, 0
  {
   COORD (1040,1220)
  }
  VTX  16427, 0, 0
  {
   COORD (1140,1260)
  }
  VTX  16428, 0, 0
  {
   COORD (1040,1260)
  }
  VTX  16429, 0, 0
  {
   COORD (1140,1300)
  }
  VTX  16430, 0, 0
  {
   COORD (1040,1300)
  }
  WIRE  16431, 0, 0
  {
   NET 16229
   VTX 16409, 16410
  }
  WIRE  16432, 0, 0
  {
   NET 16233
   VTX 16411, 16412
  }
  BUS  16433, 0, 0
  {
   NET 16273
   VTX 16413, 16414
  }
  WIRE  16434, 0, 0
  {
   NET 16241
   VTX 16415, 16416
  }
  BUS  16435, 0, 0
  {
   NET 16275
   VTX 16417, 16418
  }
  BUS  16436, 0, 0
  {
   NET 16276
   VTX 16419, 16420
  }
  WIRE  16437, 0, 0
  {
   NET 16253
   VTX 16421, 16422
  }
  WIRE  16438, 0, 0
  {
   NET 16257
   VTX 16423, 16424
  }
  BUS  16439, 0, 0
  {
   NET 16274
   VTX 16425, 16426
  }
  WIRE  16440, 0, 0
  {
   NET 16265
   VTX 16427, 16428
  }
  WIRE  16441, 0, 0
  {
   NET 16269
   VTX 16429, 16430
  }
  NET WIRE  16442, 0, 0
  NET WIRE  16446, 0, 0
  NET WIRE  16454, 0, 0
  NET WIRE  16458, 0, 0
  NET WIRE  16470, 0, 0
  NET BUS  16474, 0, 0
  NET BUS  16475, 0, 0
  NET BUS  16476, 0, 0
  VTX  16573, 0, 0
  {
   COORD (2040,900)
  }
  VTX  16574, 0, 0
  {
   COORD (2140,900)
  }
  VTX  16575, 0, 0
  {
   COORD (2040,940)
  }
  VTX  16576, 0, 0
  {
   COORD (2140,940)
  }
  VTX  16577, 0, 0
  {
   COORD (2040,980)
  }
  VTX  16578, 0, 0
  {
   COORD (2140,980)
  }
  VTX  16579, 0, 0
  {
   COORD (2040,1020)
  }
  VTX  16580, 0, 0
  {
   COORD (2140,1020)
  }
  VTX  16581, 0, 0
  {
   COORD (2040,1060)
  }
  VTX  16582, 0, 0
  {
   COORD (2140,1060)
  }
  VTX  16583, 0, 0
  {
   COORD (2040,1100)
  }
  VTX  16584, 0, 0
  {
   COORD (2140,1100)
  }
  VTX  16585, 0, 0
  {
   COORD (2040,1140)
  }
  VTX  16586, 0, 0
  {
   COORD (2140,1140)
  }
  VTX  16587, 0, 0
  {
   COORD (2040,1180)
  }
  VTX  16588, 0, 0
  {
   COORD (2140,1180)
  }
  WIRE  16589, 0, 0
  {
   NET 16442
   VTX 16573, 16574
  }
  WIRE  16590, 0, 0
  {
   NET 16446
   VTX 16575, 16576
  }
  BUS  16591, 0, 0
  {
   NET 16475
   VTX 16577, 16578
  }
  WIRE  16592, 0, 0
  {
   NET 16454
   VTX 16579, 16580
  }
  WIRE  16593, 0, 0
  {
   NET 16458
   VTX 16581, 16582
  }
  BUS  16594, 0, 0
  {
   NET 16476
   VTX 16583, 16584
  }
  BUS  16595, 0, 0
  {
   NET 16474
   VTX 16585, 16586
  }
  WIRE  16596, 0, 0
  {
   NET 16470
   VTX 16587, 16588
  }
  VTX  22203, 0, 0
  {
   COORD (2040,1300)
  }
  VTX  22204, 0, 0
  {
   COORD (2180,1300)
  }
  BUS  22206, 0, 0
  {
   NET 31149
   VTX 22203, 22204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22208, 0, 0
  {
   COORD (1140,1340)
  }
  VTX  22209, 0, 0
  {
   COORD (1000,1340)
  }
  BUS  22211, 0, 0
  {
   NET 31150
   VTX 22208, 22209
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22213, 0, 0
  {
   COORD (2040,1380)
  }
  VTX  22214, 0, 0
  {
   COORD (2180,1380)
  }
  BUS  22216, 0, 0
  {
   NET 31151
   VTX 22213, 22214
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22228, 0, 0
  {
   COORD (2040,1540)
  }
  VTX  22229, 0, 0
  {
   COORD (2180,1540)
  }
  BUS  22231, 0, 0
  {
   NET 31152
   VTX 22228, 22229
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22233, 0, 0
  {
   TEXT "$#NAME"
   RECT (2180,1290,2801,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22206
  }
  TEXT  22237, 0, 0
  {
   TEXT "$#NAME"
   RECT (423,1330,1038,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22211
  }
  TEXT  22241, 0, 0
  {
   TEXT "$#NAME"
   RECT (2174,1370,2807,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22216
  }
  TEXT  22253, 0, 0
  {
   TEXT "$#NAME"
   RECT (2183,1530,2798,1559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22231
  }
  NET BUS  31149, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_Addr(C_S_AXI_PDI_AP_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31150, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="PDI_AP2Bus_Data(C_S_AXI_PDI_AP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31151, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_BE((C_S_AXI_PDI_AP_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31152, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_Data(C_S_AXI_PDI_AP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "PDI_AP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  16597, 0, 0
  {
   TEXT "$#NAME"
   RECT (644,551,832,580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16750
   ORIENTATION 2
  }
  TEXT  16603, 0, 0
  {
   TEXT "$#NAME"
   RECT (622,631,832,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16753
   ORIENTATION 2
  }
  TEXT  16607, 0, 0
  {
   TEXT "$#NAME"
   RECT (597,711,832,740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16755
   ORIENTATION 2
  }
  TEXT  16611, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,1031,2702,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16757
   ORIENTATION 2
  }
  TEXT  16615, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,711,2646,740)
   ALIGN 10
   MARGINS (1,1)
   PARENT 16759
   ORIENTATION 2
  }
  TEXT  16617, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,631,2586,660)
   ALIGN 10
   MARGINS (1,1)
   PARENT 16760
   ORIENTATION 2
  }
  TEXT  16619, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,671,2588,700)
   ALIGN 10
   MARGINS (1,1)
   PARENT 16761
   ORIENTATION 2
  }
  TEXT  16621, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,751,2706,780)
   ALIGN 10
   MARGINS (1,1)
   PARENT 16762
   ORIENTATION 2
  }
  TEXT  16623, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,791,2686,820)
   ALIGN 10
   MARGINS (1,1)
   PARENT 16763
   ORIENTATION 2
  }
  TEXT  16625, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,591,2697,620)
   ALIGN 10
   MARGINS (1,1)
   PARENT 16764
   ORIENTATION 2
  }
  TEXT  16627, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,545,2557,574)
   ALIGN 6
   MARGINS (1,1)
   PARENT 16765
   ORIENTATION 2
  }
  TEXT  16629, 0, 0
  {
   TEXT "$#NAME"
   RECT (667,1070,832,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 16766
  }
  TEXT  16631, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,991,2719,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16767
   ORIENTATION 2
  }
  TEXT  16633, 0, 0
  {
   TEXT "$#NAME"
   RECT (2496,951,2719,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 16768
   ORIENTATION 2
  }
  TEXT  16635, 0, 0
  {
   TEXT "$#NAME"
   RECT (742,990,832,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 16769
  }
  TEXT  16637, 0, 0
  {
   TEXT "$#NAME"
   RECT (740,1030,832,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 16770
  }
  TEXT  16639, 0, 0
  {
   TEXT "$#NAME"
   RECT (682,950,832,979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 16771
  }
  SIGNALASSIGN  16641, 0, 0
  {
   LABEL "ap_pcp_to_bus"
   TEXT 
"--ap_pcp assignments\n"+
"clkAp <= Bus2PDI_AP_Clk;\n"+
"Bus2PDI_AP_Reset <= not Bus2PDI_AP_Resetn;\n"+
"ap_writedata <= Bus2PDI_AP_Data;\n"+
"--\tBus2MAC_PKT_Data(7 downto 0) & Bus2MAC_PKT_Data(15 downto 8) &\n"+
"--\tBus2MAC_PKT_Data(23 downto 16) & Bus2MAC_PKT_Data(31 downto 24);\n"+
"ap_read <= Bus2PDI_AP_RNW;\n"+
"ap_write <= not Bus2PDI_AP_RNW;\n"+
"ap_chipselect <= Bus2PDI_AP_CS(0);\n"+
"ap_byteenable <= Bus2PDI_AP_BE;\n"+
"ap_address <= Bus2PDI_AP_Addr(14 downto 2);\n"+
"\n"+
"PDI_AP2Bus_Data <= ap_readdata;\n"+
"PDI_AP2Bus_RdAck <= ap_chipselect and ap_read and not ap_waitrequest;\n"+
"PDI_AP2Bus_WrAck <= ap_chipselect and ap_write and not ap_waitrequest;\n"+
"PDI_AP2Bus_Error <= '0';"
   RECT (960,500,2340,1140)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  16707, 16713, 16717, 16720, 16724, 16726, 16728, 16730, 16732, 16734, 16736, 16739, 16740, 16742, 16745, 16747, 16749, 23099, 23364, 23392, 23420, 23448, 24027, 29431 )
  }
  NET WIRE  16666, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Clk"
   }
  }
  NET WIRE  16673, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_RNW"
   }
  }
  NET BUS  16677, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  16680, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_Error"
   }
  }
  NET WIRE  16683, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_chipselect"
   }
  }
  NET WIRE  16685, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_read"
   }
  }
  NET WIRE  16687, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_write"
   }
  }
  NET BUS  16689, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_byteenable(3:0)"
   }
  }
  NET BUS  16691, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_address(12:0)"
   }
  }
  NET BUS  16693, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_writedata(31:0)"
   }
  }
  NET WIRE  16695, 0, 0
  {
   VARIABLES
   {
    #NAME="clkAp"
   }
  }
  NET WIRE  16698, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_waitrequest"
   }
  }
  NET WIRE  16699, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_WrAck"
   }
  }
  NET WIRE  16701, 0, 0
  {
   VARIABLES
   {
    #NAME="PDI_AP2Bus_RdAck"
   }
  }
  VTX  16706, 0, 0
  {
   COORD (840,560)
  }
  VTX  16707, 0, 0
  {
   COORD (960,560)
  }
  VTX  16712, 0, 0
  {
   COORD (840,640)
  }
  VTX  16713, 0, 0
  {
   COORD (960,640)
  }
  VTX  16716, 0, 0
  {
   COORD (840,720)
  }
  VTX  16717, 0, 0
  {
   COORD (960,720)
  }
  VTX  16720, 0, 0
  {
   COORD (2340,1040)
  }
  VTX  16721, 0, 0
  {
   COORD (2480,1040)
  }
  VTX  16724, 0, 0
  {
   COORD (2340,720)
  }
  VTX  16725, 0, 0
  {
   COORD (2480,720)
  }
  VTX  16726, 0, 0
  {
   COORD (2340,640)
  }
  VTX  16727, 0, 0
  {
   COORD (2480,640)
  }
  VTX  16728, 0, 0
  {
   COORD (2340,680)
  }
  VTX  16729, 0, 0
  {
   COORD (2480,680)
  }
  VTX  16730, 0, 0
  {
   COORD (2340,760)
  }
  VTX  16731, 0, 0
  {
   COORD (2480,760)
  }
  VTX  16732, 0, 0
  {
   COORD (2340,800)
  }
  VTX  16733, 0, 0
  {
   COORD (2480,800)
  }
  VTX  16734, 0, 0
  {
   COORD (2340,600)
  }
  VTX  16735, 0, 0
  {
   COORD (2480,600)
  }
  VTX  16736, 0, 0
  {
   COORD (2340,560)
  }
  VTX  16737, 0, 0
  {
   COORD (2480,560)
  }
  VTX  16738, 0, 0
  {
   COORD (840,1080)
  }
  VTX  16739, 0, 0
  {
   COORD (960,1080)
  }
  VTX  16740, 0, 0
  {
   COORD (2340,1000)
  }
  VTX  16741, 0, 0
  {
   COORD (2480,1000)
  }
  VTX  16742, 0, 0
  {
   COORD (2340,960)
  }
  VTX  16743, 0, 0
  {
   COORD (2480,960)
  }
  VTX  16744, 0, 0
  {
   COORD (840,1000)
  }
  VTX  16745, 0, 0
  {
   COORD (960,1000)
  }
  VTX  16746, 0, 0
  {
   COORD (840,1040)
  }
  VTX  16747, 0, 0
  {
   COORD (960,1040)
  }
  VTX  16748, 0, 0
  {
   COORD (834,960)
  }
  VTX  16749, 0, 0
  {
   COORD (960,960)
  }
  WIRE  16750, 0, 0
  {
   NET 16666
   VTX 16706, 16707
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16753, 0, 0
  {
   NET 16673
   VTX 16712, 16713
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  16755, 0, 0
  {
   NET 16677
   VTX 16716, 16717
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16757, 0, 0
  {
   NET 16680
   VTX 16720, 16721
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16759, 0, 0
  {
   NET 16683
   VTX 16724, 16725
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16760, 0, 0
  {
   NET 16685
   VTX 16726, 16727
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16761, 0, 0
  {
   NET 16687
   VTX 16728, 16729
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  16762, 0, 0
  {
   NET 16689
   VTX 16730, 16731
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  16763, 0, 0
  {
   NET 16691
   VTX 16732, 16733
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  16764, 0, 0
  {
   NET 16693
   VTX 16734, 16735
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16765, 0, 0
  {
   NET 16695
   VTX 16736, 16737
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16766, 0, 0
  {
   NET 16698
   VTX 16738, 16739
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16767, 0, 0
  {
   NET 16699
   VTX 16740, 16741
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16768, 0, 0
  {
   NET 16701
   VTX 16742, 16743
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16769, 0, 0
  {
   NET 16685
   VTX 16744, 16745
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16770, 0, 0
  {
   NET 16687
   VTX 16746, 16747
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  16771, 0, 0
  {
   NET 16683
   VTX 16748, 16749
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23095, 0, 0
  {
   TEXT "$#NAME"
   RECT (2443,830,3058,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23101
   ORIENTATION 2
  }
  VTX  23099, 0, 0
  {
   COORD (2340,840)
  }
  VTX  23100, 0, 0
  {
   COORD (2480,840)
  }
  BUS  23101, 0, 0
  {
   NET 31156
   VTX 23099, 23100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23360, 0, 0
  {
   TEXT "$#NAME"
   RECT (199,670,820,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23366
   ORIENTATION 2
  }
  VTX  23364, 0, 0
  {
   COORD (960,680)
  }
  VTX  23365, 0, 0
  {
   COORD (820,680)
  }
  BUS  23366, 0, 0
  {
   NET 31153
   VTX 23364, 23365
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23388, 0, 0
  {
   TEXT "$#NAME"
   RECT (194,750,827,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23394
   ORIENTATION 2
  }
  VTX  23392, 0, 0
  {
   COORD (960,760)
  }
  VTX  23393, 0, 0
  {
   COORD (820,760)
  }
  BUS  23394, 0, 0
  {
   NET 31154
   VTX 23392, 23393
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  23416, 0, 0
  {
   TEXT "$#NAME"
   RECT (203,790,818,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23422
   ORIENTATION 2
  }
  VTX  23420, 0, 0
  {
   COORD (960,800)
  }
  VTX  23421, 0, 0
  {
   COORD (820,800)
  }
  BUS  23422, 0, 0
  {
   NET 31155
   VTX 23420, 23421
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  23442, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2PDI_AP_Resetn"
   }
  }
  TEXT  23444, 0, 0
  {
   TEXT "$#NAME"
   RECT (570,590,799,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 23450
   ORIENTATION 2
  }
  VTX  23448, 0, 0
  {
   COORD (960,600)
  }
  VTX  23449, 0, 0
  {
   COORD (820,600)
  }
  WIRE  23450, 0, 0
  {
   NET 23442
   VTX 23448, 23449
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  24006, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ap_readdata(31:0)"
   }
  }
  TEXT  24008, 0, 0
  {
   TEXT "$#NAME"
   RECT (599,845,798,874)
   ALIGN 6
   MARGINS (1,1)
   PARENT 24028
   ORIENTATION 4
  }
  VTX  24026, 0, 0
  {
   COORD (820,860)
  }
  VTX  24027, 0, 0
  {
   COORD (960,860)
  }
  BUS  24028, 0, 0
  {
   NET 24006
   VTX 24026, 24027
   VARIABLES
   {
    #NAMED="1"
   }
  }
  GENERATE  29087, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_GEN_PDI"
    #GENERATE_KIND="IF"
    #LABEL="genApPdiLink"
   }
   AREA (220,381,3080,1261)
   ASSIGNMENTS 16641
  }
  TEXT  29088, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (220,345,780,380)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29087
  }
  TEXT  29424, 0, 0
  {
   TEXT "$#NAME"
   RECT (2508,510,2723,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29433
  }
  VTX  29431, 0, 0
  {
   COORD (2340,520)
  }
  VTX  29432, 0, 0
  {
   COORD (2480,520)
  }
  WIRE  29433, 0, 0
  {
   NET 29434
   VTX 29431, 29432
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  29434, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2PDI_AP_Reset"
   }
  }
  NET BUS  31153, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_Addr(C_S_AXI_PDI_AP_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31154, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_BE((C_S_AXI_PDI_AP_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31155, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2PDI_AP_Data(C_S_AXI_PDI_AP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31156, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="PDI_AP2Bus_Data(C_S_AXI_PDI_AP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "SMP_PCP_AXI"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  GENERIC  17060, 0, 0
  {
   LABEL "Generics"
   TEXT 
"-- PDI AP AXI Slave\n"+
"C_S_AXI_SMP_PCP_BASEADDR : std_logic_vector := X\"00000000\";\n"+
"C_S_AXI_SMP_PCP_HIGHADDR : std_logic_vector := X\"000FFFFF\";\n"+
"C_S_AXI_SMP_PCP_DATA_WIDTH : integer := 32;\n"+
"C_S_AXI_SMP_PCP_ADDR_WIDTH : integer := 32;\n"+
"C_S_AXI_SMP_PCP_USE_WSTRB : integer := 1;\n"+
"C_S_AXI_SMP_PCP_DPHASE_TIMEOUT : integer := 8;\n"+
""
   RECT (220,240,1260,680)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  17061, 0, 0
  {
   VARIABLES
   {
    #CONDITION="(C_GEN_SIMPLE_IO)"
    #GENERATE_KIND="IF"
    #LABEL="genSmpIo"
   }
   AREA (1140,740,2160,2080)
   INSTANCES 17267
  }
  TEXT  17062, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (1140,704,1775,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 17061
  }
  INSTANCE  17267, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axi_lite_ipif"
    #GENERIC0="C_FAMILY : STRING := C_FAMILY"
    #GENERIC1="C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE := (0=>1)"
    #GENERIC2="C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE := (C_SMP_PCP_BASE,C_SMP_PCP_HIGH)"
    #GENERIC3="C_DPHASE_TIMEOUT : INTEGER range 0 to 512 := C_S_AXI_SMP_PCP_DPHASE_TIMEOUT"
    #GENERIC4="C_S_AXI_ADDR_WIDTH : INTEGER := C_S_AXI_SMP_PCP_ADDR_WIDTH"
    #GENERIC5="C_S_AXI_DATA_WIDTH : INTEGER range 32 to 32 := C_S_AXI_SMP_PCP_DATA_WIDTH"
    #GENERIC6="C_USE_WSTRB : INTEGER := C_S_AXI_SMP_PCP_USE_WSTRB"
    #GENERIC7="C_S_AXI_MIN_SIZE : STD_LOGIC_VECTOR(31 downto 0) := C_SMP_PCP_MINSIZE"
    #LIBRARY="axi_lite_ipif_v1_01_a"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="SMP_IO_AXI_SINGLE_SLAVE"
    #SYMBOL="axi_lite_ipif"
   }
   COORD (1200,900)
   VERTEXES ( (36,17600), (40,17605), (48,17620), (50,17625), (54,17635), (56,17640), (58,17645), (2,20714), (6,20716), (10,20718), (14,20720), (18,20722), (22,20724), (26,20726), (30,20728), (34,20730), (38,20732), (42,20734), (4,20878), (8,20880), (12,20882), (16,20884), (20,20886), (24,20888), (28,20890), (32,20892), (44,22263), (46,22268), (52,22273), (64,22288) )
   PINPROP 28,"#PIN_COMMENT",""
   PINPROP 28,"#PIN_STATE","0"
   PINPROP 50,"#PIN_COMMENT",""
   PINPROP 50,"#PIN_STATE","0"
   PINPROP 48,"#PIN_COMMENT",""
   PINPROP 48,"#PIN_STATE","0"
   PINPROP 46,"#PIN_COMMENT",""
   PINPROP 46,"#PIN_STATE","0"
   PINPROP 44,"#PIN_COMMENT",""
   PINPROP 44,"#PIN_STATE","0"
   PINPROP 30,"#PIN_COMMENT",""
   PINPROP 30,"#PIN_STATE","0"
   PINPROP 36,"#PIN_COMMENT",""
   PINPROP 36,"#PIN_STATE","0"
   PINPROP 26,"#PIN_COMMENT",""
   PINPROP 26,"#PIN_STATE","0"
   PINPROP 24,"#PIN_COMMENT",""
   PINPROP 24,"#PIN_STATE","0"
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_STATE","0"
   PINPROP 42,"#PIN_COMMENT",""
   PINPROP 42,"#PIN_STATE","0"
   PINPROP 40,"#PIN_COMMENT",""
   PINPROP 40,"#PIN_STATE","0"
   PINPROP 38,"#PIN_COMMENT",""
   PINPROP 38,"#PIN_STATE","0"
   PINPROP 34,"#PIN_COMMENT",""
   PINPROP 34,"#PIN_STATE","0"
   PINPROP 32,"#PIN_COMMENT",""
   PINPROP 32,"#PIN_STATE","0"
   PINPROP 58,"#PIN_COMMENT",""
   PINPROP 58,"#PIN_STATE","0"
   PINPROP 54,"#PIN_COMMENT",""
   PINPROP 54,"#PIN_STATE","0"
   PINPROP 56,"#PIN_COMMENT",""
   PINPROP 56,"#PIN_STATE","0"
   PINPROP 52,"#PIN_COMMENT",""
   PINPROP 52,"#PIN_STATE","0"
   PINPROP 62,"#PIN_COMMENT",""
   PINPROP 62,"#PIN_STATE","3"
   PINPROP 64,"#PIN_COMMENT",""
   PINPROP 64,"#PIN_STATE","0"
   PINPROP 60,"#PIN_COMMENT",""
   PINPROP 60,"#PIN_STATE","3"
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_STATE","0"
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 2,"#PIN_STATE","0"
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  17268, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1200,864,1599,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 17267
  }
  TEXT  17272, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1200,1620,1346,1655)
   MARGINS (1,1)
   PARENT 17267
  }
  INSTANCE  17436, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_ACLK"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (1080,940)
   VERTEXES ( (2,20715) )
  }
  TEXT  17437, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (800,923,1029,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17436
  }
  INSTANCE  17441, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_AWREADY"
    #SYMBOL="Output"
   }
   COORD (2200,940)
   VERTEXES ( (2,20879) )
  }
  TEXT  17442, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,923,2554,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17441
  }
  INSTANCE  17446, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_ARESETN"
    #SYMBOL="Input"
    %SIGIS="\"Rst\""
   }
   COORD (1080,980)
   VERTEXES ( (2,20717) )
  }
  TEXT  17447, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (738,963,1029,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17446
  }
  INSTANCE  17451, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_WREADY"
    #SYMBOL="Output"
   }
   COORD (2200,980)
   VERTEXES ( (2,20881) )
  }
  TEXT  17452, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,963,2535,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17451
  }
  INSTANCE  17456, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_AWADDR(C_S_AXI_SMP_PCP_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1020)
   VERTEXES ( (2,20719) )
  }
  TEXT  17457, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (193,1003,1029,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17456
  }
  INSTANCE  17461, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_BRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2200,1020)
   VERTEXES ( (2,20883) )
  }
  TEXT  17462, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,1003,2563,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17461
  }
  INSTANCE  17466, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_AWVALID"
    #SYMBOL="Input"
   }
   COORD (1080,1060)
   VERTEXES ( (2,20721) )
  }
  TEXT  17467, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (744,1043,1029,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17466
  }
  INSTANCE  17471, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_BVALID"
    #SYMBOL="Output"
   }
   COORD (2200,1060)
   VERTEXES ( (2,20885) )
  }
  TEXT  17472, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,1043,2507,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17471
  }
  INSTANCE  17476, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_WDATA(C_S_AXI_SMP_PCP_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1100)
   VERTEXES ( (2,20723) )
  }
  TEXT  17477, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (220,1083,1029,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17476
  }
  INSTANCE  17481, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_ARREADY"
    #SYMBOL="Output"
   }
   COORD (2200,1100)
   VERTEXES ( (2,20887) )
  }
  TEXT  17482, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,1083,2545,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17481
  }
  INSTANCE  17486, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_WSTRB((C_S_AXI_SMP_PCP_DATA_WIDTH/8)-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1140)
   VERTEXES ( (2,20725) )
  }
  TEXT  17487, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (176,1123,1029,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17486
  }
  INSTANCE  17491, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_RDATA(C_S_AXI_SMP_PCP_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2200,1140)
   VERTEXES ( (2,20889) )
  }
  TEXT  17492, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,1123,3052,1158)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17491
  }
  INSTANCE  17496, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_WVALID"
    #SYMBOL="Input"
   }
   COORD (1080,1180)
   VERTEXES ( (2,20727) )
  }
  TEXT  17497, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (763,1163,1029,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17496
  }
  INSTANCE  17501, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_RRESP(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2200,1180)
   VERTEXES ( (2,20891) )
  }
  TEXT  17502, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,1163,2565,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17501
  }
  INSTANCE  17506, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_BREADY"
    #SYMBOL="Input"
   }
   COORD (1080,1220)
   VERTEXES ( (2,20729) )
  }
  TEXT  17507, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (757,1203,1029,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17506
  }
  INSTANCE  17511, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_RVALID"
    #SYMBOL="Output"
   }
   COORD (2200,1220)
   VERTEXES ( (2,20893) )
  }
  TEXT  17512, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2252,1203,2509,1238)
   ALIGN 4
   MARGINS (1,1)
   PARENT 17511
  }
  INSTANCE  17516, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="SMP_PCP_ARADDR(C_S_AXI_SMP_PCP_ADDR_WIDTH-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1080,1260)
   VERTEXES ( (2,20731) )
  }
  TEXT  17517, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (202,1243,1029,1278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17516
  }
  INSTANCE  17526, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_ARVALID"
    #SYMBOL="Input"
   }
   COORD (1080,1300)
   VERTEXES ( (2,20733) )
  }
  TEXT  17527, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (753,1283,1029,1318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17526
  }
  INSTANCE  17536, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="SMP_PCP_RREADY"
    #SYMBOL="Input"
   }
   COORD (1080,1340)
   VERTEXES ( (2,20735) )
  }
  TEXT  17537, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (755,1323,1029,1358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 17536
  }
  TEXT  17596, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1180,1660,2214,1924)
   PARENT 17267
  }
  VTX  17600, 0, 0
  {
   COORD (2100,1260)
  }
  VTX  17601, 0, 0
  {
   COORD (2240,1260)
  }
  WIRE  17603, 0, 0
  {
   NET 17721
   VTX 17600, 17601
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17605, 0, 0
  {
   COORD (2100,1300)
  }
  VTX  17606, 0, 0
  {
   COORD (2240,1300)
  }
  WIRE  17608, 0, 0
  {
   NET 17722
   VTX 17605, 17606
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17620, 0, 0
  {
   COORD (2100,1380)
  }
  VTX  17621, 0, 0
  {
   COORD (2240,1380)
  }
  WIRE  17623, 0, 0
  {
   NET 17724
   VTX 17620, 17621
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17625, 0, 0
  {
   COORD (1200,1420)
  }
  VTX  17626, 0, 0
  {
   COORD (1060,1420)
  }
  WIRE  17628, 0, 0
  {
   NET 17718
   VTX 17625, 17626
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17635, 0, 0
  {
   COORD (1200,1460)
  }
  VTX  17636, 0, 0
  {
   COORD (1060,1460)
  }
  WIRE  17638, 0, 0
  {
   NET 17719
   VTX 17635, 17636
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17640, 0, 0
  {
   COORD (2100,1460)
  }
  VTX  17641, 0, 0
  {
   COORD (2240,1460)
  }
  BUS  17643, 0, 0
  {
   NET 17730
   VTX 17640, 17641
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  17645, 0, 0
  {
   COORD (1200,1500)
  }
  VTX  17646, 0, 0
  {
   COORD (1060,1500)
  }
  WIRE  17648, 0, 0
  {
   NET 17720
   VTX 17645, 17646
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  17665, 0, 0
  {
   TEXT "$#NAME"
   RECT (2263,1250,2481,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17603
  }
  TEXT  17669, 0, 0
  {
   TEXT "$#NAME"
   RECT (2263,1290,2522,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17608
  }
  TEXT  17681, 0, 0
  {
   TEXT "$#NAME"
   RECT (2263,1370,2503,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17623
  }
  TEXT  17685, 0, 0
  {
   TEXT "$#NAME"
   RECT (776,1410,1029,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17628
  }
  TEXT  17693, 0, 0
  {
   TEXT "$#NAME"
   RECT (776,1450,1029,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17638
  }
  TEXT  17697, 0, 0
  {
   TEXT "$#NAME"
   RECT (2263,1450,2528,1479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17643
  }
  TEXT  17701, 0, 0
  {
   TEXT "$#NAME"
   RECT (793,1490,1029,1519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 17648
  }
  NET WIRE  17718, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_WrAck"
   }
  }
  NET WIRE  17719, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_RdAck"
   }
  }
  NET WIRE  17720, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_Error"
   }
  }
  NET WIRE  17721, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Clk"
   }
  }
  NET WIRE  17722, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Resetn"
   }
  }
  NET WIRE  17724, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_RNW"
   }
  }
  NET BUS  17730, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  20501, 0, 0
  NET WIRE  20505, 0, 0
  NET WIRE  20513, 0, 0
  NET WIRE  20525, 0, 0
  NET WIRE  20529, 0, 0
  NET WIRE  20537, 0, 0
  NET WIRE  20541, 0, 0
  NET BUS  20545, 0, 0
  NET BUS  20546, 0, 0
  NET BUS  20547, 0, 0
  NET BUS  20548, 0, 0
  VTX  20714, 0, 0
  {
   COORD (1200,940)
  }
  VTX  20715, 0, 0
  {
   COORD (1080,940)
  }
  VTX  20716, 0, 0
  {
   COORD (1200,980)
  }
  VTX  20717, 0, 0
  {
   COORD (1080,980)
  }
  VTX  20718, 0, 0
  {
   COORD (1200,1020)
  }
  VTX  20719, 0, 0
  {
   COORD (1080,1020)
  }
  VTX  20720, 0, 0
  {
   COORD (1200,1060)
  }
  VTX  20721, 0, 0
  {
   COORD (1080,1060)
  }
  VTX  20722, 0, 0
  {
   COORD (1200,1100)
  }
  VTX  20723, 0, 0
  {
   COORD (1080,1100)
  }
  VTX  20724, 0, 0
  {
   COORD (1200,1140)
  }
  VTX  20725, 0, 0
  {
   COORD (1080,1140)
  }
  VTX  20726, 0, 0
  {
   COORD (1200,1180)
  }
  VTX  20727, 0, 0
  {
   COORD (1080,1180)
  }
  VTX  20728, 0, 0
  {
   COORD (1200,1220)
  }
  VTX  20729, 0, 0
  {
   COORD (1080,1220)
  }
  VTX  20730, 0, 0
  {
   COORD (1200,1260)
  }
  VTX  20731, 0, 0
  {
   COORD (1080,1260)
  }
  VTX  20732, 0, 0
  {
   COORD (1200,1300)
  }
  VTX  20733, 0, 0
  {
   COORD (1080,1300)
  }
  VTX  20734, 0, 0
  {
   COORD (1200,1340)
  }
  VTX  20735, 0, 0
  {
   COORD (1080,1340)
  }
  WIRE  20736, 0, 0
  {
   NET 20501
   VTX 20714, 20715
  }
  WIRE  20737, 0, 0
  {
   NET 20505
   VTX 20716, 20717
  }
  BUS  20738, 0, 0
  {
   NET 20547
   VTX 20718, 20719
  }
  WIRE  20739, 0, 0
  {
   NET 20513
   VTX 20720, 20721
  }
  BUS  20740, 0, 0
  {
   NET 20545
   VTX 20722, 20723
  }
  BUS  20741, 0, 0
  {
   NET 20546
   VTX 20724, 20725
  }
  WIRE  20742, 0, 0
  {
   NET 20525
   VTX 20726, 20727
  }
  WIRE  20743, 0, 0
  {
   NET 20529
   VTX 20728, 20729
  }
  BUS  20744, 0, 0
  {
   NET 20548
   VTX 20730, 20731
  }
  WIRE  20745, 0, 0
  {
   NET 20537
   VTX 20732, 20733
  }
  WIRE  20746, 0, 0
  {
   NET 20541
   VTX 20734, 20735
  }
  NET WIRE  20747, 0, 0
  NET WIRE  20751, 0, 0
  NET WIRE  20759, 0, 0
  NET WIRE  20763, 0, 0
  NET WIRE  20775, 0, 0
  NET BUS  20779, 0, 0
  NET BUS  20780, 0, 0
  NET BUS  20781, 0, 0
  VTX  20878, 0, 0
  {
   COORD (2100,940)
  }
  VTX  20879, 0, 0
  {
   COORD (2200,940)
  }
  VTX  20880, 0, 0
  {
   COORD (2100,980)
  }
  VTX  20881, 0, 0
  {
   COORD (2200,980)
  }
  VTX  20882, 0, 0
  {
   COORD (2100,1020)
  }
  VTX  20883, 0, 0
  {
   COORD (2200,1020)
  }
  VTX  20884, 0, 0
  {
   COORD (2100,1060)
  }
  VTX  20885, 0, 0
  {
   COORD (2200,1060)
  }
  VTX  20886, 0, 0
  {
   COORD (2100,1100)
  }
  VTX  20887, 0, 0
  {
   COORD (2200,1100)
  }
  VTX  20888, 0, 0
  {
   COORD (2100,1140)
  }
  VTX  20889, 0, 0
  {
   COORD (2200,1140)
  }
  VTX  20890, 0, 0
  {
   COORD (2100,1180)
  }
  VTX  20891, 0, 0
  {
   COORD (2200,1180)
  }
  VTX  20892, 0, 0
  {
   COORD (2100,1220)
  }
  VTX  20893, 0, 0
  {
   COORD (2200,1220)
  }
  WIRE  20894, 0, 0
  {
   NET 20747
   VTX 20878, 20879
  }
  WIRE  20895, 0, 0
  {
   NET 20751
   VTX 20880, 20881
  }
  BUS  20896, 0, 0
  {
   NET 20781
   VTX 20882, 20883
  }
  WIRE  20897, 0, 0
  {
   NET 20759
   VTX 20884, 20885
  }
  WIRE  20898, 0, 0
  {
   NET 20763
   VTX 20886, 20887
  }
  BUS  20899, 0, 0
  {
   NET 20779
   VTX 20888, 20889
  }
  BUS  20900, 0, 0
  {
   NET 20780
   VTX 20890, 20891
  }
  WIRE  20901, 0, 0
  {
   NET 20775
   VTX 20892, 20893
  }
  VTX  22263, 0, 0
  {
   COORD (2100,1340)
  }
  VTX  22264, 0, 0
  {
   COORD (2240,1340)
  }
  BUS  22266, 0, 0
  {
   NET 31214
   VTX 22263, 22264
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22268, 0, 0
  {
   COORD (1200,1380)
  }
  VTX  22269, 0, 0
  {
   COORD (1060,1380)
  }
  BUS  22271, 0, 0
  {
   NET 31215
   VTX 22268, 22269
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22273, 0, 0
  {
   COORD (2100,1420)
  }
  VTX  22274, 0, 0
  {
   COORD (2240,1420)
  }
  BUS  22276, 0, 0
  {
   NET 31216
   VTX 22273, 22274
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  22288, 0, 0
  {
   COORD (2100,1580)
  }
  VTX  22289, 0, 0
  {
   COORD (2240,1580)
  }
  BUS  22291, 0, 0
  {
   NET 31217
   VTX 22288, 22289
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  22293, 0, 0
  {
   TEXT "$#NAME"
   RECT (2224,1330,2905,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22266
  }
  TEXT  22297, 0, 0
  {
   TEXT "$#NAME"
   RECT (393,1370,1068,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22271
  }
  TEXT  22301, 0, 0
  {
   TEXT "$#NAME"
   RECT (2224,1410,2917,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22276
  }
  TEXT  22313, 0, 0
  {
   TEXT "$#NAME"
   RECT (2224,1570,2899,1599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 22291
  }
  NET BUS  31214, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_Addr(C_S_AXI_SMP_PCP_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31215, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="SMP_PCP2Bus_Data(C_S_AXI_SMP_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31216, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_BE((C_S_AXI_SMP_PCP_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31217, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_Data(C_S_AXI_SMP_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "SMP_PCP"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  TEXT  17735, 0, 0
  {
   TEXT "$#NAME"
   RECT (671,870,889,899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29199
  }
  TEXT  17737, 0, 0
  {
   TEXT "$#NAME"
   RECT (705,1110,889,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29200
  }
  TEXT  17739, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,670,2594,699)
   ALIGN 10
   MARGINS (1,1)
   PARENT 29201
   ORIENTATION 2
  }
  TEXT  17741, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,710,2596,739)
   ALIGN 10
   MARGINS (1,1)
   PARENT 29202
   ORIENTATION 2
  }
  TEXT  17743, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,790,2714,819)
   ALIGN 10
   MARGINS (1,1)
   PARENT 29203
   ORIENTATION 2
  }
  TEXT  17745, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,630,2705,659)
   ALIGN 10
   MARGINS (1,1)
   PARENT 29204
   ORIENTATION 2
  }
  TEXT  17749, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,1031,2738,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29205
   ORIENTATION 2
  }
  TEXT  17751, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,991,2738,1020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29206
   ORIENTATION 2
  }
  TEXT  17753, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,1071,2721,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29207
   ORIENTATION 2
  }
  TEXT  17759, 0, 0
  {
   TEXT "$#NAME"
   RECT (649,671,889,700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29208
   ORIENTATION 2
  }
  TEXT  17763, 0, 0
  {
   TEXT "$#NAME"
   RECT (624,751,889,780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29209
   ORIENTATION 2
  }
  TEXT  17765, 0, 0
  {
   TEXT "$#NAME"
   RECT (780,1030,889,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29210
  }
  TEXT  17767, 0, 0
  {
   TEXT "$#NAME"
   RECT (778,1070,889,1099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29211
  }
  TEXT  17771, 0, 0
  {
   TEXT "$#NAME"
   RECT (671,591,889,620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29212
   ORIENTATION 2
  }
  SIGNALASSIGN  17773, 0, 0
  {
   LABEL "simple_io_to_bus"
   TEXT 
"--SMP_PCP assignments\n"+
"clkPcp <= Bus2SMP_PCP_Clk;\n"+
"Bus2SMP_PCP_Reset <= not Bus2SMP_PCP_Resetn;\n"+
"smp_writedata <= Bus2SMP_PCP_Data;\n"+
"smp_read <= Bus2SMP_PCP_RNW and Bus2SMP_PCP_CS(0);\n"+
"smp_write <= not Bus2SMP_PCP_RNW and Bus2SMP_PCP_CS(0);\n"+
"smp_chipselect <= Bus2SMP_PCP_CS(0);\n"+
"smp_byteenable <= Bus2SMP_PCP_BE;\n"+
"smp_address <= Bus2SMP_PCP_Addr(2);\n"+
"\n"+
"SMP_PCP2Bus_Data <= smp_readdata;\n"+
"SMP_PCP2Bus_RdAck <= smp_chipselect and smp_read and not smp_waitrequest;\n"+
"SMP_PCP2Bus_WrAck <= smp_chipselect and smp_write and not smp_waitrequest;\n"+
"SMP_PCP2Bus_Error <= '0';"
   RECT (980,540,2360,1160)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
   VTX (  29156, 29158, 29159, 29161, 29163, 29165, 29167, 29169, 29171, 29174, 29176, 29178, 29180, 29182, 29183, 29186, 29187, 29189, 29191, 29193, 29196, 29198, 29442, 29452 )
  }
  NET WIRE  17795, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_read"
   }
  }
  NET WIRE  17796, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_write"
   }
  }
  NET WIRE  17797, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_waitrequest"
   }
  }
  NET BUS  17798, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_readdata(31:0)"
   }
  }
  NET BUS  17799, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_writedata(31:0)"
   }
  }
  NET BUS  17800, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_byteenable(3:0)"
   }
  }
  NET WIRE  17801, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_address"
   }
  }
  TEXT  17803, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,831,2632,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29213
  }
  NET WIRE  17804, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_RdAck"
   }
  }
  NET WIRE  17805, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_WrAck"
   }
  }
  NET WIRE  17806, 0, 0
  {
   VARIABLES
   {
    #NAME="SMP_PCP2Bus_Error"
   }
  }
  NET WIRE  17808, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_RNW"
   }
  }
  NET BUS  17812, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_CS(0:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  17813, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Clk"
   }
  }
  GENERATE  17835, 0, 0
  {
   VARIABLES
   {
    #CONDITION="C_GEN_SIMPLE_IO"
    #GENERATE_KIND="IF"
    #LABEL="genSimpleIoSignals"
   }
   AREA (220,400,3080,1220)
   ASSIGNMENTS 17773
  }
  TEXT  17836, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (220,364,961,399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 17835
  }
  TEXT  22921, 0, 0
  {
   TEXT "$#NAME"
   RECT (224,790,917,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29214
   ORIENTATION 2
  }
  TEXT  23151, 0, 0
  {
   TEXT "$#NAME"
   RECT (2453,910,3128,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29215
   ORIENTATION 2
  }
  TEXT  23584, 0, 0
  {
   TEXT "$#NAME"
   RECT (175,630,856,659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29216
   ORIENTATION 2
  }
  TEXT  23612, 0, 0
  {
   TEXT "$#NAME"
   RECT (182,710,857,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29217
   ORIENTATION 2
  }
  NET WIRE  23668, 0, 0
  {
   VARIABLES
   {
    #NAME="Bus2SMP_PCP_Resetn"
   }
  }
  TEXT  23670, 0, 0
  {
   TEXT "$#NAME"
   RECT (558,930,817,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29218
   ORIENTATION 2
  }
  TEXT  24046, 0, 0
  {
   TEXT "$#NAME"
   RECT (2485,590,2654,619)
   ALIGN 10
   MARGINS (1,1)
   PARENT 29219
   ORIENTATION 2
  }
  NET WIRE  24048, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_chipselect"
   }
  }
  TEXT  24113, 0, 0
  {
   TEXT "$#NAME"
   RECT (686,990,855,1019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29220
  }
  VTX  29155, 0, 0
  {
   COORD (900,880)
  }
  VTX  29156, 0, 0
  {
   COORD (980,880)
  }
  VTX  29157, 0, 0
  {
   COORD (900,1120)
  }
  VTX  29158, 0, 0
  {
   COORD (980,1120)
  }
  VTX  29159, 0, 0
  {
   COORD (2360,680)
  }
  VTX  29160, 0, 0
  {
   COORD (2460,680)
  }
  VTX  29161, 0, 0
  {
   COORD (2360,720)
  }
  VTX  29162, 0, 0
  {
   COORD (2460,720)
  }
  VTX  29163, 0, 0
  {
   COORD (2360,800)
  }
  VTX  29164, 0, 0
  {
   COORD (2460,800)
  }
  VTX  29165, 0, 0
  {
   COORD (2360,640)
  }
  VTX  29166, 0, 0
  {
   COORD (2460,640)
  }
  VTX  29167, 0, 0
  {
   COORD (2360,1040)
  }
  VTX  29168, 0, 0
  {
   COORD (2460,1040)
  }
  VTX  29169, 0, 0
  {
   COORD (2360,1000)
  }
  VTX  29170, 0, 0
  {
   COORD (2460,1000)
  }
  VTX  29171, 0, 0
  {
   COORD (2360,1080)
  }
  VTX  29172, 0, 0
  {
   COORD (2460,1080)
  }
  VTX  29173, 0, 0
  {
   COORD (900,680)
  }
  VTX  29174, 0, 0
  {
   COORD (980,680)
  }
  VTX  29175, 0, 0
  {
   COORD (900,760)
  }
  VTX  29176, 0, 0
  {
   COORD (980,760)
  }
  VTX  29177, 0, 0
  {
   COORD (900,1040)
  }
  VTX  29178, 0, 0
  {
   COORD (980,1040)
  }
  VTX  29179, 0, 0
  {
   COORD (900,1080)
  }
  VTX  29180, 0, 0
  {
   COORD (980,1080)
  }
  VTX  29181, 0, 0
  {
   COORD (900,600)
  }
  VTX  29182, 0, 0
  {
   COORD (980,600)
  }
  VTX  29183, 0, 0
  {
   COORD (2360,840)
  }
  VTX  29184, 0, 0
  {
   COORD (2460,840)
  }
  VTX  29185, 0, 0
  {
   COORD (900,800)
  }
  VTX  29186, 0, 0
  {
   COORD (980,800)
  }
  VTX  29187, 0, 0
  {
   COORD (2360,920)
  }
  VTX  29188, 0, 0
  {
   COORD (2460,920)
  }
  VTX  29189, 0, 0
  {
   COORD (980,640)
  }
  VTX  29190, 0, 0
  {
   COORD (840,640)
  }
  VTX  29191, 0, 0
  {
   COORD (980,720)
  }
  VTX  29192, 0, 0
  {
   COORD (840,720)
  }
  VTX  29193, 0, 0
  {
   COORD (980,940)
  }
  VTX  29194, 0, 0
  {
   COORD (840,940)
  }
  VTX  29195, 0, 0
  {
   COORD (2460,600)
  }
  VTX  29196, 0, 0
  {
   COORD (2360,600)
  }
  VTX  29197, 0, 0
  {
   COORD (880,1000)
  }
  VTX  29198, 0, 0
  {
   COORD (980,1000)
  }
  BUS  29199, 0, 0
  {
   NET 17798
   VTX 29155, 29156
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29200, 0, 0
  {
   NET 17797
   VTX 29157, 29158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29201, 0, 0
  {
   NET 17795
   VTX 29159, 29160
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29202, 0, 0
  {
   NET 17796
   VTX 29161, 29162
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29203, 0, 0
  {
   NET 17800
   VTX 29163, 29164
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29204, 0, 0
  {
   NET 17799
   VTX 29165, 29166
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29205, 0, 0
  {
   NET 17805
   VTX 29167, 29168
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29206, 0, 0
  {
   NET 17804
   VTX 29169, 29170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29207, 0, 0
  {
   NET 17806
   VTX 29171, 29172
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29208, 0, 0
  {
   NET 17808
   VTX 29173, 29174
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29209, 0, 0
  {
   NET 17812
   VTX 29175, 29176
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29210, 0, 0
  {
   NET 17795
   VTX 29177, 29178
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29211, 0, 0
  {
   NET 17796
   VTX 29179, 29180
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29212, 0, 0
  {
   NET 17813
   VTX 29181, 29182
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29213, 0, 0
  {
   NET 17801
   VTX 29183, 29184
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29214, 0, 0
  {
   NET 31220
   VTX 29185, 29186
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29215, 0, 0
  {
   NET 31221
   VTX 29187, 29188
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29216, 0, 0
  {
   NET 31218
   VTX 29189, 29190
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  29217, 0, 0
  {
   NET 31219
   VTX 29191, 29192
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29218, 0, 0
  {
   NET 23668
   VTX 29193, 29194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29219, 0, 0
  {
   NET 24048
   VTX 29195, 29196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  29220, 0, 0
  {
   NET 24048
   VTX 29197, 29198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29438, 0, 0
  {
   TEXT "$#NAME"
   RECT (558,550,817,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29444
   ORIENTATION 2
  }
  VTX  29442, 0, 0
  {
   COORD (980,560)
  }
  VTX  29443, 0, 0
  {
   COORD (840,560)
  }
  WIRE  29444, 0, 0
  {
   NET 23668
   VTX 29442, 29443
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29445, 0, 0
  {
   TEXT "$#NAME"
   RECT (2530,550,2775,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29454
  }
  VTX  29452, 0, 0
  {
   COORD (2360,560)
  }
  VTX  29453, 0, 0
  {
   COORD (2500,560)
  }
  WIRE  29454, 0, 0
  {
   NET 29455
   VTX 29452, 29453
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  29455, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2SMP_PCP_Reset"
   }
  }
  NET BUS  31218, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_Addr(C_S_AXI_SMP_PCP_ADDR_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31219, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_Data(C_S_AXI_SMP_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31220, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="Bus2SMP_PCP_BE((C_S_AXI_SMP_PCP_DATA_WIDTH/8)-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  31221, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="SMP_PCP2Bus_Data(C_S_AXI_SMP_PCP_DATA_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
 }
 
}

PAGE "POWERLINK IP-CORE"
{
 PAGEHEADER
 {
  PAGESIZE (6000,3400)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  NET WIRE  19560, 0, 0
  {
   VARIABLES
   {
    #NAME="clk50"
   }
  }
  NET WIRE  19562, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="rst"
   }
  }
  NET WIRE  19565, 0, 0
  {
   VARIABLES
   {
    #NAME="m_clk"
   }
  }
  NET WIRE  19567, 0, 0
  {
   VARIABLES
   {
    #NAME="pkt_clk"
   }
  }
  NET WIRE  19569, 0, 0
  {
   VARIABLES
   {
    #NAME="clkPcp"
   }
  }
  NET WIRE  19571, 0, 0
  {
   VARIABLES
   {
    #NAME="clkAp"
   }
  }
  NET WIRE  19573, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="rstPcp"
   }
  }
  NET WIRE  19575, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="rstAp"
   }
  }
  TEXT  19577, 0, 0
  {
   TEXT "$#NAME"
   RECT (2446,453,2475,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37717
   ORIENTATION 5
  }
  TEXT  19578, 0, 0
  {
   TEXT "$#NAME"
   RECT (2406,482,2435,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37718
   ORIENTATION 5
  }
  TEXT  19579, 0, 0
  {
   TEXT "$#NAME"
   RECT (2326,446,2355,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37719
   ORIENTATION 5
  }
  TEXT  19580, 0, 0
  {
   TEXT "$#NAME"
   RECT (2286,433,2315,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37720
   ORIENTATION 5
  }
  TEXT  19581, 0, 0
  {
   TEXT "$#NAME"
   RECT (2246,437,2275,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37721
   ORIENTATION 5
  }
  TEXT  19582, 0, 0
  {
   TEXT "$#NAME"
   RECT (2206,450,2235,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37722
   ORIENTATION 5
  }
  TEXT  19583, 0, 0
  {
   TEXT "$#NAME"
   RECT (2166,440,2195,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37723
   ORIENTATION 5
  }
  TEXT  19584, 0, 0
  {
   TEXT "$#NAME"
   RECT (2126,453,2155,511)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37724
   ORIENTATION 5
  }
  INSTANCE  19585, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIClk"
    #SYMBOL="Output"
   }
   COORD (2520,560)
   ORIENTATION 8
   VERTEXES ( (2,37500) )
  }
  TEXT  19587, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2503,338,2538,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19585
   ORIENTATION 8
  }
  INSTANCE  19588, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_Rst_n"
    #SYMBOL="Output"
   }
   COORD (2600,560)
   ORIENTATION 8
   VERTEXES ( (2,37438) )
  }
  TEXT  19590, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2583,353,2618,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19588
   ORIENTATION 8
  }
  INSTANCE  19591, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIClk"
    #SYMBOL="Output"
   }
   COORD (2680,560)
   ORIENTATION 8
   VERTEXES ( (2,37502) )
  }
  TEXT  19593, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2663,338,2698,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19591
   ORIENTATION 8
  }
  INSTANCE  19594, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_Rst_n"
    #SYMBOL="Output"
   }
   COORD (2760,560)
   ORIENTATION 8
   VERTEXES ( (2,37440) )
  }
  TEXT  19596, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2743,353,2778,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19594
   ORIENTATION 8
  }
  NET WIRE  19597, 0, 0
  NET WIRE  19599, 0, 0
  INSTANCE  19601, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_link"
    #SYMBOL="Input"
   }
   COORD (2640,560)
   ORIENTATION 5
   VERTEXES ( (2,37442) )
  }
  TEXT  19603, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2622,386,2657,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19601
   ORIENTATION 5
  }
  INSTANCE  19604, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_link"
    #SYMBOL="Input"
   }
   COORD (2800,560)
   ORIENTATION 5
   VERTEXES ( (2,37444) )
  }
  TEXT  19606, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2782,386,2817,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19604
   ORIENTATION 5
  }
  NET WIRE  19607, 0, 0
  NET WIRE  19609, 0, 0
  INSTANCE  19611, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy0_TxDat(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2860,560)
   ORIENTATION 8
   VERTEXES ( (2,37466) )
  }
  TEXT  19613, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2843,292,2878,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19611
   ORIENTATION 8
  }
  INSTANCE  19614, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii0_TxDat(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3060,560)
   ORIENTATION 8
   VERTEXES ( (2,37468) )
  }
  TEXT  19616, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3043,255,3078,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19614
   ORIENTATION 8
  }
  INSTANCE  19617, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy0_RxDat(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3020,560)
   ORIENTATION 5
   VERTEXES ( (2,37470) )
  }
  TEXT  19619, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3002,291,3037,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19617
   ORIENTATION 5
  }
  INSTANCE  19620, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii0_RxDat(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3300,560)
   ORIENTATION 5
   VERTEXES ( (2,37464) )
  }
  TEXT  19622, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3282,254,3317,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19620
   ORIENTATION 5
  }
  INSTANCE  19623, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_RxErr"
    #SYMBOL="Input"
   }
   COORD (2940,560)
   ORIENTATION 5
   VERTEXES ( (2,37446) )
  }
  TEXT  19625, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2922,357,2957,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19623
   ORIENTATION 5
  }
  INSTANCE  19626, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_RxDv"
    #SYMBOL="Input"
   }
   COORD (2980,560)
   ORIENTATION 5
   VERTEXES ( (2,37448) )
  }
  TEXT  19628, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2962,362,2997,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19626
   ORIENTATION 5
  }
  INSTANCE  19629, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_TxClk"
    #SYMBOL="Input"
   }
   COORD (3180,560)
   ORIENTATION 5
   VERTEXES ( (2,37450) )
  }
  TEXT  19631, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3162,319,3197,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19629
   ORIENTATION 5
  }
  INSTANCE  19632, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_RxEr"
    #SYMBOL="Input"
   }
   COORD (3220,560)
   ORIENTATION 5
   VERTEXES ( (2,37452) )
  }
  TEXT  19634, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3202,330,3237,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19632
   ORIENTATION 5
  }
  INSTANCE  19635, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_RxDv"
    #SYMBOL="Input"
   }
   COORD (3260,560)
   ORIENTATION 5
   VERTEXES ( (2,37454) )
  }
  TEXT  19637, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3242,325,3277,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19635
   ORIENTATION 5
  }
  INSTANCE  19638, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_RxClk"
    #SYMBOL="Input"
   }
   COORD (3340,560)
   ORIENTATION 5
   VERTEXES ( (2,37456) )
  }
  TEXT  19640, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3322,317,3357,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19638
   ORIENTATION 5
  }
  INSTANCE  19641, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_TxEn"
    #SYMBOL="Output"
   }
   COORD (2900,560)
   ORIENTATION 8
   VERTEXES ( (2,37458) )
  }
  TEXT  19643, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2883,362,2918,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19641
   ORIENTATION 8
  }
  INSTANCE  19644, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_TxEn"
    #SYMBOL="Output"
   }
   COORD (3100,560)
   ORIENTATION 8
   VERTEXES ( (2,37460) )
  }
  TEXT  19646, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3083,325,3118,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19644
   ORIENTATION 8
  }
  INSTANCE  19647, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii0_TxEr"
    #SYMBOL="Output"
   }
   COORD (3140,560)
   ORIENTATION 8
   VERTEXES ( (2,37462) )
  }
  TEXT  19649, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3123,331,3158,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19647
   ORIENTATION 8
  }
  NET WIRE  19650, 0, 0
  NET WIRE  19652, 0, 0
  NET WIRE  19654, 0, 0
  NET WIRE  19656, 0, 0
  NET WIRE  19658, 0, 0
  NET WIRE  19660, 0, 0
  NET WIRE  19662, 0, 0
  NET WIRE  19664, 0, 0
  NET WIRE  19666, 0, 0
  NET BUS  19668, 0, 0
  NET BUS  19670, 0, 0
  NET BUS  19672, 0, 0
  NET BUS  19674, 0, 0
  INSTANCE  19676, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy1_TxDat(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3400,560)
   ORIENTATION 8
   VERTEXES ( (2,37492) )
  }
  TEXT  19678, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3383,292,3418,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19676
   ORIENTATION 8
  }
  INSTANCE  19679, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii1_TxDat(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3600,560)
   ORIENTATION 8
   VERTEXES ( (2,37494) )
  }
  TEXT  19681, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3583,255,3618,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19679
   ORIENTATION 8
  }
  INSTANCE  19682, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phy1_RxDat(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3560,560)
   ORIENTATION 5
   VERTEXES ( (2,37496) )
  }
  TEXT  19684, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3542,291,3577,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19682
   ORIENTATION 5
  }
  INSTANCE  19685, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="phyMii1_RxDat(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,560)
   ORIENTATION 5
   VERTEXES ( (2,37490) )
  }
  TEXT  19687, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3822,254,3857,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19685
   ORIENTATION 5
  }
  INSTANCE  19688, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_RxErr"
    #SYMBOL="Input"
   }
   COORD (3480,560)
   ORIENTATION 5
   VERTEXES ( (2,37472) )
  }
  TEXT  19690, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3462,357,3497,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19688
   ORIENTATION 5
  }
  INSTANCE  19691, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_RxDv"
    #SYMBOL="Input"
   }
   COORD (3520,560)
   ORIENTATION 5
   VERTEXES ( (2,37474) )
  }
  TEXT  19693, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3502,362,3537,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19691
   ORIENTATION 5
  }
  INSTANCE  19694, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_TxClk"
    #SYMBOL="Input"
   }
   COORD (3720,560)
   ORIENTATION 5
   VERTEXES ( (2,37476) )
  }
  TEXT  19696, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3702,319,3737,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19694
   ORIENTATION 5
  }
  INSTANCE  19697, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_RxEr"
    #SYMBOL="Input"
   }
   COORD (3760,560)
   ORIENTATION 5
   VERTEXES ( (2,37478) )
  }
  TEXT  19699, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3742,330,3777,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19697
   ORIENTATION 5
  }
  INSTANCE  19700, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_RxDv"
    #SYMBOL="Input"
   }
   COORD (3800,560)
   ORIENTATION 5
   VERTEXES ( (2,37480) )
  }
  TEXT  19702, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3782,325,3817,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19700
   ORIENTATION 5
  }
  INSTANCE  19703, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_RxClk"
    #SYMBOL="Input"
   }
   COORD (3880,560)
   ORIENTATION 5
   VERTEXES ( (2,37482) )
  }
  TEXT  19705, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3862,317,3897,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19703
   ORIENTATION 5
  }
  INSTANCE  19706, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_TxEn"
    #SYMBOL="Output"
   }
   COORD (3440,560)
   ORIENTATION 8
   VERTEXES ( (2,37484) )
  }
  TEXT  19708, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3423,362,3458,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19706
   ORIENTATION 8
  }
  INSTANCE  19709, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_TxEn"
    #SYMBOL="Output"
   }
   COORD (3640,560)
   ORIENTATION 8
   VERTEXES ( (2,37486) )
  }
  TEXT  19711, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3623,325,3658,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19709
   ORIENTATION 8
  }
  INSTANCE  19712, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phyMii1_TxEr"
    #SYMBOL="Output"
   }
   COORD (3680,560)
   ORIENTATION 8
   VERTEXES ( (2,37488) )
  }
  TEXT  19714, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3663,331,3698,508)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19712
   ORIENTATION 8
  }
  NET WIRE  19715, 0, 0
  NET WIRE  19717, 0, 0
  NET WIRE  19719, 0, 0
  NET WIRE  19721, 0, 0
  NET WIRE  19723, 0, 0
  NET WIRE  19725, 0, 0
  NET WIRE  19727, 0, 0
  NET WIRE  19729, 0, 0
  NET WIRE  19731, 0, 0
  NET BUS  19733, 0, 0
  NET BUS  19735, 0, 0
  NET BUS  19737, 0, 0
  NET BUS  19739, 0, 0
  INSTANCE  19767, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clk100"
    #SYMBOL="Input"
    %SIGIS="\"Clk\""
   }
   COORD (2380,560)
   ORIENTATION 5
   VERTEXES ( (2,37498) )
  }
  TEXT  19769, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2362,423,2397,509)
   ALIGN 9
   MARGINS (1,1)
   PARENT 19767
   ORIENTATION 5
  }
  NET WIRE  19770, 0, 0
  NET WIRE  19772, 0, 0
  NET WIRE  19774, 0, 0
  GENERIC  19807, 0, 0
  {
   LABEL "Generic_1"
   TEXT 
"-- general\n"+
"C_GEN_PDI : boolean := false;\n"+
"C_GEN_PAR_IF : boolean := false;\n"+
"C_GEN_SPI_IF : boolean := false;\n"+
"C_GEN_PLB_BUS_IF : boolean := false;\n"+
"C_GEN_SIMPLE_IO : boolean := false;\n"+
"-- openMAC\n"+
"C_MAC_PKT_SIZE : integer := 1024;\n"+
"C_MAC_PKT_SIZE_LOG2 : integer := 10;\n"+
"C_MAC_RX_BUFFERS : integer := 16;\n"+
"C_USE_RMII : boolean := false;\n"+
"C_TX_INT_PKT : boolean := false;\n"+
"C_RX_INT_PKT : boolean := false;\n"+
"C_USE_2ND_PHY : boolean := true;\n"+
"C_NUM_SMI : integer range 1 to 2 := 2;\n"+
"--pdi \n"+
"C_PDI_GEN_ASYNC_BUF_0 : boolean := true;\n"+
"C_PDI_ASYNC_BUF_0 : integer := 50;\n"+
"C_PDI_GEN_ASYNC_BUF_1 : boolean := true;\n"+
"C_PDI_ASYNC_BUF_1 : integer := 50;\n"+
"C_PDI_GEN_LED : boolean := false;\n"+
"C_PDI_GEN_TIME_SYNC : boolean := true;\n"+
"C_PDI_GEN_SECOND_TIMER : boolean := false;\n"+
"C_PDI_GEN_EVENT : boolean := true;\n"+
"--global pdi and mac\n"+
"C_NUM_RPDO : integer := 3;\n"+
"C_RPDO_0_BUF_SIZE : integer := 100;\n"+
"C_RPDO_1_BUF_SIZE : integer := 100;\n"+
"C_RPDO_2_BUF_SIZE : integer := 100;\n"+
"C_NUM_TPDO : integer := 1;\n"+
"C_TPDO_BUF_SIZE : integer := 100;\n"+
"-- pap\n"+
"C_PAP_DATA_WIDTH : integer := 16;\n"+
"--C_PAP_BIG_END : boolean := false;\n"+
"C_PAP_LOW_ACT : boolean := false;\n"+
"-- spi\n"+
"C_SPI_CPOL : boolean := false;\n"+
"C_SPI_CPHA : boolean := false;\n"+
"--C_SPI_BIG_END : boolean := false;\n"+
"-- simpleIO\n"+
"C_PIO_VAL_LENGTH : integer := 50;\n"+
"-- debug\n"+
"C_OBSERVER_ENABLE : boolean := false;\n"+
""
   RECT (240,260,1380,1720)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  29392, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2MAC_REG_Reset"
   }
  }
  TEXT  29393, 0, 0
  {
   TEXT "$#NAME"
   RECT (906,2710,1154,2739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29642
  }
  TEXT  29459, 0, 0
  {
   TEXT "$#NAME"
   RECT (909,2790,1151,2819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29538
  }
  NET WIRE  29463, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2MAC_PKT_Reset"
   }
  }
  TEXT  29464, 0, 0
  {
   TEXT "$#NAME"
   RECT (914,2830,1147,2859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29581
  }
  NET WIRE  29471, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2PDI_PCP_Reset"
   }
  }
  TEXT  29472, 0, 0
  {
   TEXT "$#NAME"
   RECT (923,2990,1138,3019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29593
  }
  NET WIRE  29479, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2PDI_AP_Reset"
   }
  }
  TEXT  29480, 0, 0
  {
   TEXT "$#NAME"
   RECT (908,2870,1153,2899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29599
  }
  NET WIRE  29487, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="Bus2SMP_PCP_Reset"
   }
  }
  VTX  29529, 0, 0
  {
   COORD (840,2820)
  }
  VTX  29530, 0, 0
  {
   COORD (1220,2820)
  }
  WIRE  29538, 0, 0
  {
   NET 29463
   VTX 29529, 29530
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  29575, 0, 0
  {
   COORD (840,2860)
  }
  VTX  29576, 0, 0
  {
   COORD (1220,2860)
  }
  WIRE  29581, 0, 0
  {
   NET 29471
   VTX 29575, 29576
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  29591, 0, 0
  {
   COORD (840,3020)
  }
  VTX  29592, 0, 0
  {
   COORD (1220,3020)
  }
  WIRE  29593, 0, 0
  {
   NET 29479
   VTX 29591, 29592
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  29597, 0, 0
  {
   COORD (840,2900)
  }
  VTX  29598, 0, 0
  {
   COORD (1220,2900)
  }
  WIRE  29599, 0, 0
  {
   NET 29487
   VTX 29597, 29598
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  29601, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U6"
    #SYMBOL="buf"
   }
   COORD (1220,3000)
   VERTEXES ( (2,29592), (4,29607) )
  }
  VTX  29607, 0, 0
  {
   COORD (1340,3020)
  }
  VTX  29608, 0, 0
  {
   COORD (1640,3020)
  }
  WIRE  29610, 0, 0
  {
   NET 19575
   VTX 29607, 29608
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29612, 0, 0
  {
   TEXT "$#NAME"
   RECT (1475,2830,1546,2859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29645
  }
  TEXT  29616, 0, 0
  {
   TEXT "$#NAME"
   RECT (1461,2990,1519,3019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29610
  }
  VTX  29640, 0, 0
  {
   COORD (840,2740)
  }
  VTX  29641, 0, 0
  {
   COORD (1220,2740)
  }
  WIRE  29642, 0, 0
  {
   NET 29392
   VTX 29640, 29641
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  29643, 0, 0
  {
   COORD (1380,2860)
  }
  VTX  29644, 0, 0
  {
   COORD (1640,2860)
  }
  WIRE  29645, 0, 0
  {
   NET 19573
   VTX 29643, 29644
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  29646, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or3"
    #LIBRARY="#builtin"
    #REFERENCE="U5"
    #SYMBOL="or3"
   }
   COORD (1220,2800)
   VERTEXES ( (2,29598), (4,29643), (6,29576), (8,29530) )
  }
  INSTANCE  29647, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U7"
    #SYMBOL="buf"
   }
   COORD (1220,2720)
   VERTEXES ( (2,29641), (4,29648) )
  }
  VTX  29648, 0, 0
  {
   COORD (1340,2740)
  }
  VTX  29649, 0, 0
  {
   COORD (1640,2740)
  }
  WIRE  29651, 0, 0
  {
   NET 19562
   VTX 29648, 29649
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  29653, 0, 0
  {
   TEXT "$#NAME"
   RECT (1476,2670,1505,2699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 29651
  }
  INSTANCE  35101, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="powerlink"
    #GENERIC0="iRpdo0BufSize_g : INTEGER := C_RPDO_0_BUF_SIZE"
    #GENERIC1="iTpdoBufSize_g : INTEGER := C_TPDO_BUF_SIZE"
    #GENERIC10="use2ndPhy_g : BOOLEAN := C_USE_2ND_PHY"
    #GENERIC11="use2ndCmpTimer_g : BOOLEAN := C_PDI_GEN_SECOND_TIMER"
    #GENERIC12="useIntPacketBuf_g : BOOLEAN := C_MAC_PKT_EN"
    #GENERIC13="genPdi_g : BOOLEAN := C_GEN_PDI"
    #GENERIC14="m_rx_fifo_size_g : INTEGER := C_M_FIFO_SIZE_RX"
    #GENERIC15="genOnePdiClkDomain_g : BOOLEAN := false"
    #GENERIC16="gen_dma_observer_g : BOOLEAN := C_OBSERVER_ENABLE"
    #GENERIC17="m_data_width_g : INTEGER := 32"
    #GENERIC18="m_rx_burst_size_g : INTEGER := C_MAC_DMA_BURST_SIZE_RX/4"
    #GENERIC19="m_tx_burst_size_g : INTEGER := C_MAC_DMA_BURST_SIZE_TX/4"
    #GENERIC2="genEvent_g : BOOLEAN := C_PDI_GEN_EVENT"
    #GENERIC20="useRxIntPacketBuf_g : BOOLEAN := C_MAC_PKT_RX_EN"
    #GENERIC21="endian_g : STRING := \"big\""
    #GENERIC22="m_tx_fifo_size_g : INTEGER := C_M_FIFO_SIZE_TX"
    #GENERIC23="gNumSmi : INTEGER range 1 to 2 := C_NUM_SMI"
    #GENERIC24="genSmiIO : BOOLEAN := false"
    #GENERIC25="m_burstcount_width_g : INTEGER := C_M_BURSTCOUNT_WIDTH"
    #GENERIC26="m_burstcount_const_g : BOOLEAN := true"
    #GENERIC27="genSimpleIO_g : BOOLEAN := C_GEN_SIMPLE_IO"
    #GENERIC28="iBufSizeLOG2_g : INTEGER := C_MAC_PKT_SIZE_LOG2"
    #GENERIC29="iBufSize_g : INTEGER := C_MAC_PKT_SIZE"
    #GENERIC3="genInternalAp_g : BOOLEAN := C_GEN_PLB_BUS_IF"
    #GENERIC30="Simulate : BOOLEAN := false"
    #GENERIC31="genIoBuf_g : BOOLEAN := false"
    #GENERIC32="papLowAct_g : BOOLEAN := C_PAP_LOW_ACT"
    #GENERIC33="genSpiAp_g : BOOLEAN := C_GEN_SPI_IF"
    #GENERIC34="pioValLen_g : INTEGER := C_PIO_VAL_LENGTH"
    #GENERIC35="spiBigEnd_g : BOOLEAN := false"
    #GENERIC36="papBigEnd_g : BOOLEAN := false"
    #GENERIC37="iPdiRev_g : INTEGER := 2"
    #GENERIC38="papDataWidth_g : INTEGER := C_PAP_DATA_WIDTH"
    #GENERIC39="iAsyBuf1Size_g : INTEGER := C_PDI_ASYNC_BUF_0"
    #GENERIC4="genTimeSync_g : BOOLEAN := C_PDI_GEN_TIME_SYNC"
    #GENERIC40="iAsyBuf2Size_g : INTEGER := C_PDI_ASYNC_BUF_1"
    #GENERIC41="iRpdo1BufSize_g : INTEGER := C_RPDO_1_BUF_SIZE"
    #GENERIC42="spiCPHA_g : BOOLEAN := C_SPI_CPHA"
    #GENERIC43="useRmii_g : BOOLEAN := C_USE_RMII"
    #GENERIC44="iRpdo2BufSize_g : INTEGER := C_RPDO_2_BUF_SIZE"
    #GENERIC45="spiCPOL_g : BOOLEAN := C_SPI_CPOL"
    #GENERIC5="genABuf2_g : BOOLEAN := C_PDI_GEN_ASYNC_BUF_1"
    #GENERIC6="genLedGadget_g : BOOLEAN := C_PDI_GEN_LED"
    #GENERIC7="genABuf1_g : BOOLEAN := C_PDI_GEN_ASYNC_BUF_0"
    #GENERIC8="iTpdos_g : INTEGER := C_NUM_TPDO"
    #GENERIC9="iRpdos_g : INTEGER := C_NUM_RPDO"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_POWERLINK_IP_CORE"
    #SYMBOL="powerlink"
   }
   COORD (2040,660)
   VERTEXES ( (38,37556), (42,37560), (46,37562), (50,37565), (54,37568), (58,37570), (4,37542), (8,37544), (12,37607), (62,37572), (66,37574), (70,37576), (74,37578), (78,37580), (82,37582), (16,37546), (20,37548), (24,37609), (86,37584), (90,37586), (94,37588), (98,37590), (102,37604), (106,37592), (28,37550), (32,37552), (110,37606), (114,37594), (118,37596), (36,37554), (40,37558), (44,37598), (48,37564), (52,37600), (56,37602), (274,37612), (34,37435), (122,37635), (30,37433), (126,37637), (26,37431), (130,37639), (22,37429), (134,37641), (18,37427), (138,37643), (14,37425), (142,37645), (10,37497), (60,37629), (6,37423), (146,37647), (2,37421), (150,37649), (128,37499), (154,37651), (158,37653), (136,37437), (162,37655), (232,37441), (166,37657), (148,37501), (80,37631), (212,37659), (156,37439), (214,37661), (240,37443), (216,37663), (120,37465), (218,37665), (124,37457), (220,37667), (230,37445), (104,37633), (228,37447), (226,37469), (160,37467), (262,37617), (164,37459), (266,37619), (168,37461), (268,37621), (250,37449), (264,37623), (248,37451), (270,37625), (246,37453), (272,37627), (244,37463), (276,37669), (242,37455), (278,37671), (140,37491), (280,37673), (144,37483), (238,37471), (236,37473), (234,37495), (284,37675), (172,37493), (292,37683), (176,37485), (294,37691), (180,37487), (286,37677), (260,37475), (296,37685), (258,37477), (298,37689), (256,37479), (254,37489), (282,37687), (252,37481), (288,37681), (290,37679), (314,37714), (306,37712), (312,37710), (304,37716), (310,37708), (184,37696), (188,37698), (192,37704), (196,37700), (200,37706), (204,37702), (72,37503), (76,37505), (224,37539), (222,37537), (108,37513), (116,37515), (100,37511), (210,37535), (208,37533), (206,37531), (202,37529), (198,37614), (194,37527), (190,37525), (186,37523), (182,37616), (178,37521), (174,37519), (170,37517), (88,37507), (92,37509), (300,37693), (302,37925) )
   PINPROP 64,"#PIN_STATE","3"
   PINPROP 68,"#PIN_STATE","3"
   PINPROP 84,"#PIN_STATE","3"
   PINPROP 96,"#PIN_STATE","3"
   PINPROP 112,"#PIN_STATE","3"
   PINPROP 132,"#PIN_STATE","3"
   PINPROP 152,"#PIN_STATE","3"
   PINPROP 302,"#PIN_STATE","0"
   PINPROP 308,"#PIN_STATE","3"
  }
  TEXT  35209, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2120,2260,2245,2295)
   MARGINS (1,1)
   PARENT 35101
  }
  TEXT  35210, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (4820,680,5568,2198)
   PARENT 35101
  }
  TEXT  35211, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2920,1447,3312,1480)
   ALIGN 8
   PARENT 35101
  }
  NET WIRE  35212, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_asyncIrq"
   }
  }
  NET WIRE  35214, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_asyncIrq_n"
   }
  }
  NET WIRE  35216, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_ack"
   }
  }
  NET WIRE  35218, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_ack_n"
   }
  }
  NET WIRE  35220, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_miso"
   }
  }
  NET BUS  35222, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_portOutValid(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35224, 0, 0
  {
   VARIABLES
   {
    #NAME="pio_operational"
   }
  }
  INSTANCE  35226, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_asyncIrq"
    #SYMBOL="Output"
   }
   COORD (4180,1180)
   VERTEXES ( (2,37504) )
  }
  TEXT  35228, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1163,4419,1198)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35226
  }
  INSTANCE  35229, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_asyncIrq_n"
    #SYMBOL="Output"
   }
   COORD (4180,1220)
   VERTEXES ( (2,37506) )
  }
  TEXT  35231, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1203,4451,1238)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35229
  }
  INSTANCE  35232, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pap_ack"
    #SYMBOL="Output"
   }
   COORD (4200,2080)
   VERTEXES ( (2,37508) )
  }
  TEXT  35234, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4281,2063,4392,2098)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35232
  }
  INSTANCE  35235, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pap_ack_n"
    #SYMBOL="Output"
   }
   COORD (4200,2120)
   VERTEXES ( (2,37510) )
  }
  TEXT  35237, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4281,2103,4424,2138)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35235
  }
  INSTANCE  35238, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="spi_miso"
    #SYMBOL="Output"
   }
   COORD (4180,1500)
   VERTEXES ( (2,37512) )
  }
  TEXT  35240, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1483,4380,1518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35238
  }
  INSTANCE  35241, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_portOutValid(3:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4180,1360)
   VERTEXES ( (2,37514) )
  }
  TEXT  35243, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1343,4540,1378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35241
  }
  INSTANCE  35244, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pio_operational"
    #SYMBOL="Output"
   }
   COORD (4180,1440)
   VERTEXES ( (2,37516) )
  }
  TEXT  35246, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1423,4462,1458)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35244
  }
  INSTANCE  35247, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="led_error"
    #SYMBOL="Output"
   }
   COORD (4180,900)
   VERTEXES ( (2,37695) )
  }
  TEXT  35249, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,883,4380,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35247
  }
  INSTANCE  35250, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="led_status"
    #SYMBOL="Output"
   }
   COORD (4180,940)
   VERTEXES ( (2,37697) )
  }
  TEXT  35252, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,923,4396,958)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35250
  }
  INSTANCE  35253, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="led_phyLink(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4180,980)
   VERTEXES ( (2,37703) )
  }
  TEXT  35255, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,963,4476,998)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35253
  }
  INSTANCE  35256, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="led_phyAct(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4180,1020)
   VERTEXES ( (2,37699) )
  }
  TEXT  35258, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1003,4465,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35256
  }
  INSTANCE  35259, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="led_opt(1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4180,1060)
   VERTEXES ( (2,37705) )
  }
  TEXT  35261, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1043,4418,1078)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35259
  }
  INSTANCE  35262, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="led_gpo(7:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4180,1100)
   VERTEXES ( (2,37701) )
  }
  TEXT  35264, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1083,4426,1118)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35262
  }
  NET WIRE  35265, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_cs"
   }
  }
  NET WIRE  35267, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_rd"
   }
  }
  NET WIRE  35269, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_wr"
   }
  }
  NET WIRE  35271, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_cs_n"
   }
  }
  NET WIRE  35273, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_rd_n"
   }
  }
  NET WIRE  35275, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_wr_n"
   }
  }
  NET BUS  35277, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pap_addr(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35279, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_clk"
   }
  }
  NET WIRE  35281, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_sel_n"
   }
  }
  NET WIRE  35283, 0, 0
  {
   VARIABLES
   {
    #NAME="spi_mosi"
   }
  }
  NET BUS  35285, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_pconfig(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35287, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_portInLatch(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  INSTANCE  35289, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_cs"
    #SYMBOL="Input"
   }
   COORD (4190,2000)
   ORIENTATION 2
   VERTEXES ( (2,37518) )
  }
  TEXT  35291, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1983,4357,2018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35289
   ORIENTATION 2
  }
  INSTANCE  35292, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_rd"
    #SYMBOL="Input"
   }
   COORD (4190,1960)
   ORIENTATION 2
   VERTEXES ( (2,37520) )
  }
  TEXT  35294, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1943,4353,1978)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35292
   ORIENTATION 2
  }
  INSTANCE  35295, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_wr"
    #SYMBOL="Input"
   }
   COORD (4190,1920)
   ORIENTATION 2
   VERTEXES ( (2,37522) )
  }
  TEXT  35297, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1903,4358,1938)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35295
   ORIENTATION 2
  }
  INSTANCE  35298, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_be(C_PAP_DATA_WIDTH/8-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4190,1880)
   ORIENTATION 2
   VERTEXES ( (2,37615) )
  }
  TEXT  35300, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1863,4755,1898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35298
   ORIENTATION 2
  }
  INSTANCE  35301, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_cs_n"
    #SYMBOL="Input"
   }
   COORD (4190,1840)
   ORIENTATION 2
   VERTEXES ( (2,37524) )
  }
  TEXT  35303, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1823,4389,1858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35301
   ORIENTATION 2
  }
  INSTANCE  35304, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_rd_n"
    #SYMBOL="Input"
   }
   COORD (4190,1800)
   ORIENTATION 2
   VERTEXES ( (2,37526) )
  }
  TEXT  35306, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1783,4385,1818)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35304
   ORIENTATION 2
  }
  INSTANCE  35307, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="pap_wr_n"
    #SYMBOL="Input"
   }
   COORD (4190,1760)
   ORIENTATION 2
   VERTEXES ( (2,37528) )
  }
  TEXT  35309, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1743,4390,1778)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35307
   ORIENTATION 2
  }
  INSTANCE  35310, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_be_n(C_PAP_DATA_WIDTH/8-1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4190,1720)
   ORIENTATION 2
   VERTEXES ( (2,37613) )
  }
  TEXT  35312, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1703,4787,1738)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35310
   ORIENTATION 2
  }
  INSTANCE  35313, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_addr(15:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4190,1680)
   ORIENTATION 2
   VERTEXES ( (2,37530) )
  }
  TEXT  35315, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1663,4461,1698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35313
   ORIENTATION 2
  }
  INSTANCE  35316, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="spi_clk"
    #SYMBOL="Input"
   }
   COORD (4190,1620)
   ORIENTATION 2
   VERTEXES ( (2,37532) )
  }
  TEXT  35318, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1603,4353,1638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35316
   ORIENTATION 2
  }
  INSTANCE  35319, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="spi_sel_n"
    #SYMBOL="Input"
   }
   COORD (4190,1580)
   ORIENTATION 2
   VERTEXES ( (2,37534) )
  }
  TEXT  35321, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1563,4387,1598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35319
   ORIENTATION 2
  }
  INSTANCE  35322, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="spi_mosi"
    #SYMBOL="Input"
   }
   COORD (4190,1540)
   ORIENTATION 2
   VERTEXES ( (2,37536) )
  }
  TEXT  35324, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1523,4380,1558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35322
   ORIENTATION 2
  }
  INSTANCE  35325, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_pconfig(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4170,1320)
   ORIENTATION 2
   VERTEXES ( (2,37538) )
  }
  TEXT  35327, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1303,4472,1338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35325
   ORIENTATION 2
  }
  INSTANCE  35328, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_portInLatch(3:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (4170,1280)
   ORIENTATION 2
   VERTEXES ( (2,37540) )
  }
  TEXT  35330, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4261,1263,4522,1298)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35328
   ORIENTATION 2
  }
  NET BUS  35331, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_readdata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35333, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_waitrequest"
   }
  }
  NET BUS  35335, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35337, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_waitrequest"
   }
  }
  NET BUS  35339, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mbf_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35341, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_waitrequest"
   }
  }
  NET WIRE  35343, 0, 0
  {
   VARIABLES
   {
    #NAME="m_read"
   }
  }
  NET WIRE  35345, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_chipselect"
   }
  }
  NET WIRE  35347, 0, 0
  {
   VARIABLES
   {
    #NAME="m_write"
   }
  }
  NET WIRE  35349, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_read"
   }
  }
  NET WIRE  35351, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_write"
   }
  }
  NET BUS  35353, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="m_address(29:0)"
   }
  }
  NET BUS  35355, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_byteenable(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35357, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="mac_address(11:0)"
   }
  }
  NET BUS  35359, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mac_writedata(15:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35361, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_chipselect"
   }
  }
  NET WIRE  35363, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_read"
   }
  }
  NET WIRE  35365, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_write"
   }
  }
  NET BUS  35367, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35369, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_address(1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35371, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tcp_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35373, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_chipselect"
   }
  }
  NET WIRE  35375, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_read"
   }
  }
  NET WIRE  35377, 0, 0
  {
   VARIABLES
   {
    #NAME="mbf_write"
   }
  }
  NET BUS  35379, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35381, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  35383, 0, 0
  {
   VARIABLES
   {
    #NAME="m_waitrequest"
   }
  }
  NET WIRE  35385, 0, 0
  {
   VARIABLES
   {
    #NAME="m_readdatavalid"
   }
  }
  TEXT  35387, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,970,1781,999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37777
  }
  TEXT  35388, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1010,1747,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37778
  }
  TEXT  35389, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1350,1769,1379)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37779
  }
  TEXT  35390, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1390,1735,1419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37780
  }
  TEXT  35391, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1730,1777,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37781
  }
  TEXT  35392, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1770,1743,1799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37782
  }
  TEXT  35393, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1950,1647,1979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37783
  }
  TEXT  35394, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,730,1732,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37784
  }
  TEXT  35395, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1990,1649,2019)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37785
  }
  TEXT  35396, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,770,1672,799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37786
  }
  TEXT  35397, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,2030,1767,2059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37805
  }
  TEXT  35399, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,810,1674,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37787
  }
  TEXT  35400, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,2070,1747,2099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37788
  }
  TEXT  35401, 0, 0
  {
   TEXT "$#NAME"
   RECT (1563,850,1791,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37789
  }
  TEXT  35402, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,2110,1758,2139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37806
  }
  TEXT  35404, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,890,1772,919)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37790
  }
  TEXT  35405, 0, 0
  {
   TEXT "$#NAME"
   RECT (1504,2150,2027,2179)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37807
  }
  TEXT  35407, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,930,1783,959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37791
  }
  TEXT  35408, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1110,1720,1139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37792
  }
  TEXT  35409, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1150,1660,1179)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37793
  }
  TEXT  35410, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1190,1662,1219)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37794
  }
  TEXT  35411, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1230,1780,1259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37795
  }
  TEXT  35412, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1270,1747,1299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37796
  }
  TEXT  35413, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1310,1771,1339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37797
  }
  TEXT  35414, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1490,1728,1519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37798
  }
  TEXT  35415, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1530,1668,1559)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37799
  }
  TEXT  35416, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1570,1670,1599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37800
  }
  TEXT  35417, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1610,1788,1639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37801
  }
  TEXT  35418, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1650,2046,1679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37808
  }
  TEXT  35420, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1690,1779,1719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37802
  }
  TEXT  35421, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1830,1756,1859)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37809
  }
  TEXT  35423, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1870,1722,1899)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37803
  }
  TEXT  35424, 0, 0
  {
   TEXT "$#NAME"
   RECT (1564,1910,1743,1939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37804
  }
  INSTANCE  35425, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="mac_irq"
    #SYMBOL="Output"
   }
   COORD (1580,1080)
   ORIENTATION 4
   VERTEXES ( (2,37608) )
  }
  TEXT  35427, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1421,1062,1528,1097)
   ALIGN 6
   MARGINS (1,1)
   PARENT 35425
   ORIENTATION 4
  }
  INSTANCE  35428, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="tcp_irq"
    #SYMBOL="Output"
   }
   COORD (1580,1460)
   ORIENTATION 4
   VERTEXES ( (2,37610) )
  }
  TEXT  35430, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1438,1442,1528,1477)
   ALIGN 6
   MARGINS (1,1)
   PARENT 35428
   ORIENTATION 4
  }
  NET BUS  35431, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="mbf_address(C_MAC_PKT_SIZE_LOG2-3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  INSTANCE  35432, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIDat_I"
    #SYMBOL="Input"
   }
   COORD (3060,2660)
   ORIENTATION 8
   VERTEXES ( (2,37618) )
  }
  TEXT  35434, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3043,2711,3078,2907)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35432
   ORIENTATION 8
  }
  INSTANCE  35435, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIDat_O"
    #SYMBOL="Output"
   }
   COORD (3100,2660)
   ORIENTATION 5
   VERTEXES ( (2,37620) )
  }
  TEXT  35437, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3082,2712,3117,2924)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35435
   ORIENTATION 5
  }
  INSTANCE  35438, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy0_SMIDat_T"
    #SYMBOL="Output"
   }
   COORD (3140,2660)
   ORIENTATION 5
   VERTEXES ( (2,37622) )
  }
  TEXT  35440, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3122,2712,3157,2920)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35438
   ORIENTATION 5
  }
  INSTANCE  35441, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIDat_I"
    #SYMBOL="Input"
   }
   COORD (3200,2660)
   ORIENTATION 8
   VERTEXES ( (2,37624) )
  }
  TEXT  35443, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3183,2711,3218,2907)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35441
   ORIENTATION 8
  }
  INSTANCE  35444, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIDat_O"
    #SYMBOL="Output"
   }
   COORD (3240,2660)
   ORIENTATION 5
   VERTEXES ( (2,37626) )
  }
  TEXT  35446, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3222,2712,3257,2924)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35444
   ORIENTATION 5
  }
  INSTANCE  35447, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy1_SMIDat_T"
    #SYMBOL="Output"
   }
   COORD (3280,2660)
   ORIENTATION 5
   VERTEXES ( (2,37628) )
  }
  TEXT  35449, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3262,2712,3297,2920)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35447
   ORIENTATION 5
  }
  NET WIRE  35450, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_irq_s"
   }
  }
  TEXT  35452, 0, 0
  {
   TEXT "$#NAME"
   RECT (1754,1050,1866,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 37810
  }
  NET WIRE  35453, 0, 0
  {
   VARIABLES
   {
    #NAME="tcp_irq_s"
   }
  }
  TEXT  35455, 0, 0
  {
   TEXT "$#NAME"
   RECT (1760,1430,1860,1459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 37811
  }
  NET BUS  35456, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcount(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35457, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_readdata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35458, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_writedata(31:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35459, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_byteenable(3:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  TEXT  35460, 0, 0
  {
   TEXT "$#NAME"
   RECT (1504,2190,2048,2219)
   ALIGN 8
   MARGINS (1,1)
   PARENT 37812
  }
  NET BUS  35462, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="m_burstcounter(C_M_BURSTCOUNT_WIDTH-1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  35463, 0, 0
  NET BUS  35465, 0, 0
  NET WIRE  35467, 0, 0
  NET WIRE  35469, 0, 0
  NET WIRE  35471, 0, 0
  NET WIRE  35473, 0, 0
  NET WIRE  35475, 0, 0
  NET WIRE  35477, 0, 0
  NET BUS  35479, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_readdata(31:0)"
   }
  }
  NET BUS  35481, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ap_readdata(31:0)"
   }
  }
  NET BUS  35483, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_readdata(31:0)"
   }
  }
  NET WIRE  35485, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_chipselect"
   }
  }
  NET WIRE  35487, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_read"
   }
  }
  NET WIRE  35489, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_write"
   }
  }
  NET BUS  35491, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_byteenable(3:0)"
   }
  }
  NET BUS  35493, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_address(12:0)"
   }
  }
  NET BUS  35495, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pcp_writedata(31:0)"
   }
  }
  NET WIRE  35497, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_chipselect"
   }
  }
  NET WIRE  35499, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_read"
   }
  }
  NET WIRE  35501, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_write"
   }
  }
  NET BUS  35503, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_byteenable(3:0)"
   }
  }
  NET BUS  35505, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_address(12:0)"
   }
  }
  NET BUS  35507, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ap_writedata(31:0)"
   }
  }
  NET WIRE  35509, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_address"
   }
  }
  NET WIRE  35511, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_read"
   }
  }
  NET WIRE  35513, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_write"
   }
  }
  NET BUS  35515, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_writedata(31:0)"
   }
  }
  NET BUS  35517, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="smp_byteenable(3:0)"
   }
  }
  NET WIRE  35519, 0, 0
  {
   VARIABLES
   {
    #NAME="pcp_waitrequest"
   }
  }
  NET WIRE  35521, 0, 0
  {
   VARIABLES
   {
    #NAME="ap_waitrequest"
   }
  }
  NET WIRE  35523, 0, 0
  {
   VARIABLES
   {
    #NAME="smp_waitrequest"
   }
  }
  TEXT  35525, 0, 0
  {
   TEXT "$#NAME"
   RECT (2375,2662,2404,2874)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37821
   ORIENTATION 5
  }
  TEXT  35526, 0, 0
  {
   TEXT "$#NAME"
   RECT (2665,2662,2694,2861)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37822
   ORIENTATION 5
  }
  TEXT  35527, 0, 0
  {
   TEXT "$#NAME"
   RECT (2935,2662,2964,2880)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37823
   ORIENTATION 5
  }
  TEXT  35528, 0, 0
  {
   TEXT "$#NAME"
   RECT (2125,2662,2154,2825)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37824
   ORIENTATION 5
  }
  TEXT  35529, 0, 0
  {
   TEXT "$#NAME"
   RECT (2175,2662,2204,2765)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37825
   ORIENTATION 5
  }
  TEXT  35530, 0, 0
  {
   TEXT "$#NAME"
   RECT (2215,2662,2244,2767)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37826
   ORIENTATION 5
  }
  TEXT  35531, 0, 0
  {
   TEXT "$#NAME"
   RECT (2255,2662,2284,2885)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37827
   ORIENTATION 5
  }
  TEXT  35532, 0, 0
  {
   TEXT "$#NAME"
   RECT (2285,2662,2314,2865)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37828
   ORIENTATION 5
  }
  TEXT  35533, 0, 0
  {
   TEXT "$#NAME"
   RECT (2335,2662,2364,2876)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37829
   ORIENTATION 5
  }
  TEXT  35534, 0, 0
  {
   TEXT "$#NAME"
   RECT (2425,2662,2454,2812)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37830
   ORIENTATION 5
  }
  TEXT  35535, 0, 0
  {
   TEXT "$#NAME"
   RECT (2455,2662,2484,2752)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37831
   ORIENTATION 5
  }
  TEXT  35536, 0, 0
  {
   TEXT "$#NAME"
   RECT (2495,2662,2524,2754)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37832
   ORIENTATION 5
  }
  TEXT  35537, 0, 0
  {
   TEXT "$#NAME"
   RECT (2535,2662,2564,2872)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37833
   ORIENTATION 5
  }
  TEXT  35538, 0, 0
  {
   TEXT "$#NAME"
   RECT (2585,2662,2614,2852)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37834
   ORIENTATION 5
  }
  TEXT  35539, 0, 0
  {
   TEXT "$#NAME"
   RECT (2625,2662,2654,2863)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37835
   ORIENTATION 5
  }
  TEXT  35540, 0, 0
  {
   TEXT "$#NAME"
   RECT (2725,2662,2754,2809)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37836
   ORIENTATION 5
  }
  TEXT  35541, 0, 0
  {
   TEXT "$#NAME"
   RECT (2765,2662,2794,2771)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37837
   ORIENTATION 5
  }
  TEXT  35542, 0, 0
  {
   TEXT "$#NAME"
   RECT (2805,2662,2834,2773)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37838
   ORIENTATION 5
  }
  TEXT  35543, 0, 0
  {
   TEXT "$#NAME"
   RECT (2835,2662,2864,2882)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37839
   ORIENTATION 5
  }
  TEXT  35544, 0, 0
  {
   TEXT "$#NAME"
   RECT (2885,2662,2914,2891)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37840
   ORIENTATION 5
  }
  TEXT  35545, 0, 0
  {
   TEXT "$#NAME"
   RECT (3315,2662,3344,2840)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37841
   ORIENTATION 5
  }
  TEXT  35546, 0, 0
  {
   TEXT "$#NAME"
   RECT (3365,2662,3394,2827)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37842
   ORIENTATION 5
  }
  TEXT  35547, 0, 0
  {
   TEXT "$#NAME"
   RECT (3395,2662,3424,2846)
   ALIGN 1
   MARGINS (1,1)
   PARENT 37843
   ORIENTATION 5
  }
  NET BUS  35548, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pap_gpio_I(1:0)"
   }
  }
  NET BUS  35550, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="pio_portio_I(31:0)"
   }
  }
  NET WIRE  35552, 0, 0
  {
   VARIABLES
   {
    #NAME="pap_data_T"
   }
  }
  INSTANCE  35554, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pap_data_O(C_PAP_DATA_WIDTH-1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3880,2620)
   ORIENTATION 5
   VERTEXES ( (2,37682) )
  }
  TEXT  35556, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3862,2672,3897,3205)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35554
   ORIENTATION 5
  }
  NET BUS  35557, 0, 0
  INSTANCE  35559, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pio_portio_O(31:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3740,2620)
   ORIENTATION 5
   VERTEXES ( (2,37686) )
  }
  TEXT  35561, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3722,2672,3757,2917)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35559
   ORIENTATION 5
  }
  INSTANCE  35562, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pap_gpio_O(1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3600,2620)
   ORIENTATION 5
   VERTEXES ( (2,37684) )
  }
  TEXT  35564, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3582,2672,3617,2892)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35562
   ORIENTATION 5
  }
  NET BUS  35565, 0, 0
  NET BUS  35567, 0, 0
  INSTANCE  35569, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pap_gpio_I(1:0)"
    #SYMBOL="BusInput"
   }
   COORD (3560,2620)
   ORIENTATION 8
   VERTEXES ( (2,37676) )
  }
  TEXT  35571, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3543,2671,3578,2875)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35569
   ORIENTATION 8
  }
  INSTANCE  35572, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="pio_portio_I(31:0)"
    #SYMBOL="BusInput"
   }
   COORD (3700,2620)
   ORIENTATION 8
   VERTEXES ( (2,37678) )
  }
  TEXT  35574, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3683,2671,3718,2900)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35572
   ORIENTATION 8
  }
  INSTANCE  35575, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="pap_data_T"
    #SYMBOL="Output"
   }
   COORD (3920,2620)
   ORIENTATION 5
   VERTEXES ( (2,37680) )
  }
  TEXT  35577, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3902,2672,3937,2829)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35575
   ORIENTATION 5
  }
  INSTANCE  35578, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pap_data_I(C_PAP_DATA_WIDTH-1:0)"
    #SYMBOL="BusInput"
   }
   COORD (3840,2620)
   ORIENTATION 8
   VERTEXES ( (2,37688) )
  }
  TEXT  35580, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3823,2671,3858,3188)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35578
   ORIENTATION 8
  }
  NET BUS  35581, 0, 0
  INSTANCE  35641, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pio_portio_T(31:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3780,2620)
   ORIENTATION 5
   VERTEXES ( (2,37690) )
  }
  TEXT  35643, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3762,2672,3797,2913)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35641
   ORIENTATION 5
  }
  NET BUS  35644, 0, 0
  INSTANCE  35646, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="pap_gpio_T(1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3640,2620)
   ORIENTATION 5
   VERTEXES ( (2,37692) )
  }
  TEXT  35648, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3622,2672,3657,2888)
   ALIGN 1
   MARGINS (1,1)
   PARENT 35646
   ORIENTATION 5
  }
  NET BUS  35649, 0, 0
  INSTANCE  35651, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_syncIrq"
    #SYMBOL="Output"
   }
   COORD (4200,2200)
   VERTEXES ( (2,37694) )
  }
  TEXT  35653, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4252,2183,4394,2218)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35651
  }
  NET WIRE  35654, 0, 0
  NET WIRE  35656, 0, 0
  NET WIRE  35658, 0, 0
  NET BUS  35660, 0, 0
  NET BUS  35662, 0, 0
  NET BUS  35664, 0, 0
  NET BUS  35666, 0, 0
  INSTANCE  35668, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy_SMIDat_O"
    #SYMBOL="Output"
   }
   COORD (4180,860)
   VERTEXES ( (2,37707) )
  }
  TEXT  35670, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4232,843,4428,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35668
  }
  NET WIRE  35671, 0, 0
  INSTANCE  35673, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy_SMIDat_T"
    #SYMBOL="Output"
   }
   COORD (4180,780)
   VERTEXES ( (2,37709) )
  }
  TEXT  35675, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4232,763,4424,798)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35673
  }
  NET WIRE  35676, 0, 0
  INSTANCE  35678, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy_SMIClk"
    #SYMBOL="Output"
   }
   COORD (4180,740)
   VERTEXES ( (2,37711) )
  }
  TEXT  35680, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4232,723,4386,758)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35678
  }
  NET WIRE  35681, 0, 0
  INSTANCE  35683, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="phy_Rst_n"
    #SYMBOL="Output"
   }
   COORD (4180,700)
   VERTEXES ( (2,37713) )
  }
  TEXT  35685, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4232,683,4371,718)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35683
  }
  NET WIRE  35686, 0, 0
  INSTANCE  35688, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="phy_SMIDat_I"
    #SYMBOL="Input"
   }
   COORD (4170,820)
   ORIENTATION 2
   VERTEXES ( (2,37715) )
  }
  TEXT  35690, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4241,803,4421,838)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35688
   ORIENTATION 2
  }
  NET WIRE  35691, 0, 0
  VTX  37421, 0, 0
  {
   COORD (2460,660)
  }
  VTX  37422, 0, 0
  {
   COORD (2460,520)
  }
  VTX  37423, 0, 0
  {
   COORD (2420,660)
  }
  VTX  37424, 0, 0
  {
   COORD (2420,520)
  }
  VTX  37425, 0, 0
  {
   COORD (2340,660)
  }
  VTX  37426, 0, 0
  {
   COORD (2340,520)
  }
  VTX  37427, 0, 0
  {
   COORD (2300,660)
  }
  VTX  37428, 0, 0
  {
   COORD (2300,520)
  }
  VTX  37429, 0, 0
  {
   COORD (2260,660)
  }
  VTX  37430, 0, 0
  {
   COORD (2260,520)
  }
  VTX  37431, 0, 0
  {
   COORD (2220,660)
  }
  VTX  37432, 0, 0
  {
   COORD (2220,520)
  }
  VTX  37433, 0, 0
  {
   COORD (2180,660)
  }
  VTX  37434, 0, 0
  {
   COORD (2180,520)
  }
  VTX  37435, 0, 0
  {
   COORD (2140,660)
  }
  VTX  37436, 0, 0
  {
   COORD (2140,520)
  }
  VTX  37437, 0, 0
  {
   COORD (2600,660)
  }
  VTX  37438, 0, 0
  {
   COORD (2600,560)
  }
  VTX  37439, 0, 0
  {
   COORD (2760,660)
  }
  VTX  37440, 0, 0
  {
   COORD (2760,560)
  }
  VTX  37441, 0, 0
  {
   COORD (2640,660)
  }
  VTX  37442, 0, 0
  {
   COORD (2640,560)
  }
  VTX  37443, 0, 0
  {
   COORD (2800,660)
  }
  VTX  37444, 0, 0
  {
   COORD (2800,560)
  }
  VTX  37445, 0, 0
  {
   COORD (2940,660)
  }
  VTX  37446, 0, 0
  {
   COORD (2940,560)
  }
  VTX  37447, 0, 0
  {
   COORD (2980,660)
  }
  VTX  37448, 0, 0
  {
   COORD (2980,560)
  }
  VTX  37449, 0, 0
  {
   COORD (3180,660)
  }
  VTX  37450, 0, 0
  {
   COORD (3180,560)
  }
  VTX  37451, 0, 0
  {
   COORD (3220,660)
  }
  VTX  37452, 0, 0
  {
   COORD (3220,560)
  }
  VTX  37453, 0, 0
  {
   COORD (3260,660)
  }
  VTX  37454, 0, 0
  {
   COORD (3260,560)
  }
  VTX  37455, 0, 0
  {
   COORD (3340,660)
  }
  VTX  37456, 0, 0
  {
   COORD (3340,560)
  }
  VTX  37457, 0, 0
  {
   COORD (2900,660)
  }
  VTX  37458, 0, 0
  {
   COORD (2900,560)
  }
  VTX  37459, 0, 0
  {
   COORD (3100,660)
  }
  VTX  37460, 0, 0
  {
   COORD (3100,560)
  }
  VTX  37461, 0, 0
  {
   COORD (3140,660)
  }
  VTX  37462, 0, 0
  {
   COORD (3140,560)
  }
  VTX  37463, 0, 0
  {
   COORD (3300,660)
  }
  VTX  37464, 0, 0
  {
   COORD (3300,560)
  }
  VTX  37465, 0, 0
  {
   COORD (2860,660)
  }
  VTX  37466, 0, 0
  {
   COORD (2860,560)
  }
  VTX  37467, 0, 0
  {
   COORD (3060,660)
  }
  VTX  37468, 0, 0
  {
   COORD (3060,560)
  }
  VTX  37469, 0, 0
  {
   COORD (3020,660)
  }
  VTX  37470, 0, 0
  {
   COORD (3020,560)
  }
  VTX  37471, 0, 0
  {
   COORD (3480,660)
  }
  VTX  37472, 0, 0
  {
   COORD (3480,560)
  }
  VTX  37473, 0, 0
  {
   COORD (3520,660)
  }
  VTX  37474, 0, 0
  {
   COORD (3520,560)
  }
  VTX  37475, 0, 0
  {
   COORD (3720,660)
  }
  VTX  37476, 0, 0
  {
   COORD (3720,560)
  }
  VTX  37477, 0, 0
  {
   COORD (3760,660)
  }
  VTX  37478, 0, 0
  {
   COORD (3760,560)
  }
  VTX  37479, 0, 0
  {
   COORD (3800,660)
  }
  VTX  37480, 0, 0
  {
   COORD (3800,560)
  }
  VTX  37481, 0, 0
  {
   COORD (3880,660)
  }
  VTX  37482, 0, 0
  {
   COORD (3880,560)
  }
  VTX  37483, 0, 0
  {
   COORD (3440,660)
  }
  VTX  37484, 0, 0
  {
   COORD (3440,560)
  }
  VTX  37485, 0, 0
  {
   COORD (3640,660)
  }
  VTX  37486, 0, 0
  {
   COORD (3640,560)
  }
  VTX  37487, 0, 0
  {
   COORD (3680,660)
  }
  VTX  37488, 0, 0
  {
   COORD (3680,560)
  }
  VTX  37489, 0, 0
  {
   COORD (3840,660)
  }
  VTX  37490, 0, 0
  {
   COORD (3840,560)
  }
  VTX  37491, 0, 0
  {
   COORD (3400,660)
  }
  VTX  37492, 0, 0
  {
   COORD (3400,560)
  }
  VTX  37493, 0, 0
  {
   COORD (3600,660)
  }
  VTX  37494, 0, 0
  {
   COORD (3600,560)
  }
  VTX  37495, 0, 0
  {
   COORD (3560,660)
  }
  VTX  37496, 0, 0
  {
   COORD (3560,560)
  }
  VTX  37497, 0, 0
  {
   COORD (2380,660)
  }
  VTX  37498, 0, 0
  {
   COORD (2380,560)
  }
  VTX  37499, 0, 0
  {
   COORD (2520,660)
  }
  VTX  37500, 0, 0
  {
   COORD (2520,560)
  }
  VTX  37501, 0, 0
  {
   COORD (2680,660)
  }
  VTX  37502, 0, 0
  {
   COORD (2680,560)
  }
  VTX  37503, 0, 0
  {
   COORD (4040,1180)
  }
  VTX  37504, 0, 0
  {
   COORD (4180,1180)
  }
  VTX  37505, 0, 0
  {
   COORD (4040,1220)
  }
  VTX  37506, 0, 0
  {
   COORD (4180,1220)
  }
  VTX  37507, 0, 0
  {
   COORD (4040,2080)
  }
  VTX  37508, 0, 0
  {
   COORD (4200,2080)
  }
  VTX  37509, 0, 0
  {
   COORD (4040,2120)
  }
  VTX  37510, 0, 0
  {
   COORD (4200,2120)
  }
  VTX  37511, 0, 0
  {
   COORD (4040,1500)
  }
  VTX  37512, 0, 0
  {
   COORD (4180,1500)
  }
  VTX  37513, 0, 0
  {
   COORD (4040,1360)
  }
  VTX  37514, 0, 0
  {
   COORD (4180,1360)
  }
  VTX  37515, 0, 0
  {
   COORD (4040,1440)
  }
  VTX  37516, 0, 0
  {
   COORD (4180,1440)
  }
  VTX  37517, 0, 0
  {
   COORD (4040,2000)
  }
  VTX  37518, 0, 0
  {
   COORD (4190,2000)
  }
  VTX  37519, 0, 0
  {
   COORD (4040,1960)
  }
  VTX  37520, 0, 0
  {
   COORD (4190,1960)
  }
  VTX  37521, 0, 0
  {
   COORD (4040,1920)
  }
  VTX  37522, 0, 0
  {
   COORD (4190,1920)
  }
  VTX  37523, 0, 0
  {
   COORD (4040,1840)
  }
  VTX  37524, 0, 0
  {
   COORD (4190,1840)
  }
  VTX  37525, 0, 0
  {
   COORD (4040,1800)
  }
  VTX  37526, 0, 0
  {
   COORD (4190,1800)
  }
  VTX  37527, 0, 0
  {
   COORD (4040,1760)
  }
  VTX  37528, 0, 0
  {
   COORD (4190,1760)
  }
  VTX  37529, 0, 0
  {
   COORD (4040,1680)
  }
  VTX  37530, 0, 0
  {
   COORD (4190,1680)
  }
  VTX  37531, 0, 0
  {
   COORD (4040,1620)
  }
  VTX  37532, 0, 0
  {
   COORD (4190,1620)
  }
  VTX  37533, 0, 0
  {
   COORD (4040,1580)
  }
  VTX  37534, 0, 0
  {
   COORD (4190,1580)
  }
  VTX  37535, 0, 0
  {
   COORD (4040,1540)
  }
  VTX  37536, 0, 0
  {
   COORD (4190,1540)
  }
  VTX  37537, 0, 0
  {
   COORD (4040,1320)
  }
  VTX  37538, 0, 0
  {
   COORD (4170,1320)
  }
  VTX  37539, 0, 0
  {
   COORD (4040,1280)
  }
  VTX  37540, 0, 0
  {
   COORD (4170,1280)
  }
  VTX  37541, 0, 0
  {
   COORD (1540,1000)
  }
  VTX  37542, 0, 0
  {
   COORD (2040,1000)
  }
  VTX  37543, 0, 0
  {
   COORD (1540,1040)
  }
  VTX  37544, 0, 0
  {
   COORD (2040,1040)
  }
  VTX  37545, 0, 0
  {
   COORD (1540,1380)
  }
  VTX  37546, 0, 0
  {
   COORD (2040,1380)
  }
  VTX  37547, 0, 0
  {
   COORD (1540,1420)
  }
  VTX  37548, 0, 0
  {
   COORD (2040,1420)
  }
  VTX  37549, 0, 0
  {
   COORD (1540,1760)
  }
  VTX  37550, 0, 0
  {
   COORD (2040,1760)
  }
  VTX  37551, 0, 0
  {
   COORD (1540,1800)
  }
  VTX  37552, 0, 0
  {
   COORD (2040,1800)
  }
  VTX  37553, 0, 0
  {
   COORD (1540,1980)
  }
  VTX  37554, 0, 0
  {
   COORD (2040,1980)
  }
  VTX  37555, 0, 0
  {
   COORD (1540,760)
  }
  VTX  37556, 0, 0
  {
   COORD (2040,760)
  }
  VTX  37557, 0, 0
  {
   COORD (1540,2020)
  }
  VTX  37558, 0, 0
  {
   COORD (2040,2020)
  }
  VTX  37559, 0, 0
  {
   COORD (1540,800)
  }
  VTX  37560, 0, 0
  {
   COORD (2040,800)
  }
  VTX  37561, 0, 0
  {
   COORD (1540,840)
  }
  VTX  37562, 0, 0
  {
   COORD (2040,840)
  }
  VTX  37563, 0, 0
  {
   COORD (1540,2100)
  }
  VTX  37564, 0, 0
  {
   COORD (2040,2100)
  }
  VTX  37565, 0, 0
  {
   COORD (2040,880)
  }
  VTX  37566, 0, 0
  {
   COORD (1540,880)
  }
  VTX  37567, 0, 0
  {
   COORD (1540,920)
  }
  VTX  37568, 0, 0
  {
   COORD (2040,920)
  }
  VTX  37569, 0, 0
  {
   COORD (1540,960)
  }
  VTX  37570, 0, 0
  {
   COORD (2040,960)
  }
  VTX  37571, 0, 0
  {
   COORD (1540,1140)
  }
  VTX  37572, 0, 0
  {
   COORD (2040,1140)
  }
  VTX  37573, 0, 0
  {
   COORD (1540,1180)
  }
  VTX  37574, 0, 0
  {
   COORD (2040,1180)
  }
  VTX  37575, 0, 0
  {
   COORD (1540,1220)
  }
  VTX  37576, 0, 0
  {
   COORD (2040,1220)
  }
  VTX  37577, 0, 0
  {
   COORD (1540,1260)
  }
  VTX  37578, 0, 0
  {
   COORD (2040,1260)
  }
  VTX  37579, 0, 0
  {
   COORD (1540,1300)
  }
  VTX  37580, 0, 0
  {
   COORD (2040,1300)
  }
  VTX  37581, 0, 0
  {
   COORD (1540,1340)
  }
  VTX  37582, 0, 0
  {
   COORD (2040,1340)
  }
  VTX  37583, 0, 0
  {
   COORD (1540,1520)
  }
  VTX  37584, 0, 0
  {
   COORD (2040,1520)
  }
  VTX  37585, 0, 0
  {
   COORD (1540,1560)
  }
  VTX  37586, 0, 0
  {
   COORD (2040,1560)
  }
  VTX  37587, 0, 0
  {
   COORD (1540,1600)
  }
  VTX  37588, 0, 0
  {
   COORD (2040,1600)
  }
  VTX  37589, 0, 0
  {
   COORD (1540,1640)
  }
  VTX  37590, 0, 0
  {
   COORD (2040,1640)
  }
  VTX  37591, 0, 0
  {
   COORD (1540,1720)
  }
  VTX  37592, 0, 0
  {
   COORD (2040,1720)
  }
  VTX  37593, 0, 0
  {
   COORD (1540,1900)
  }
  VTX  37594, 0, 0
  {
   COORD (2040,1900)
  }
  VTX  37595, 0, 0
  {
   COORD (1540,1940)
  }
  VTX  37596, 0, 0
  {
   COORD (2040,1940)
  }
  VTX  37597, 0, 0
  {
   COORD (1540,2060)
  }
  VTX  37598, 0, 0
  {
   COORD (2040,2060)
  }
  VTX  37599, 0, 0
  {
   COORD (1540,2140)
  }
  VTX  37600, 0, 0
  {
   COORD (2040,2140)
  }
  VTX  37601, 0, 0
  {
   COORD (1540,2180)
  }
  VTX  37602, 0, 0
  {
   COORD (2040,2180)
  }
  VTX  37603, 0, 0
  {
   COORD (1540,1680)
  }
  VTX  37604, 0, 0
  {
   COORD (2040,1680)
  }
  VTX  37605, 0, 0
  {
   COORD (1540,1860)
  }
  VTX  37606, 0, 0
  {
   COORD (2040,1860)
  }
  VTX  37607, 0, 0
  {
   COORD (2040,1080)
  }
  VTX  37608, 0, 0
  {
   COORD (1580,1080)
  }
  VTX  37609, 0, 0
  {
   COORD (2040,1460)
  }
  VTX  37610, 0, 0
  {
   COORD (1580,1460)
  }
  VTX  37611, 0, 0
  {
   COORD (1540,2220)
  }
  VTX  37612, 0, 0
  {
   COORD (2040,2220)
  }
  VTX  37613, 0, 0
  {
   COORD (4190,1720)
  }
  VTX  37614, 0, 0
  {
   COORD (4040,1720)
  }
  VTX  37615, 0, 0
  {
   COORD (4190,1880)
  }
  VTX  37616, 0, 0
  {
   COORD (4040,1880)
  }
  VTX  37617, 0, 0
  {
   COORD (3060,2500)
  }
  VTX  37618, 0, 0
  {
   COORD (3060,2660)
  }
  VTX  37619, 0, 0
  {
   COORD (3100,2500)
  }
  VTX  37620, 0, 0
  {
   COORD (3100,2660)
  }
  VTX  37621, 0, 0
  {
   COORD (3140,2500)
  }
  VTX  37622, 0, 0
  {
   COORD (3140,2660)
  }
  VTX  37623, 0, 0
  {
   COORD (3200,2500)
  }
  VTX  37624, 0, 0
  {
   COORD (3200,2660)
  }
  VTX  37625, 0, 0
  {
   COORD (3240,2500)
  }
  VTX  37626, 0, 0
  {
   COORD (3240,2660)
  }
  VTX  37627, 0, 0
  {
   COORD (3280,2500)
  }
  VTX  37628, 0, 0
  {
   COORD (3280,2660)
  }
  VTX  37629, 0, 0
  {
   COORD (2380,2500)
  }
  VTX  37630, 0, 0
  {
   COORD (2380,2640)
  }
  VTX  37631, 0, 0
  {
   COORD (2680,2500)
  }
  VTX  37632, 0, 0
  {
   COORD (2680,2640)
  }
  VTX  37633, 0, 0
  {
   COORD (2940,2500)
  }
  VTX  37634, 0, 0
  {
   COORD (2940,2640)
  }
  VTX  37635, 0, 0
  {
   COORD (2140,2500)
  }
  VTX  37636, 0, 0
  {
   COORD (2140,2640)
  }
  VTX  37637, 0, 0
  {
   COORD (2180,2500)
  }
  VTX  37638, 0, 0
  {
   COORD (2180,2640)
  }
  VTX  37639, 0, 0
  {
   COORD (2220,2500)
  }
  VTX  37640, 0, 0
  {
   COORD (2220,2640)
  }
  VTX  37641, 0, 0
  {
   COORD (2260,2500)
  }
  VTX  37642, 0, 0
  {
   COORD (2260,2640)
  }
  VTX  37643, 0, 0
  {
   COORD (2300,2500)
  }
  VTX  37644, 0, 0
  {
   COORD (2300,2640)
  }
  VTX  37645, 0, 0
  {
   COORD (2340,2500)
  }
  VTX  37646, 0, 0
  {
   COORD (2340,2640)
  }
  VTX  37647, 0, 0
  {
   COORD (2440,2500)
  }
  VTX  37648, 0, 0
  {
   COORD (2440,2640)
  }
  VTX  37649, 0, 0
  {
   COORD (2480,2500)
  }
  VTX  37650, 0, 0
  {
   COORD (2480,2640)
  }
  VTX  37651, 0, 0
  {
   COORD (2520,2500)
  }
  VTX  37652, 0, 0
  {
   COORD (2520,2640)
  }
  VTX  37653, 0, 0
  {
   COORD (2560,2500)
  }
  VTX  37654, 0, 0
  {
   COORD (2560,2640)
  }
  VTX  37655, 0, 0
  {
   COORD (2600,2500)
  }
  VTX  37656, 0, 0
  {
   COORD (2600,2640)
  }
  VTX  37657, 0, 0
  {
   COORD (2640,2500)
  }
  VTX  37658, 0, 0
  {
   COORD (2640,2640)
  }
  VTX  37659, 0, 0
  {
   COORD (2740,2500)
  }
  VTX  37660, 0, 0
  {
   COORD (2740,2640)
  }
  VTX  37661, 0, 0
  {
   COORD (2780,2500)
  }
  VTX  37662, 0, 0
  {
   COORD (2780,2640)
  }
  VTX  37663, 0, 0
  {
   COORD (2820,2500)
  }
  VTX  37664, 0, 0
  {
   COORD (2820,2640)
  }
  VTX  37665, 0, 0
  {
   COORD (2860,2500)
  }
  VTX  37666, 0, 0
  {
   COORD (2860,2640)
  }
  VTX  37667, 0, 0
  {
   COORD (2900,2500)
  }
  VTX  37668, 0, 0
  {
   COORD (2900,2640)
  }
  VTX  37669, 0, 0
  {
   COORD (3320,2500)
  }
  VTX  37670, 0, 0
  {
   COORD (3320,2640)
  }
  VTX  37671, 0, 0
  {
   COORD (3360,2500)
  }
  VTX  37672, 0, 0
  {
   COORD (3360,2640)
  }
  VTX  37673, 0, 0
  {
   COORD (3400,2500)
  }
  VTX  37674, 0, 0
  {
   COORD (3400,2640)
  }
  VTX  37675, 0, 0
  {
   COORD (3560,2500)
  }
  VTX  37676, 0, 0
  {
   COORD (3560,2620)
  }
  VTX  37677, 0, 0
  {
   COORD (3700,2500)
  }
  VTX  37678, 0, 0
  {
   COORD (3700,2620)
  }
  VTX  37679, 0, 0
  {
   COORD (3920,2500)
  }
  VTX  37680, 0, 0
  {
   COORD (3920,2620)
  }
  VTX  37681, 0, 0
  {
   COORD (3880,2500)
  }
  VTX  37682, 0, 0
  {
   COORD (3880,2620)
  }
  VTX  37683, 0, 0
  {
   COORD (3600,2500)
  }
  VTX  37684, 0, 0
  {
   COORD (3600,2620)
  }
  VTX  37685, 0, 0
  {
   COORD (3740,2500)
  }
  VTX  37686, 0, 0
  {
   COORD (3740,2620)
  }
  VTX  37687, 0, 0
  {
   COORD (3840,2500)
  }
  VTX  37688, 0, 0
  {
   COORD (3840,2620)
  }
  VTX  37689, 0, 0
  {
   COORD (3780,2500)
  }
  VTX  37690, 0, 0
  {
   COORD (3780,2620)
  }
  VTX  37691, 0, 0
  {
   COORD (3640,2500)
  }
  VTX  37692, 0, 0
  {
   COORD (3640,2620)
  }
  VTX  37693, 0, 0
  {
   COORD (4040,2200)
  }
  VTX  37694, 0, 0
  {
   COORD (4200,2200)
  }
  VTX  37695, 0, 0
  {
   COORD (4180,900)
  }
  VTX  37696, 0, 0
  {
   COORD (4040,900)
  }
  VTX  37697, 0, 0
  {
   COORD (4180,940)
  }
  VTX  37698, 0, 0
  {
   COORD (4040,940)
  }
  VTX  37699, 0, 0
  {
   COORD (4180,1020)
  }
  VTX  37700, 0, 0
  {
   COORD (4040,1020)
  }
  VTX  37701, 0, 0
  {
   COORD (4180,1100)
  }
  VTX  37702, 0, 0
  {
   COORD (4040,1100)
  }
  VTX  37703, 0, 0
  {
   COORD (4180,980)
  }
  VTX  37704, 0, 0
  {
   COORD (4040,980)
  }
  VTX  37705, 0, 0
  {
   COORD (4180,1060)
  }
  VTX  37706, 0, 0
  {
   COORD (4040,1060)
  }
  VTX  37707, 0, 0
  {
   COORD (4180,860)
  }
  VTX  37708, 0, 0
  {
   COORD (4040,860)
  }
  VTX  37709, 0, 0
  {
   COORD (4180,780)
  }
  VTX  37710, 0, 0
  {
   COORD (4040,780)
  }
  VTX  37711, 0, 0
  {
   COORD (4180,740)
  }
  VTX  37712, 0, 0
  {
   COORD (4040,740)
  }
  VTX  37713, 0, 0
  {
   COORD (4180,700)
  }
  VTX  37714, 0, 0
  {
   COORD (4040,700)
  }
  VTX  37715, 0, 0
  {
   COORD (4170,820)
  }
  VTX  37716, 0, 0
  {
   COORD (4040,820)
  }
  WIRE  37717, 0, 0
  {
   NET 19560
   VTX 37421, 37422
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37718, 0, 0
  {
   NET 19562
   VTX 37423, 37424
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37719, 0, 0
  {
   NET 19565
   VTX 37425, 37426
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37720, 0, 0
  {
   NET 19567
   VTX 37427, 37428
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37721, 0, 0
  {
   NET 19569
   VTX 37429, 37430
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37722, 0, 0
  {
   NET 19571
   VTX 37431, 37432
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37723, 0, 0
  {
   NET 19573
   VTX 37433, 37434
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37724, 0, 0
  {
   NET 19575
   VTX 37435, 37436
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37725, 0, 0
  {
   NET 19597
   VTX 37437, 37438
  }
  WIRE  37726, 0, 0
  {
   NET 19599
   VTX 37439, 37440
  }
  WIRE  37727, 0, 0
  {
   NET 19607
   VTX 37441, 37442
  }
  WIRE  37728, 0, 0
  {
   NET 19609
   VTX 37443, 37444
  }
  WIRE  37729, 0, 0
  {
   NET 19650
   VTX 37445, 37446
  }
  WIRE  37730, 0, 0
  {
   NET 19652
   VTX 37447, 37448
  }
  WIRE  37731, 0, 0
  {
   NET 19654
   VTX 37449, 37450
  }
  WIRE  37732, 0, 0
  {
   NET 19656
   VTX 37451, 37452
  }
  WIRE  37733, 0, 0
  {
   NET 19658
   VTX 37453, 37454
  }
  WIRE  37734, 0, 0
  {
   NET 19660
   VTX 37455, 37456
  }
  WIRE  37735, 0, 0
  {
   NET 19662
   VTX 37457, 37458
  }
  WIRE  37736, 0, 0
  {
   NET 19664
   VTX 37459, 37460
  }
  WIRE  37737, 0, 0
  {
   NET 19666
   VTX 37461, 37462
  }
  BUS  37738, 0, 0
  {
   NET 19668
   VTX 37463, 37464
  }
  BUS  37739, 0, 0
  {
   NET 19670
   VTX 37465, 37466
  }
  BUS  37740, 0, 0
  {
   NET 19672
   VTX 37467, 37468
  }
  BUS  37741, 0, 0
  {
   NET 19674
   VTX 37469, 37470
  }
  WIRE  37742, 0, 0
  {
   NET 19715
   VTX 37471, 37472
  }
  WIRE  37743, 0, 0
  {
   NET 19717
   VTX 37473, 37474
  }
  WIRE  37744, 0, 0
  {
   NET 19719
   VTX 37475, 37476
  }
  WIRE  37745, 0, 0
  {
   NET 19721
   VTX 37477, 37478
  }
  WIRE  37746, 0, 0
  {
   NET 19723
   VTX 37479, 37480
  }
  WIRE  37747, 0, 0
  {
   NET 19725
   VTX 37481, 37482
  }
  WIRE  37748, 0, 0
  {
   NET 19727
   VTX 37483, 37484
  }
  WIRE  37749, 0, 0
  {
   NET 19729
   VTX 37485, 37486
  }
  WIRE  37750, 0, 0
  {
   NET 19731
   VTX 37487, 37488
  }
  BUS  37751, 0, 0
  {
   NET 19733
   VTX 37489, 37490
  }
  BUS  37752, 0, 0
  {
   NET 19735
   VTX 37491, 37492
  }
  BUS  37753, 0, 0
  {
   NET 19737
   VTX 37493, 37494
  }
  BUS  37754, 0, 0
  {
   NET 19739
   VTX 37495, 37496
  }
  WIRE  37755, 0, 0
  {
   NET 19770
   VTX 37497, 37498
  }
  WIRE  37756, 0, 0
  {
   NET 19772
   VTX 37499, 37500
  }
  WIRE  37757, 0, 0
  {
   NET 19774
   VTX 37501, 37502
  }
  WIRE  37758, 0, 0
  {
   NET 35212
   VTX 37503, 37504
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37759, 0, 0
  {
   NET 35214
   VTX 37505, 37506
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37760, 0, 0
  {
   NET 35216
   VTX 37507, 37508
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37761, 0, 0
  {
   NET 35218
   VTX 37509, 37510
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37762, 0, 0
  {
   NET 35220
   VTX 37511, 37512
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37763, 0, 0
  {
   NET 35222
   VTX 37513, 37514
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37764, 0, 0
  {
   NET 35224
   VTX 37515, 37516
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37765, 0, 0
  {
   NET 35265
   VTX 37517, 37518
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37766, 0, 0
  {
   NET 35267
   VTX 37519, 37520
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37767, 0, 0
  {
   NET 35269
   VTX 37521, 37522
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37768, 0, 0
  {
   NET 35271
   VTX 37523, 37524
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37769, 0, 0
  {
   NET 35273
   VTX 37525, 37526
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37770, 0, 0
  {
   NET 35275
   VTX 37527, 37528
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37771, 0, 0
  {
   NET 35277
   VTX 37529, 37530
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37772, 0, 0
  {
   NET 35279
   VTX 37531, 37532
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37773, 0, 0
  {
   NET 35281
   VTX 37533, 37534
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37774, 0, 0
  {
   NET 35283
   VTX 37535, 37536
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37775, 0, 0
  {
   NET 35285
   VTX 37537, 37538
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37776, 0, 0
  {
   NET 35287
   VTX 37539, 37540
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37777, 0, 0
  {
   NET 35331
   VTX 37541, 37542
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37778, 0, 0
  {
   NET 35333
   VTX 37543, 37544
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37779, 0, 0
  {
   NET 35335
   VTX 37545, 37546
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37780, 0, 0
  {
   NET 35337
   VTX 37547, 37548
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37781, 0, 0
  {
   NET 35339
   VTX 37549, 37550
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37782, 0, 0
  {
   NET 35341
   VTX 37551, 37552
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37783, 0, 0
  {
   NET 35343
   VTX 37553, 37554
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37784, 0, 0
  {
   NET 35345
   VTX 37555, 37556
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37785, 0, 0
  {
   NET 35347
   VTX 37557, 37558
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37786, 0, 0
  {
   NET 35349
   VTX 37559, 37560
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37787, 0, 0
  {
   NET 35351
   VTX 37561, 37562
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37788, 0, 0
  {
   NET 35353
   VTX 37563, 37564
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37789, 0, 0
  {
   NET 35355
   VTX 37565, 37566
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37790, 0, 0
  {
   NET 35357
   VTX 37567, 37568
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37791, 0, 0
  {
   NET 35359
   VTX 37569, 37570
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37792, 0, 0
  {
   NET 35361
   VTX 37571, 37572
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37793, 0, 0
  {
   NET 35363
   VTX 37573, 37574
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37794, 0, 0
  {
   NET 35365
   VTX 37575, 37576
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37795, 0, 0
  {
   NET 35367
   VTX 37577, 37578
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37796, 0, 0
  {
   NET 35369
   VTX 37579, 37580
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37797, 0, 0
  {
   NET 35371
   VTX 37581, 37582
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37798, 0, 0
  {
   NET 35373
   VTX 37583, 37584
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37799, 0, 0
  {
   NET 35375
   VTX 37585, 37586
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37800, 0, 0
  {
   NET 35377
   VTX 37587, 37588
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37801, 0, 0
  {
   NET 35379
   VTX 37589, 37590
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37802, 0, 0
  {
   NET 35381
   VTX 37591, 37592
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37803, 0, 0
  {
   NET 35383
   VTX 37593, 37594
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37804, 0, 0
  {
   NET 35385
   VTX 37595, 37596
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37805, 0, 0
  {
   NET 35459
   VTX 37597, 37598
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37806, 0, 0
  {
   NET 35458
   VTX 37599, 37600
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37807, 0, 0
  {
   NET 35456
   VTX 37601, 37602
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37808, 0, 0
  {
   NET 35431
   VTX 37603, 37604
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37809, 0, 0
  {
   NET 35457
   VTX 37605, 37606
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37810, 0, 0
  {
   NET 35450
   VTX 37607, 37608
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37811, 0, 0
  {
   NET 35453
   VTX 37609, 37610
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37812, 0, 0
  {
   NET 35462
   VTX 37611, 37612
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37813, 0, 0
  {
   NET 35463
   VTX 37613, 37614
  }
  BUS  37814, 0, 0
  {
   NET 35465
   VTX 37615, 37616
  }
  WIRE  37815, 0, 0
  {
   NET 35467
   VTX 37617, 37618
  }
  WIRE  37816, 0, 0
  {
   NET 35469
   VTX 37619, 37620
  }
  WIRE  37817, 0, 0
  {
   NET 35471
   VTX 37621, 37622
  }
  WIRE  37818, 0, 0
  {
   NET 35473
   VTX 37623, 37624
  }
  WIRE  37819, 0, 0
  {
   NET 35475
   VTX 37625, 37626
  }
  WIRE  37820, 0, 0
  {
   NET 35477
   VTX 37627, 37628
  }
  BUS  37821, 0, 0
  {
   NET 35479
   VTX 37629, 37630
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37822, 0, 0
  {
   NET 35481
   VTX 37631, 37632
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37823, 0, 0
  {
   NET 35483
   VTX 37633, 37634
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37824, 0, 0
  {
   NET 35485
   VTX 37635, 37636
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37825, 0, 0
  {
   NET 35487
   VTX 37637, 37638
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37826, 0, 0
  {
   NET 35489
   VTX 37639, 37640
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37827, 0, 0
  {
   NET 35491
   VTX 37641, 37642
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37828, 0, 0
  {
   NET 35493
   VTX 37643, 37644
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37829, 0, 0
  {
   NET 35495
   VTX 37645, 37646
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37830, 0, 0
  {
   NET 35497
   VTX 37647, 37648
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37831, 0, 0
  {
   NET 35499
   VTX 37649, 37650
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37832, 0, 0
  {
   NET 35501
   VTX 37651, 37652
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37833, 0, 0
  {
   NET 35503
   VTX 37653, 37654
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37834, 0, 0
  {
   NET 35505
   VTX 37655, 37656
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37835, 0, 0
  {
   NET 35507
   VTX 37657, 37658
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37836, 0, 0
  {
   NET 35509
   VTX 37659, 37660
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37837, 0, 0
  {
   NET 35511
   VTX 37661, 37662
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37838, 0, 0
  {
   NET 35513
   VTX 37663, 37664
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37839, 0, 0
  {
   NET 35515
   VTX 37665, 37666
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37840, 0, 0
  {
   NET 35517
   VTX 37667, 37668
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37841, 0, 0
  {
   NET 35519
   VTX 37669, 37670
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37842, 0, 0
  {
   NET 35521
   VTX 37671, 37672
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37843, 0, 0
  {
   NET 35523
   VTX 37673, 37674
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37844, 0, 0
  {
   NET 35548
   VTX 37675, 37676
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37845, 0, 0
  {
   NET 35550
   VTX 37677, 37678
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  37846, 0, 0
  {
   NET 35552
   VTX 37679, 37680
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  37847, 0, 0
  {
   NET 35557
   VTX 37681, 37682
  }
  BUS  37848, 0, 0
  {
   NET 35565
   VTX 37683, 37684
  }
  BUS  37849, 0, 0
  {
   NET 35567
   VTX 37685, 37686
  }
  BUS  37850, 0, 0
  {
   NET 35581
   VTX 37687, 37688
  }
  BUS  37851, 0, 0
  {
   NET 35644
   VTX 37689, 37690
  }
  BUS  37852, 0, 0
  {
   NET 35649
   VTX 37691, 37692
  }
  WIRE  37853, 0, 0
  {
   NET 35654
   VTX 37693, 37694
  }
  WIRE  37854, 0, 0
  {
   NET 35656
   VTX 37695, 37696
  }
  WIRE  37855, 0, 0
  {
   NET 35658
   VTX 37697, 37698
  }
  BUS  37856, 0, 0
  {
   NET 35660
   VTX 37699, 37700
  }
  BUS  37857, 0, 0
  {
   NET 35662
   VTX 37701, 37702
  }
  BUS  37858, 0, 0
  {
   NET 35664
   VTX 37703, 37704
  }
  BUS  37859, 0, 0
  {
   NET 35666
   VTX 37705, 37706
  }
  WIRE  37860, 0, 0
  {
   NET 35671
   VTX 37707, 37708
  }
  WIRE  37861, 0, 0
  {
   NET 35676
   VTX 37709, 37710
  }
  WIRE  37862, 0, 0
  {
   NET 35681
   VTX 37711, 37712
  }
  WIRE  37863, 0, 0
  {
   NET 35686
   VTX 37713, 37714
  }
  WIRE  37864, 0, 0
  {
   NET 35691
   VTX 37715, 37716
  }
  INSTANCE  37916, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ap_syncIrq_n"
    #SYMBOL="Output"
   }
   COORD (4200,2240)
   VERTEXES ( (2,37926) )
  }
  TEXT  37917, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4252,2223,4426,2258)
   ALIGN 4
   MARGINS (1,1)
   PARENT 37916
  }
  NET WIRE  37921, 0, 0
  VTX  37925, 0, 0
  {
   COORD (4040,2240)
  }
  VTX  37926, 0, 0
  {
   COORD (4200,2240)
  }
  WIRE  37927, 0, 0
  {
   NET 37921
   VTX 37925, 37926
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1311684073"
   PAGENAME="header"
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  37997, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2247,1904,2364,1957)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  37998, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2421,1900,3091,1960)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  37999, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2245,1964,2316,2017)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  38000, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2418,1960,3088,2020)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  38001, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"Bernecker + Rainer Industrie-Elektronik Ges.m.b.H.\n"+
"B&R Strasse 1\n"+
"5142 Eggelsberg\n"+
"Austria"
   RECT (2427,1758,3115,1892)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  38002, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2245,2082,2324,2135)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  38003, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2417,2078,3087,2138)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  38004, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (2243,2022,2371,2075)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  38005, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2417,2032,3077,2067)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  38006, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1738,3108,2138)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,399), (880,0), (0,0), (0,399), (880,399) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  38007, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1958,3108,1959)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  38008, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1898,3108,1899)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  38009, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2018,3108,2019)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  38010, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2078,3108,2079)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  38011, 0, 0
  {
   PAGEALIGN 10
   RECT (2407,1898,2408,2139)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  LINE  38012, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (132,134,132)
   POINTS ( (2407,1738), (2407,1898) )
   FILL (1,(0,0,0),0)
  }
  LINKBMPPICT  38013, 0, 0
  {
   PAGEALIGN 10
   FILENAME ".\\..\\..\\..\\..\\Aldec\\Active-HDL 8.3\\dat\\#BR.bmp"
   RECT (2247,1758,2387,1838)
  }
 }
 
}

