From f0e60ba0f71737a7abbd13e73b2d3d614805e750 Mon Sep 17 00:00:00 2001
From: Robby Cai <r63905@freescale.com>
Date: Thu, 26 Mar 2015 18:51:45 +0800
Subject: [PATCH 0251/1221] MLK-10481 ARM: dts: imx7d-sdb: set pixelclk-active
 to 0 for AT043TN24 panel

According to the timing diagram of 43T panel, the data is launched
at negative edge of pixel clock and captured at positive edge.
Thus need to set pixelclk-active to 0.

Signed-off-by: Robby Cai <r63905@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx7d-sdb.dts |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/boot/dts/imx7d-sdb.dts b/arch/arm/boot/dts/imx7d-sdb.dts
index bdd5379..4b57177 100644
--- a/arch/arm/boot/dts/imx7d-sdb.dts
+++ b/arch/arm/boot/dts/imx7d-sdb.dts
@@ -392,7 +392,7 @@
 			hsync-active = <0>;
 			vsync-active = <0>;
 			de-active = <1>;
-			pixelclk-active = <1>;
+			pixelclk-active = <0>;
 			};
 		};
 	};
-- 
1.7.5.4

