
<board schema_version="2.1" vendor="alinx.com" name="AXU5EV-E" display_name="Zynq UltraScale+ AXU5EV-E Board" url="http://www.alinx.com.cn/index.php/default/content/175.html" preset_file="preset.xml">
    <images>
        <image name="AXU5EV-E_board.jpg" display_name="AXU5EV-E BOARD" sub_type="board">
            <description>AXU5EV-E Board File Image</description>
          </image>
    </images>

    <compatible_board_revisions>
        <revision id="0">1.0</revision>
    </compatible_board_revisions>

    <file_version>1.0</file_version>

    <description>Zynq UltraScale+ AXU5EV-E Board</description>

    <jumpers>
    </jumpers>

    <components>
        <component name="part0" display_name="Zynq chip on board" type="fpga" part_name="xczu5ev-sfvc784-1-i" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.alinx.com.cn/index.php/default/content/175.html">
            <description>FPGA part on the board</description>

            <interfaces>
                <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
                    </preferred_ips>
                </interface>
                
                <interface mode="slave" name="clk_200mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk_200mhz">
                    <parameters>
                        <parameter name="frequency" value="200000000"/>
                    </parameters>
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="CLK_P" physical_port="CLK_200_P" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="CLK_200_P"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="CLK_N" physical_port="CLK_200_N" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="CLK_200_N"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="uart2_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart2_pl">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart2_PL_TX"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="uart2_PL_RX"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="led_PL" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_PL">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_O" physical_port="push_button" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="GPIO_LED_0"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="push_button_pl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_button_pl">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_I" physical_port="push_button" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="GPIO_PB_SW0"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <interface mode="master" name="ddr4_sdram" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram" preset_proc="DDR4_SDRAM_Preset">
                    <description>DDR4 board interface, it can use DDR4 controller IP for connection. </description>
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
                        <pin_maps>
                            <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                          <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                          <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                          <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                          <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                          <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                          <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                          <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                          <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                          <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                          <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                          <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                          <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                          <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                          <pin_map port_index="14" component_pin="c0_ddr4_adr14_WE_N"/>
                          <pin_map port_index="15" component_pin="c0_ddr4_adr15_CAS_N"/>
                          <pin_map port_index="16" component_pin="c0_ddr4_adr16_RAS_N"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                          <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="CK_T" physical_port="c0_ddr4_clk_p" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_clk0_p"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="CK_C" physical_port="c0_ddr4_clk_n" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_clk0_n"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="1" right="0">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                          <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>

                        </pin_maps>
                      </port_map>
                      <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="15" right="0">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                          <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                          <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                          <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                          <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                          <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                          <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                          <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                          <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                          <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                          <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                          <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                          <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                          <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                          <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                          <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                        </pin_maps>
                      </port_map>
          
                      <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_p" dir="inout" left="1" right="0">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_dqs0_p"/>
                          <pin_map port_index="1" component_pin="c0_ddr4_dqs1_P"/>

                        </pin_maps>
                      </port_map>
                      <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_n" dir="out" left="1" right="0">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_dqs0_n"/>
                          <pin_map port_index="1" component_pin="c0_ddr4_dqs1_n"/>

                        </pin_maps>
                      </port_map>
                      <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
                        </pin_maps>
                      </port_map>
                      <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
                        <pin_maps>
                          <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
                        </pin_maps>
                      </port_map>
                    </port_maps>
                  </interface>
          
          




            </interfaces>
        </component>
        
        <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>

        <component name="clk_200mhz" display_name="Programmable Differential Clock (200MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Diff CLK" vendor="Silicon Labs" spec_url="www.silabs.com">
            <description>SI570 based User programmable differential 200 MHz Clock. Can be used for DDR4 input system clock</description>
            <parameters>
                <parameter name="frequency" value="200000000"/>
            </parameters>
        </component>

        
        <component name="uart2_pl" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2102GM" vendor="SiliconLabs">
            <description>PL UART </description>
            <pins>
                <pin index="0" name="rs232_uart_txd" iostandard="LVCMOS33"/>
                <pin index="1" name="rs232_uart_rxd" iostandard="LVCMOS33"/>
            </pins>
        </component>

        <component name="led_PL" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
            <description>LED Active High</description>
        </component>

        <component name="push_button_pl" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" vendor="ESwitch">
            <description>Push Button Active Low</description>
        </component>

        <component name="ddr4_sdram" display_name="DDR4 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-062E" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/MT40A512M16LY-062E">
            <description>1GB DDR4 SDRAM memory SODIMM</description>
            <parameters>
                <parameter name="ddr_type" value="ddr4"/>
                <parameter name="size" value="1GB"/>
            </parameters>
        </component>

    </components>

    <jtag_chains>
        <jtag_chain name="chain1">
            <position name="0" component="part0"/>
        </jtag_chain>
    </jtag_chains>

    <connections>
        <connection name="Part0_CLK_200MZ" component1="part0" component2="clk_200mhz">
            <connection_map name="Part0_CLK_200MZ_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="Part0_UART2_PL" component1="part0" component2="uart2_pl">
            <connection_map name="Part0_UART2_PL_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
        </connection>

        <connection name="Part0_PUSH_BUTTON" component1="part0" component2="push_button_pl">
            <connection_map name="Part0_PUSH_BUTTON_1" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="0" c2_end_index="0"/>
        </connection>

        <connection name="Part0_LED" component1="part0" component2="led_PL">
            <connection_map name="Part0_LED_1" typical_delay="5" c1_st_index="5" c1_end_index="5" c2_st_index="0" c2_end_index="0"/>
        </connection>

        <connection name="Part0_DDR4_SDRAM" component1="part0" component2="ddr4_sdram">
            <connection_map name="Part0_DDR4_SDRAM_1" typical_delay="5" c1_st_index="6" c1_end_index="54" c2_st_index="0" c2_end_index="48"/>
        </connection>


    </connections>
</board>

