$date
  Thu Mar 28 14:10:27 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test_condition $end
$var reg 1 ! e_clk $end
$var reg 4 " cond[3:0] $end
$var reg 4 # cc_ex[3:0] $end
$var reg 4 $ cc[3:0] $end
$var reg 1 % ccwr_ex $end
$var reg 4 & ccp[3:0] $end
$var reg 1 ' condex $end
$scope module condition $end
$var reg 4 ( cond[3:0] $end
$var reg 4 ) cc_ex[3:0] $end
$var reg 4 * cc[3:0] $end
$var reg 1 + ccwr_ex $end
$var reg 4 , ccp[3:0] $end
$var reg 1 - condex $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b0000 "
b0100 #
b0100 $
0%
b0100 &
1'
b0000 (
b0100 )
b0100 *
0+
b0100 ,
1-
#5000000
0!
#10000000
1!
b0001 "
0'
b0001 (
0-
#15000000
0!
#20000000
1!
