

================================================================
== Vivado HLS Report for 'slice_tensor1d_single_ap_fixed_ap_fixed_8_2_5_3_0_config50_s'
================================================================
* Date:           Fri Feb  3 02:03:42 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      962|      962| 3.848 us | 3.848 us |  962|  962|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      960|      960|         2|          1|          1|   960|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      42|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      81|    -|
|Register             |        -|      -|       18|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       18|     123|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_79_p2                        |     +    |      0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln294_fu_73_p2               |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln297_fu_95_p2               |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  42|          30|          16|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i_0_reg_62               |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   16|         35|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_62               |  10|   0|   10|          0|
    |icmp_ln297_reg_110       |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|ap_done           | out |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|start_out         | out |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|start_write       | out |    1| ap_ctrl_hs | slice_tensor1d_single<ap_fixed,ap_fixed<8,2,5,3,0>,config50> | return value |
|data_V_V_dout     |  in |    8|   ap_fifo  |                           data_V_V                           |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_V                           |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                           data_V_V                           |    pointer   |
|res_V_V_din       | out |    8|   ap_fifo  |                            res_V_V                           |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                            res_V_V                           |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                            res_V_V                           |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

