# CODTECH-Task1

NAME : NARAPUREDDY GURU MADHURIKA 
COMPANY : CODTECH IT SOLUTIONS
ID : CT08DS3961
DOMAIN : VLSI
DURATION : JULY 5th, 2024 to AUGUST 5th, 2024
MENTOR : NEELA SANTHOSH KUMAR

OVERVIEW OF THE PROJECT 

 PROJECT DETAILS:
 This project is done on vivado tool
 in this task i have done digital circuits (logic gates,adders,mux,demux)

PROJECT RESULTS

LOGIC GATES

<img width="645" alt="image" src="https://github.com/user-attachments/assets/cef98502-40e6-4254-bef9-76b20779662c">

HALF ADDER

<img width="700" alt="image" src="https://github.com/user-attachments/assets/1e6b4142-3639-4e03-a13e-b1375311a197">

FULL ADDER

<img width="701" alt="image" src="https://github.com/user-attachments/assets/b4a0f867-8a98-45ed-adb6-d20a7b2968d9">

4X1 MUX

<img width="698" alt="image" src="https://github.com/user-attachments/assets/c365d72b-6ca8-44c1-bb29-b9e66d2bf7a9">

1X4 DEMUX

<img width="700" alt="image" src="https://github.com/user-attachments/assets/6be353c9-293d-49fa-8978-5e29ea4e72cc">


