m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1\Projeto_RTL\Banco de registreadores\Banco de registradores 1x8\Registradores 8x1\simulation\modelsim
Ecounter
Z1 w1686875260
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\altera\13.0sp1\Projeto_RTL\Banco de registreadores\Banco de registradores 1x8\Registradores 8x1\simulation\modelsim
Z5 8C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/counter.vhd
Z6 FC:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/counter.vhd
l0
L6
V`Wl:S`_VbDET@gZ4ZD>9Z1
Z7 OV;C;10.1d;51
31
Z8 !s108 1686875831.793000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/counter.vhd|
Z10 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/counter.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 EGUREnC@aDg:XSnP<hdJT3
!i10b 1
Artl
R2
R3
DEx4 work 7 counter 0 22 `Wl:S`_VbDET@gZ4ZD>9Z1
l75
L16
V`JIbA4OgV__?LO@A6bC5z3
R7
31
R8
R9
R10
R11
R12
!s100 `zVAcm`SmcP:dHH;keNaa2
!i10b 1
Ecounter_seg_6
w1686871845
R2
R3
R4
8C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd
FC:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd
l0
L6
V;Nkh@HiE:S1KUXaM=dXWO3
!s100 fH]860@:Y9c2d@Tc@?C_^1
R7
31
!i10b 1
!s108 1686875831.922000
!s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd|
!s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd|
R11
R12
Edivide_freq
Z13 w1686870623
Z14 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R2
R3
R4
Z16 8C:/altera/13.0sp1/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd
Z17 FC:/altera/13.0sp1/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd
l0
L7
V^T?H]_HZ:YA`GSC6nTVom2
R7
31
Z18 !s108 1686875831.748000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd|
Z20 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd|
R11
R12
!s100 ;6ga`U;oaNiI6UMX>gGT_2
!i10b 1
Abehav
R14
R15
R2
R3
DEx4 work 11 divide_freq 0 22 ^T?H]_HZ:YA`GSC6nTVom2
l31
L15
VkP<18m?l<`Wi6zHUONWXk1
R7
31
R18
R19
R20
R11
R12
!s100 >T2ShLSaKc:8mKX:P8fl<2
!i10b 1
Effd_6
Z21 w1686870383
R2
R3
R4
Z22 8C:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd
Z23 FC:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd
l0
L6
V]cTV4bQAlG^9kdVoDUBGi0
R7
31
Z24 !s108 1686875831.556000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd|
Z26 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd|
R11
R12
!s100 4VmIgGz1>S<LAcl<ZZB5I0
!i10b 1
Abehav
R2
R3
DEx4 work 5 ffd_6 0 22 ]cTV4bQAlG^9kdVoDUBGi0
l15
L14
VNQk7LL0TR3e3B>gneGh4j2
R7
31
R24
R25
R26
R11
R12
!s100 C0SgP7oacOm@i[_OjIhTi3
!i10b 1
Ehalf_adder5
Z27 w1686708198
R2
R3
R4
Z28 8C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd
Z29 FC:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd
l0
L6
Vd>eSOH=XK_;YQI@0?:_:U3
R7
31
Z30 !s108 1686875831.836000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd|
Z32 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd|
R11
R12
!s100 4F80WEi4U9Q4G_eI<^Ok41
!i10b 1
Abhv
R2
R3
DEx4 work 11 half_adder5 0 22 d>eSOH=XK_;YQI@0?:_:U3
l25
L22
V2TKJ^i;M?[<3=8o>X6kb@0
R7
31
R30
R31
R32
R11
R12
!s100 j7kWc9Dmb=WDZ8iTFlQl01
!i10b 1
Ehalf_adder_6
Z33 w1686711769
R2
R3
R4
Z34 8C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd
Z35 FC:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd
l0
L6
VWM8WL4EVQQ_RAXdDoznQ`2
R7
31
Z36 !s108 1686875831.880000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd|
Z38 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd|
R11
R12
!s100 An[`5[eTlTP;J<kXbSJB11
!i10b 1
Abhv
R2
R3
DEx4 work 12 half_adder_6 0 22 WM8WL4EVQQ_RAXdDoznQ`2
l20
L17
VnEiPmChB]>OzcN=IFUYMf3
R7
31
R36
R37
R38
R11
R12
!s100 Y60IaGhHj?GK89zb5NM5J1
!i10b 1
Emux_2x1
Z39 w1686708252
R14
R15
R2
R3
R4
Z40 8C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd
Z41 FC:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd
l0
L7
VE?m4K_GkE>YfoQM5^@oYP3
R7
31
Z42 !s108 1686875831.700000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd|
Z44 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd|
R11
R12
!s100 ;5QWf:g=IQig929LYDf:e0
!i10b 1
Abehav
R14
R15
R2
R3
DEx4 work 7 mux_2x1 0 22 E?m4K_GkE>YfoQM5^@oYP3
l19
L16
VLSZZD1=Ai[4PHSOVQW6@90
R7
31
R42
R43
R44
R11
R12
!s100 1QZ2a>AUC2cmT]LdWc4IK2
!i10b 1
Emux_2x1_5
Z45 w1686708236
R14
R15
R2
R3
R4
Z46 8C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd
Z47 FC:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd
l0
L7
V9dVRB9>h@L4;om@O5J]Qf2
R7
31
Z48 !s108 1686875831.655000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd|
Z50 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd|
R11
R12
!s100 2g4bXGZD2AzGniMoQ9SKD3
!i10b 1
Abehav
R14
R15
R2
R3
DEx4 work 9 mux_2x1_5 0 22 9dVRB9>h@L4;om@O5J]Qf2
l29
L19
VO3b<0^;dzLd=;A7h@0ocQ3
R7
31
R48
R49
R50
R11
R12
!s100 ]gOFMamb6=^>EYRWNSWDO2
!i10b 1
Emux_2x1_6
Z51 w1686708939
R14
R15
R2
R3
R4
Z52 8C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd
Z53 FC:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd
l0
L7
VdR7zoSX_B[^OMRPdA4I2m2
R7
31
Z54 !s108 1686875831.600000
Z55 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd|
Z56 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd|
R11
R12
!s100 KQF4<9m:hTWJlCE?C6fUE0
!i10b 1
Abehav
R14
R15
R2
R3
DEx4 work 9 mux_2x1_6 0 22 dR7zoSX_B[^OMRPdA4I2m2
l29
L19
V2^FU4bPAaHC>kU[`4VhOl1
R7
31
R54
R55
R56
R11
R12
!s100 919;RFC]W;Me@9kiKglX[1
!i10b 1
Ereg_1x6
Z57 w1686870496
R2
R3
R4
Z58 8C:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd
Z59 FC:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd
l0
L8
VOiYa^jYLl^odb?8QZ>;j41
R7
31
Z60 !s108 1686875831.476000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd|
Z62 !s107 C:/altera/13.0sp1/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd|
R11
R12
!s100 b:3AIF<Ln]>`i0@djPQ1g2
!i10b 1
Acomp
R2
R3
DEx4 work 7 reg_1x6 0 22 OiYa^jYLl^odb?8QZ>;j41
l34
L23
Vk=Hlij^FNPnFA4>ROPKWV0
R7
31
R60
R61
R62
R11
R12
!s100 EHi?oz:g8ci9lbGUfSfNb0
!i10b 1
