
USB_VirtualPortCom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072dc  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080074b4  080074b4  000174b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800750c  0800750c  00020184  2**0
                  CONTENTS
  4 .ARM          00000000  0800750c  0800750c  00020184  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800750c  0800750c  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800750c  0800750c  0001750c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007510  08007510  00017510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  08007514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011f0  20000184  08007698  00020184  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001374  08007698  00021374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f586  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d68  00000000  00000000  0002f73a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc8  00000000  00000000  000324a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b70  00000000  00000000  00033170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f1c3  00000000  00000000  00033ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc98  00000000  00000000  00052ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5223  00000000  00000000  00062b3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00117d5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003188  00000000  00000000  00117db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000184 	.word	0x20000184
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800749c 	.word	0x0800749c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000188 	.word	0x20000188
 8000214:	0800749c 	.word	0x0800749c

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
uint8_t buf[4] = {'O', 'K', 13, 10};
 800021e:	4b0a      	ldr	r3, [pc, #40]	; (8000248 <main+0x30>)
 8000220:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000222:	f000 f940 	bl	80004a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000226:	f000 f811 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022a:	f000 f859 	bl	80002e0 <MX_GPIO_Init>
  MX_USB_Device_Init();
 800022e:	f006 fbef 	bl	8006a10 <MX_USB_Device_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CDC_Transmit_FS(buf, 4);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	2104      	movs	r1, #4
 8000236:	4618      	mov	r0, r3
 8000238:	f006 fcb8 	bl	8006bac <CDC_Transmit_FS>
	  HAL_Delay(1000);
 800023c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000240:	f000 f9a2 	bl	8000588 <HAL_Delay>
	  CDC_Transmit_FS(buf, 4);
 8000244:	e7f5      	b.n	8000232 <main+0x1a>
 8000246:	bf00      	nop
 8000248:	0a0d4b4f 	.word	0x0a0d4b4f

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b094      	sub	sp, #80	; 0x50
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	2238      	movs	r2, #56	; 0x38
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f007 f916 	bl	800748c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	60da      	str	r2, [r3, #12]
 800026c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800026e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000272:	f002 f957 	bl	8002524 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000276:	2301      	movs	r3, #1
 8000278:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800027a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800027e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000280:	2302      	movs	r3, #2
 8000282:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000284:	2303      	movs	r3, #3
 8000286:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000288:	2301      	movs	r3, #1
 800028a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 800028c:	230c      	movs	r3, #12
 800028e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000290:	2302      	movs	r3, #2
 8000292:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000294:	2302      	movs	r3, #2
 8000296:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000298:	2302      	movs	r3, #2
 800029a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029c:	f107 0318 	add.w	r3, r7, #24
 80002a0:	4618      	mov	r0, r3
 80002a2:	f002 f9f3 	bl	800268c <HAL_RCC_OscConfig>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80002ac:	f000 f862 	bl	8000374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b0:	230f      	movs	r3, #15
 80002b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b4:	2303      	movs	r3, #3
 80002b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b8:	2300      	movs	r3, #0
 80002ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002bc:	2300      	movs	r3, #0
 80002be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c0:	2300      	movs	r3, #0
 80002c2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2101      	movs	r1, #1
 80002c8:	4618      	mov	r0, r3
 80002ca:	f002 fcf1 	bl	8002cb0 <HAL_RCC_ClockConfig>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80002d4:	f000 f84e 	bl	8000374 <Error_Handler>
  }
}
 80002d8:	bf00      	nop
 80002da:	3750      	adds	r7, #80	; 0x50
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b088      	sub	sp, #32
 80002e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e6:	f107 030c 	add.w	r3, r7, #12
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
 80002f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002f6:	4b1d      	ldr	r3, [pc, #116]	; (800036c <MX_GPIO_Init+0x8c>)
 80002f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002fa:	4a1c      	ldr	r2, [pc, #112]	; (800036c <MX_GPIO_Init+0x8c>)
 80002fc:	f043 0320 	orr.w	r3, r3, #32
 8000300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000302:	4b1a      	ldr	r3, [pc, #104]	; (800036c <MX_GPIO_Init+0x8c>)
 8000304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000306:	f003 0320 	and.w	r3, r3, #32
 800030a:	60bb      	str	r3, [r7, #8]
 800030c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030e:	4b17      	ldr	r3, [pc, #92]	; (800036c <MX_GPIO_Init+0x8c>)
 8000310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000312:	4a16      	ldr	r2, [pc, #88]	; (800036c <MX_GPIO_Init+0x8c>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800031a:	4b14      	ldr	r3, [pc, #80]	; (800036c <MX_GPIO_Init+0x8c>)
 800031c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800031e:	f003 0304 	and.w	r3, r3, #4
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000326:	4b11      	ldr	r3, [pc, #68]	; (800036c <MX_GPIO_Init+0x8c>)
 8000328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800032a:	4a10      	ldr	r2, [pc, #64]	; (800036c <MX_GPIO_Init+0x8c>)
 800032c:	f043 0301 	orr.w	r3, r3, #1
 8000330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000332:	4b0e      	ldr	r3, [pc, #56]	; (800036c <MX_GPIO_Init+0x8c>)
 8000334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000336:	f003 0301 	and.w	r3, r3, #1
 800033a:	603b      	str	r3, [r7, #0]
 800033c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	2140      	movs	r1, #64	; 0x40
 8000342:	480b      	ldr	r0, [pc, #44]	; (8000370 <MX_GPIO_Init+0x90>)
 8000344:	f000 fbd4 	bl	8000af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000348:	2340      	movs	r3, #64	; 0x40
 800034a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034c:	2301      	movs	r3, #1
 800034e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000350:	2300      	movs	r3, #0
 8000352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000354:	2300      	movs	r3, #0
 8000356:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000358:	f107 030c 	add.w	r3, r7, #12
 800035c:	4619      	mov	r1, r3
 800035e:	4804      	ldr	r0, [pc, #16]	; (8000370 <MX_GPIO_Init+0x90>)
 8000360:	f000 fa44 	bl	80007ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000364:	bf00      	nop
 8000366:	3720      	adds	r7, #32
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	40021000 	.word	0x40021000
 8000370:	48000800 	.word	0x48000800

08000374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000378:	b672      	cpsid	i
}
 800037a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800037c:	e7fe      	b.n	800037c <Error_Handler+0x8>
	...

08000380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000386:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <HAL_MspInit+0x44>)
 8000388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800038a:	4a0e      	ldr	r2, [pc, #56]	; (80003c4 <HAL_MspInit+0x44>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	6613      	str	r3, [r2, #96]	; 0x60
 8000392:	4b0c      	ldr	r3, [pc, #48]	; (80003c4 <HAL_MspInit+0x44>)
 8000394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000396:	f003 0301 	and.w	r3, r3, #1
 800039a:	607b      	str	r3, [r7, #4]
 800039c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039e:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <HAL_MspInit+0x44>)
 80003a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003a2:	4a08      	ldr	r2, [pc, #32]	; (80003c4 <HAL_MspInit+0x44>)
 80003a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a8:	6593      	str	r3, [r2, #88]	; 0x58
 80003aa:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <HAL_MspInit+0x44>)
 80003ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003b2:	603b      	str	r3, [r7, #0]
 80003b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80003b6:	f002 f959 	bl	800266c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40021000 	.word	0x40021000

080003c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003cc:	e7fe      	b.n	80003cc <NMI_Handler+0x4>

080003ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ce:	b480      	push	{r7}
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003d2:	e7fe      	b.n	80003d2 <HardFault_Handler+0x4>

080003d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d8:	e7fe      	b.n	80003d8 <MemManage_Handler+0x4>

080003da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003da:	b480      	push	{r7}
 80003dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003de:	e7fe      	b.n	80003de <BusFault_Handler+0x4>

080003e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <UsageFault_Handler+0x4>

080003e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003ea:	bf00      	nop
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr

080003f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr

08000402 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000402:	b480      	push	{r7}
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000406:	bf00      	nop
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000414:	f000 f89a 	bl	800054c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000418:	bf00      	nop
 800041a:	bd80      	pop	{r7, pc}

0800041c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000420:	4802      	ldr	r0, [pc, #8]	; (800042c <USB_LP_IRQHandler+0x10>)
 8000422:	f000 fc6d 	bl	8000d00 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000e78 	.word	0x20000e78

08000430 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000434:	4b06      	ldr	r3, [pc, #24]	; (8000450 <SystemInit+0x20>)
 8000436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800043a:	4a05      	ldr	r2, [pc, #20]	; (8000450 <SystemInit+0x20>)
 800043c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000454:	480d      	ldr	r0, [pc, #52]	; (800048c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000456:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000458:	f7ff ffea 	bl	8000430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800045c:	480c      	ldr	r0, [pc, #48]	; (8000490 <LoopForever+0x6>)
  ldr r1, =_edata
 800045e:	490d      	ldr	r1, [pc, #52]	; (8000494 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000460:	4a0d      	ldr	r2, [pc, #52]	; (8000498 <LoopForever+0xe>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000464:	e002      	b.n	800046c <LoopCopyDataInit>

08000466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046a:	3304      	adds	r3, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800046c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000470:	d3f9      	bcc.n	8000466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000472:	4a0a      	ldr	r2, [pc, #40]	; (800049c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000474:	4c0a      	ldr	r4, [pc, #40]	; (80004a0 <LoopForever+0x16>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000478:	e001      	b.n	800047e <LoopFillZerobss>

0800047a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800047c:	3204      	adds	r2, #4

0800047e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000480:	d3fb      	bcc.n	800047a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000482:	f006 ffdf 	bl	8007444 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000486:	f7ff fec7 	bl	8000218 <main>

0800048a <LoopForever>:

LoopForever:
    b LoopForever
 800048a:	e7fe      	b.n	800048a <LoopForever>
  ldr   r0, =_estack
 800048c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000494:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8000498:	08007514 	.word	0x08007514
  ldr r2, =_sbss
 800049c:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 80004a0:	20001374 	.word	0x20001374

080004a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004a4:	e7fe      	b.n	80004a4 <ADC1_2_IRQHandler>

080004a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004a6:	b580      	push	{r7, lr}
 80004a8:	b082      	sub	sp, #8
 80004aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ac:	2300      	movs	r3, #0
 80004ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004b0:	2003      	movs	r0, #3
 80004b2:	f000 f95b 	bl	800076c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004b6:	200f      	movs	r0, #15
 80004b8:	f000 f80e 	bl	80004d8 <HAL_InitTick>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d002      	beq.n	80004c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004c2:	2301      	movs	r3, #1
 80004c4:	71fb      	strb	r3, [r7, #7]
 80004c6:	e001      	b.n	80004cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004c8:	f7ff ff5a 	bl	8000380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004cc:	79fb      	ldrb	r3, [r7, #7]

}
 80004ce:	4618      	mov	r0, r3
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
	...

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004e0:	2300      	movs	r3, #0
 80004e2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80004e4:	4b16      	ldr	r3, [pc, #88]	; (8000540 <HAL_InitTick+0x68>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d022      	beq.n	8000532 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80004ec:	4b15      	ldr	r3, [pc, #84]	; (8000544 <HAL_InitTick+0x6c>)
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	4b13      	ldr	r3, [pc, #76]	; (8000540 <HAL_InitTick+0x68>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80004fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000500:	4618      	mov	r0, r3
 8000502:	f000 f966 	bl	80007d2 <HAL_SYSTICK_Config>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d10f      	bne.n	800052c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2b0f      	cmp	r3, #15
 8000510:	d809      	bhi.n	8000526 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000512:	2200      	movs	r2, #0
 8000514:	6879      	ldr	r1, [r7, #4]
 8000516:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800051a:	f000 f932 	bl	8000782 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800051e:	4a0a      	ldr	r2, [pc, #40]	; (8000548 <HAL_InitTick+0x70>)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	6013      	str	r3, [r2, #0]
 8000524:	e007      	b.n	8000536 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000526:	2301      	movs	r3, #1
 8000528:	73fb      	strb	r3, [r7, #15]
 800052a:	e004      	b.n	8000536 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800052c:	2301      	movs	r3, #1
 800052e:	73fb      	strb	r3, [r7, #15]
 8000530:	e001      	b.n	8000536 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000532:	2301      	movs	r3, #1
 8000534:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000536:	7bfb      	ldrb	r3, [r7, #15]
}
 8000538:	4618      	mov	r0, r3
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000008 	.word	0x20000008
 8000544:	20000000 	.word	0x20000000
 8000548:	20000004 	.word	0x20000004

0800054c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <HAL_IncTick+0x1c>)
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	4b05      	ldr	r3, [pc, #20]	; (800056c <HAL_IncTick+0x20>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4413      	add	r3, r2
 800055a:	4a03      	ldr	r2, [pc, #12]	; (8000568 <HAL_IncTick+0x1c>)
 800055c:	6013      	str	r3, [r2, #0]
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	200001a0 	.word	0x200001a0
 800056c:	20000008 	.word	0x20000008

08000570 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return uwTick;
 8000574:	4b03      	ldr	r3, [pc, #12]	; (8000584 <HAL_GetTick+0x14>)
 8000576:	681b      	ldr	r3, [r3, #0]
}
 8000578:	4618      	mov	r0, r3
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	200001a0 	.word	0x200001a0

08000588 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000590:	f7ff ffee 	bl	8000570 <HAL_GetTick>
 8000594:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80005a0:	d004      	beq.n	80005ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <HAL_Delay+0x40>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	4413      	add	r3, r2
 80005aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005ac:	bf00      	nop
 80005ae:	f7ff ffdf 	bl	8000570 <HAL_GetTick>
 80005b2:	4602      	mov	r2, r0
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	68fa      	ldr	r2, [r7, #12]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d8f7      	bhi.n	80005ae <HAL_Delay+0x26>
  {
  }
}
 80005be:	bf00      	nop
 80005c0:	bf00      	nop
 80005c2:	3710      	adds	r7, #16
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000008 	.word	0x20000008

080005cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 80005de:	68db      	ldr	r3, [r3, #12]
 80005e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e8:	4013      	ands	r3, r2
 80005ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fe:	4a04      	ldr	r2, [pc, #16]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	60d3      	str	r3, [r2, #12]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <__NVIC_GetPriorityGrouping+0x18>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	f003 0307 	and.w	r3, r3, #7
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	2b00      	cmp	r3, #0
 8000640:	db0b      	blt.n	800065a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	f003 021f 	and.w	r2, r3, #31
 8000648:	4907      	ldr	r1, [pc, #28]	; (8000668 <__NVIC_EnableIRQ+0x38>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	095b      	lsrs	r3, r3, #5
 8000650:	2001      	movs	r0, #1
 8000652:	fa00 f202 	lsl.w	r2, r0, r2
 8000656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000e100 	.word	0xe000e100

0800066c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	6039      	str	r1, [r7, #0]
 8000676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	2b00      	cmp	r3, #0
 800067e:	db0a      	blt.n	8000696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	b2da      	uxtb	r2, r3
 8000684:	490c      	ldr	r1, [pc, #48]	; (80006b8 <__NVIC_SetPriority+0x4c>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	0112      	lsls	r2, r2, #4
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	440b      	add	r3, r1
 8000690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000694:	e00a      	b.n	80006ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4908      	ldr	r1, [pc, #32]	; (80006bc <__NVIC_SetPriority+0x50>)
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	f003 030f 	and.w	r3, r3, #15
 80006a2:	3b04      	subs	r3, #4
 80006a4:	0112      	lsls	r2, r2, #4
 80006a6:	b2d2      	uxtb	r2, r2
 80006a8:	440b      	add	r3, r1
 80006aa:	761a      	strb	r2, [r3, #24]
}
 80006ac:	bf00      	nop
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	e000e100 	.word	0xe000e100
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b089      	sub	sp, #36	; 0x24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	f003 0307 	and.w	r3, r3, #7
 80006d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	f1c3 0307 	rsb	r3, r3, #7
 80006da:	2b04      	cmp	r3, #4
 80006dc:	bf28      	it	cs
 80006de:	2304      	movcs	r3, #4
 80006e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	3304      	adds	r3, #4
 80006e6:	2b06      	cmp	r3, #6
 80006e8:	d902      	bls.n	80006f0 <NVIC_EncodePriority+0x30>
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	3b03      	subs	r3, #3
 80006ee:	e000      	b.n	80006f2 <NVIC_EncodePriority+0x32>
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	fa02 f303 	lsl.w	r3, r2, r3
 80006fe:	43da      	mvns	r2, r3
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	401a      	ands	r2, r3
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000708:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	fa01 f303 	lsl.w	r3, r1, r3
 8000712:	43d9      	mvns	r1, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	4313      	orrs	r3, r2
         );
}
 800071a:	4618      	mov	r0, r3
 800071c:	3724      	adds	r7, #36	; 0x24
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
	...

08000728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000738:	d301      	bcc.n	800073e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800073a:	2301      	movs	r3, #1
 800073c:	e00f      	b.n	800075e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <SysTick_Config+0x40>)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3b01      	subs	r3, #1
 8000744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000746:	210f      	movs	r1, #15
 8000748:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800074c:	f7ff ff8e 	bl	800066c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SysTick_Config+0x40>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <SysTick_Config+0x40>)
 8000758:	2207      	movs	r2, #7
 800075a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	e000e010 	.word	0xe000e010

0800076c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff29 	bl	80005cc <__NVIC_SetPriorityGrouping>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	b086      	sub	sp, #24
 8000786:	af00      	add	r7, sp, #0
 8000788:	4603      	mov	r3, r0
 800078a:	60b9      	str	r1, [r7, #8]
 800078c:	607a      	str	r2, [r7, #4]
 800078e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000790:	f7ff ff40 	bl	8000614 <__NVIC_GetPriorityGrouping>
 8000794:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	68b9      	ldr	r1, [r7, #8]
 800079a:	6978      	ldr	r0, [r7, #20]
 800079c:	f7ff ff90 	bl	80006c0 <NVIC_EncodePriority>
 80007a0:	4602      	mov	r2, r0
 80007a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a6:	4611      	mov	r1, r2
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff5f 	bl	800066c <__NVIC_SetPriority>
}
 80007ae:	bf00      	nop
 80007b0:	3718      	adds	r7, #24
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	4603      	mov	r3, r0
 80007be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff ff33 	bl	8000630 <__NVIC_EnableIRQ>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	b082      	sub	sp, #8
 80007d6:	af00      	add	r7, sp, #0
 80007d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f7ff ffa4 	bl	8000728 <SysTick_Config>
 80007e0:	4603      	mov	r3, r0
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
	...

080007ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b087      	sub	sp, #28
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80007f6:	2300      	movs	r3, #0
 80007f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80007fa:	e15a      	b.n	8000ab2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	2101      	movs	r1, #1
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	fa01 f303 	lsl.w	r3, r1, r3
 8000808:	4013      	ands	r3, r2
 800080a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2b00      	cmp	r3, #0
 8000810:	f000 814c 	beq.w	8000aac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	f003 0303 	and.w	r3, r3, #3
 800081c:	2b01      	cmp	r3, #1
 800081e:	d005      	beq.n	800082c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000828:	2b02      	cmp	r3, #2
 800082a:	d130      	bne.n	800088e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	689b      	ldr	r3, [r3, #8]
 8000830:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	2203      	movs	r2, #3
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	43db      	mvns	r3, r3
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	4013      	ands	r3, r2
 8000842:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	68da      	ldr	r2, [r3, #12]
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	fa02 f303 	lsl.w	r3, r2, r3
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	4313      	orrs	r3, r2
 8000854:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	693a      	ldr	r2, [r7, #16]
 800085a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000862:	2201      	movs	r2, #1
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	43db      	mvns	r3, r3
 800086c:	693a      	ldr	r2, [r7, #16]
 800086e:	4013      	ands	r3, r2
 8000870:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	091b      	lsrs	r3, r3, #4
 8000878:	f003 0201 	and.w	r2, r3, #1
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	fa02 f303 	lsl.w	r3, r2, r3
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	4313      	orrs	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	693a      	ldr	r2, [r7, #16]
 800088c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f003 0303 	and.w	r3, r3, #3
 8000896:	2b03      	cmp	r3, #3
 8000898:	d017      	beq.n	80008ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	2203      	movs	r2, #3
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	43db      	mvns	r3, r3
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	4013      	ands	r3, r2
 80008b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	689a      	ldr	r2, [r3, #8]
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f003 0303 	and.w	r3, r3, #3
 80008d2:	2b02      	cmp	r3, #2
 80008d4:	d123      	bne.n	800091e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	08da      	lsrs	r2, r3, #3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3208      	adds	r2, #8
 80008de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	f003 0307 	and.w	r3, r3, #7
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	220f      	movs	r2, #15
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	43db      	mvns	r3, r3
 80008f4:	693a      	ldr	r2, [r7, #16]
 80008f6:	4013      	ands	r3, r2
 80008f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	691a      	ldr	r2, [r3, #16]
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	f003 0307 	and.w	r3, r3, #7
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	4313      	orrs	r3, r2
 800090e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	08da      	lsrs	r2, r3, #3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	3208      	adds	r2, #8
 8000918:	6939      	ldr	r1, [r7, #16]
 800091a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	2203      	movs	r2, #3
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43db      	mvns	r3, r3
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f003 0203 	and.w	r2, r3, #3
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4313      	orrs	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800095a:	2b00      	cmp	r3, #0
 800095c:	f000 80a6 	beq.w	8000aac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000960:	4b5b      	ldr	r3, [pc, #364]	; (8000ad0 <HAL_GPIO_Init+0x2e4>)
 8000962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000964:	4a5a      	ldr	r2, [pc, #360]	; (8000ad0 <HAL_GPIO_Init+0x2e4>)
 8000966:	f043 0301 	orr.w	r3, r3, #1
 800096a:	6613      	str	r3, [r2, #96]	; 0x60
 800096c:	4b58      	ldr	r3, [pc, #352]	; (8000ad0 <HAL_GPIO_Init+0x2e4>)
 800096e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000978:	4a56      	ldr	r2, [pc, #344]	; (8000ad4 <HAL_GPIO_Init+0x2e8>)
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	089b      	lsrs	r3, r3, #2
 800097e:	3302      	adds	r3, #2
 8000980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000984:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	f003 0303 	and.w	r3, r3, #3
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	220f      	movs	r2, #15
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009a2:	d01f      	beq.n	80009e4 <HAL_GPIO_Init+0x1f8>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a4c      	ldr	r2, [pc, #304]	; (8000ad8 <HAL_GPIO_Init+0x2ec>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d019      	beq.n	80009e0 <HAL_GPIO_Init+0x1f4>
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4a4b      	ldr	r2, [pc, #300]	; (8000adc <HAL_GPIO_Init+0x2f0>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d013      	beq.n	80009dc <HAL_GPIO_Init+0x1f0>
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	4a4a      	ldr	r2, [pc, #296]	; (8000ae0 <HAL_GPIO_Init+0x2f4>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d00d      	beq.n	80009d8 <HAL_GPIO_Init+0x1ec>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a49      	ldr	r2, [pc, #292]	; (8000ae4 <HAL_GPIO_Init+0x2f8>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d007      	beq.n	80009d4 <HAL_GPIO_Init+0x1e8>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a48      	ldr	r2, [pc, #288]	; (8000ae8 <HAL_GPIO_Init+0x2fc>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d101      	bne.n	80009d0 <HAL_GPIO_Init+0x1e4>
 80009cc:	2305      	movs	r3, #5
 80009ce:	e00a      	b.n	80009e6 <HAL_GPIO_Init+0x1fa>
 80009d0:	2306      	movs	r3, #6
 80009d2:	e008      	b.n	80009e6 <HAL_GPIO_Init+0x1fa>
 80009d4:	2304      	movs	r3, #4
 80009d6:	e006      	b.n	80009e6 <HAL_GPIO_Init+0x1fa>
 80009d8:	2303      	movs	r3, #3
 80009da:	e004      	b.n	80009e6 <HAL_GPIO_Init+0x1fa>
 80009dc:	2302      	movs	r3, #2
 80009de:	e002      	b.n	80009e6 <HAL_GPIO_Init+0x1fa>
 80009e0:	2301      	movs	r3, #1
 80009e2:	e000      	b.n	80009e6 <HAL_GPIO_Init+0x1fa>
 80009e4:	2300      	movs	r3, #0
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	f002 0203 	and.w	r2, r2, #3
 80009ec:	0092      	lsls	r2, r2, #2
 80009ee:	4093      	lsls	r3, r2
 80009f0:	693a      	ldr	r2, [r7, #16]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009f6:	4937      	ldr	r1, [pc, #220]	; (8000ad4 <HAL_GPIO_Init+0x2e8>)
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	3302      	adds	r3, #2
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a04:	4b39      	ldr	r3, [pc, #228]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a28:	4a30      	ldr	r2, [pc, #192]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a2e:	4b2f      	ldr	r3, [pc, #188]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a30:	68db      	ldr	r3, [r3, #12]
 8000a32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	43db      	mvns	r3, r3
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d003      	beq.n	8000a52 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a52:	4a26      	ldr	r2, [pc, #152]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000a58:	4b24      	ldr	r3, [pc, #144]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	43db      	mvns	r3, r3
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4013      	ands	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d003      	beq.n	8000a7c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a7c:	4a1b      	ldr	r2, [pc, #108]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a7e:	693b      	ldr	r3, [r7, #16]
 8000a80:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a82:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	43db      	mvns	r3, r3
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d003      	beq.n	8000aa6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000aa6:	4a11      	ldr	r2, [pc, #68]	; (8000aec <HAL_GPIO_Init+0x300>)
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	f47f ae9d 	bne.w	80007fc <HAL_GPIO_Init+0x10>
  }
}
 8000ac2:	bf00      	nop
 8000ac4:	bf00      	nop
 8000ac6:	371c      	adds	r7, #28
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	40010000 	.word	0x40010000
 8000ad8:	48000400 	.word	0x48000400
 8000adc:	48000800 	.word	0x48000800
 8000ae0:	48000c00 	.word	0x48000c00
 8000ae4:	48001000 	.word	0x48001000
 8000ae8:	48001400 	.word	0x48001400
 8000aec:	40010400 	.word	0x40010400

08000af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	460b      	mov	r3, r1
 8000afa:	807b      	strh	r3, [r7, #2]
 8000afc:	4613      	mov	r3, r2
 8000afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b00:	787b      	ldrb	r3, [r7, #1]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d003      	beq.n	8000b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b06:	887a      	ldrh	r2, [r7, #2]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b0c:	e002      	b.n	8000b14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b0e:	887a      	ldrh	r2, [r7, #2]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d101      	bne.n	8000b32 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e0c0      	b.n	8000cb4 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d106      	bne.n	8000b4c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f006 f978 	bl	8006e3c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2203      	movs	r2, #3
 8000b50:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f002 fc94 	bl	8003486 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	73fb      	strb	r3, [r7, #15]
 8000b62:	e03e      	b.n	8000be2 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000b64:	7bfa      	ldrb	r2, [r7, #15]
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	00db      	lsls	r3, r3, #3
 8000b70:	440b      	add	r3, r1
 8000b72:	3311      	adds	r3, #17
 8000b74:	2201      	movs	r2, #1
 8000b76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000b78:	7bfa      	ldrb	r2, [r7, #15]
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	4413      	add	r3, r2
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	440b      	add	r3, r1
 8000b86:	3310      	adds	r3, #16
 8000b88:	7bfa      	ldrb	r2, [r7, #15]
 8000b8a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000b8c:	7bfa      	ldrb	r2, [r7, #15]
 8000b8e:	6879      	ldr	r1, [r7, #4]
 8000b90:	4613      	mov	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	4413      	add	r3, r2
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	440b      	add	r3, r1
 8000b9a:	3313      	adds	r3, #19
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000ba0:	7bfa      	ldrb	r2, [r7, #15]
 8000ba2:	6879      	ldr	r1, [r7, #4]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4413      	add	r3, r2
 8000baa:	00db      	lsls	r3, r3, #3
 8000bac:	440b      	add	r3, r1
 8000bae:	3320      	adds	r3, #32
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000bb4:	7bfa      	ldrb	r2, [r7, #15]
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	4413      	add	r3, r2
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	440b      	add	r3, r1
 8000bc2:	3324      	adds	r3, #36	; 0x24
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000bc8:	7bfb      	ldrb	r3, [r7, #15]
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	1c5a      	adds	r2, r3, #1
 8000bce:	4613      	mov	r3, r2
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4413      	add	r3, r2
 8000bd4:	00db      	lsls	r3, r3, #3
 8000bd6:	440b      	add	r3, r1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000bdc:	7bfb      	ldrb	r3, [r7, #15]
 8000bde:	3301      	adds	r3, #1
 8000be0:	73fb      	strb	r3, [r7, #15]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	791b      	ldrb	r3, [r3, #4]
 8000be6:	7bfa      	ldrb	r2, [r7, #15]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d3bb      	bcc.n	8000b64 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	73fb      	strb	r3, [r7, #15]
 8000bf0:	e044      	b.n	8000c7c <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000bf2:	7bfa      	ldrb	r2, [r7, #15]
 8000bf4:	6879      	ldr	r1, [r7, #4]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	4413      	add	r3, r2
 8000bfc:	00db      	lsls	r3, r3, #3
 8000bfe:	440b      	add	r3, r1
 8000c00:	f203 1351 	addw	r3, r3, #337	; 0x151
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000c08:	7bfa      	ldrb	r2, [r7, #15]
 8000c0a:	6879      	ldr	r1, [r7, #4]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	4413      	add	r3, r2
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	440b      	add	r3, r1
 8000c16:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8000c1a:	7bfa      	ldrb	r2, [r7, #15]
 8000c1c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000c1e:	7bfa      	ldrb	r2, [r7, #15]
 8000c20:	6879      	ldr	r1, [r7, #4]
 8000c22:	4613      	mov	r3, r2
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	4413      	add	r3, r2
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	440b      	add	r3, r1
 8000c2c:	f203 1353 	addw	r3, r3, #339	; 0x153
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000c34:	7bfa      	ldrb	r2, [r7, #15]
 8000c36:	6879      	ldr	r1, [r7, #4]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	4413      	add	r3, r2
 8000c3e:	00db      	lsls	r3, r3, #3
 8000c40:	440b      	add	r3, r1
 8000c42:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000c4a:	7bfa      	ldrb	r2, [r7, #15]
 8000c4c:	6879      	ldr	r1, [r7, #4]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	4413      	add	r3, r2
 8000c54:	00db      	lsls	r3, r3, #3
 8000c56:	440b      	add	r3, r1
 8000c58:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000c60:	7bfa      	ldrb	r2, [r7, #15]
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	00db      	lsls	r3, r3, #3
 8000c6c:	440b      	add	r3, r1
 8000c6e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	73fb      	strb	r3, [r7, #15]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	791b      	ldrb	r3, [r3, #4]
 8000c80:	7bfa      	ldrb	r2, [r7, #15]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d3b5      	bcc.n	8000bf2 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6818      	ldr	r0, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c92:	f002 fc13 	bl	80034bc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	7a9b      	ldrb	r3, [r3, #10]
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d102      	bne.n	8000cb2 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000cac:	6878      	ldr	r0, [r7, #4]
 8000cae:	f001 fc0f 	bl	80024d0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8000cb2:	2300      	movs	r3, #0
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3710      	adds	r7, #16
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d101      	bne.n	8000cd2 <HAL_PCD_Start+0x16>
 8000cce:	2302      	movs	r3, #2
 8000cd0:	e012      	b.n	8000cf8 <HAL_PCD_Start+0x3c>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_PCD_ENABLE(hpcd);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f002 fbba 	bl	8003458 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f004 f997 	bl	800501c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8000cf6:	2300      	movs	r3, #0
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f004 f99c 	bl	800504a <USB_ReadInterrupts>
 8000d12:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d003      	beq.n	8000d26 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f000 fb06 	bl	8001330 <PCD_EP_ISR_Handler>

    return;
 8000d24:	e110      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d013      	beq.n	8000d58 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d42:	b292      	uxth	r2, r2
 8000d44:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f006 f908 	bl	8006f5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000d4e:	2100      	movs	r1, #0
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f000 f8fc 	bl	8000f4e <HAL_PCD_SetAddress>

    return;
 8000d56:	e0f7      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d00c      	beq.n	8000d7c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000d74:	b292      	uxth	r2, r2
 8000d76:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000d7a:	e0e5      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d00c      	beq.n	8000da0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000d98:	b292      	uxth	r2, r2
 8000d9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000d9e:	e0d3      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d034      	beq.n	8000e14 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f022 0204 	bic.w	r2, r2, #4
 8000dbc:	b292      	uxth	r2, r2
 8000dbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f022 0208 	bic.w	r2, r2, #8
 8000dd4:	b292      	uxth	r2, r2
 8000dd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f893 32c8 	ldrb.w	r3, [r3, #712]	; 0x2c8
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d107      	bne.n	8000df4 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8000dec:	2100      	movs	r1, #0
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f006 faa8 	bl	8007344 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f006 f8eb 	bl	8006fd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000e0c:	b292      	uxth	r2, r2
 8000e0e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000e12:	e099      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d027      	beq.n	8000e6e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e26:	b29a      	uxth	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f042 0208 	orr.w	r2, r2, #8
 8000e30:	b292      	uxth	r2, r2
 8000e32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e48:	b292      	uxth	r2, r2
 8000e4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f042 0204 	orr.w	r2, r2, #4
 8000e60:	b292      	uxth	r2, r2
 8000e62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f006 f898 	bl	8006f9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8000e6c:	e06c      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d040      	beq.n	8000efa <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e8a:	b292      	uxth	r2, r2
 8000e8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f893 32c8 	ldrb.w	r3, [r3, #712]	; 0x2c8
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d12b      	bne.n	8000ef2 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f042 0204 	orr.w	r2, r2, #4
 8000eac:	b292      	uxth	r2, r2
 8000eae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f042 0208 	orr.w	r2, r2, #8
 8000ec4:	b292      	uxth	r2, r2
 8000ec6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	089b      	lsrs	r3, r3, #2
 8000ede:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8000ee8:	2101      	movs	r1, #1
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f006 fa2a 	bl	8007344 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8000ef0:	e02a      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f006 f852 	bl	8006f9c <HAL_PCD_SuspendCallback>
    return;
 8000ef8:	e026      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d00f      	beq.n	8000f24 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f0c:	b29a      	uxth	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000f16:	b292      	uxth	r2, r2
 8000f18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f006 f810 	bl	8006f42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8000f22:	e011      	b.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d00c      	beq.n	8000f48 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f40:	b292      	uxth	r2, r2
 8000f42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8000f46:	bf00      	nop
  }
}
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
 8000f56:	460b      	mov	r3, r1
 8000f58:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d101      	bne.n	8000f68 <HAL_PCD_SetAddress+0x1a>
 8000f64:	2302      	movs	r3, #2
 8000f66:	e012      	b.n	8000f8e <HAL_PCD_SetAddress+0x40>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  hpcd->USB_Address = address;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	78fa      	ldrb	r2, [r7, #3]
 8000f74:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	78fa      	ldrb	r2, [r7, #3]
 8000f7c:	4611      	mov	r1, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f004 f838 	bl	8004ff4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8000f8c:	2300      	movs	r3, #0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b084      	sub	sp, #16
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
 8000f9e:	4608      	mov	r0, r1
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	70fb      	strb	r3, [r7, #3]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	803b      	strh	r3, [r7, #0]
 8000fac:	4613      	mov	r3, r2
 8000fae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000fb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	da0e      	bge.n	8000fda <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	f003 0207 	and.w	r2, r3, #7
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	3310      	adds	r3, #16
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	4413      	add	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	705a      	strb	r2, [r3, #1]
 8000fd8:	e00e      	b.n	8000ff8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000fda:	78fb      	ldrb	r3, [r7, #3]
 8000fdc:	f003 0207 	and.w	r2, r3, #7
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	4413      	add	r3, r2
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	4413      	add	r3, r2
 8000ff0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001004:	883b      	ldrh	r3, [r7, #0]
 8001006:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	78ba      	ldrb	r2, [r7, #2]
 8001012:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001014:	78bb      	ldrb	r3, [r7, #2]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d102      	bne.n	8001020 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2200      	movs	r2, #0
 800101e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8001026:	2b01      	cmp	r3, #1
 8001028:	d101      	bne.n	800102e <HAL_PCD_EP_Open+0x98>
 800102a:	2302      	movs	r3, #2
 800102c:	e00e      	b.n	800104c <HAL_PCD_EP_Open+0xb6>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2201      	movs	r2, #1
 8001032:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	68f9      	ldr	r1, [r7, #12]
 800103c:	4618      	mov	r0, r3
 800103e:	f002 fa5b 	bl	80034f8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return ret;
 800104a:	7afb      	ldrb	r3, [r7, #11]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001060:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001064:	2b00      	cmp	r3, #0
 8001066:	da0e      	bge.n	8001086 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	f003 0207 	and.w	r2, r3, #7
 800106e:	4613      	mov	r3, r2
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4413      	add	r3, r2
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	3310      	adds	r3, #16
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	4413      	add	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2201      	movs	r2, #1
 8001082:	705a      	strb	r2, [r3, #1]
 8001084:	e00e      	b.n	80010a4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001086:	78fb      	ldrb	r3, [r7, #3]
 8001088:	f003 0207 	and.w	r2, r3, #7
 800108c:	4613      	mov	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	4413      	add	r3, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	4413      	add	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2200      	movs	r2, #0
 80010a2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80010a4:	78fb      	ldrb	r3, [r7, #3]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d101      	bne.n	80010be <HAL_PCD_EP_Close+0x6a>
 80010ba:	2302      	movs	r3, #2
 80010bc:	e00e      	b.n	80010dc <HAL_PCD_EP_Close+0x88>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2201      	movs	r2, #1
 80010c2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	68f9      	ldr	r1, [r7, #12]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f002 fefb 	bl	8003ec8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	607a      	str	r2, [r7, #4]
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	460b      	mov	r3, r1
 80010f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80010f4:	7afb      	ldrb	r3, [r7, #11]
 80010f6:	f003 0207 	and.w	r2, r3, #7
 80010fa:	4613      	mov	r3, r2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	4413      	add	r3, r2
 8001100:	00db      	lsls	r3, r3, #3
 8001102:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	4413      	add	r3, r2
 800110a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	683a      	ldr	r2, [r7, #0]
 8001116:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	2200      	movs	r2, #0
 8001122:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001124:	7afb      	ldrb	r3, [r7, #11]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	b2da      	uxtb	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6979      	ldr	r1, [r7, #20]
 8001136:	4618      	mov	r0, r3
 8001138:	f003 f8b3 	bl	80042a2 <USB_EPStartXfer>

  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001152:	78fb      	ldrb	r3, [r7, #3]
 8001154:	f003 0207 	and.w	r2, r3, #7
 8001158:	6879      	ldr	r1, [r7, #4]
 800115a:	4613      	mov	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	4413      	add	r3, r2
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	440b      	add	r3, r1
 8001164:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8001168:	681b      	ldr	r3, [r3, #0]
}
 800116a:	4618      	mov	r0, r3
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	460b      	mov	r3, r1
 8001184:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001186:	7afb      	ldrb	r3, [r7, #11]
 8001188:	f003 0207 	and.w	r2, r3, #7
 800118c:	4613      	mov	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4413      	add	r3, r2
 8001192:	00db      	lsls	r3, r3, #3
 8001194:	3310      	adds	r3, #16
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	4413      	add	r3, r2
 800119a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2201      	movs	r2, #1
 80011ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	2200      	movs	r2, #0
 80011ba:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	2201      	movs	r2, #1
 80011c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	f003 0307 	and.w	r3, r3, #7
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6979      	ldr	r1, [r7, #20]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f003 f864 	bl	80042a2 <USB_EPStartXfer>

  return HAL_OK;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	7912      	ldrb	r2, [r2, #4]
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d901      	bls.n	8001202 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e03e      	b.n	8001280 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001202:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001206:	2b00      	cmp	r3, #0
 8001208:	da0e      	bge.n	8001228 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800120a:	78fb      	ldrb	r3, [r7, #3]
 800120c:	f003 0207 	and.w	r2, r3, #7
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	3310      	adds	r3, #16
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2201      	movs	r2, #1
 8001224:	705a      	strb	r2, [r3, #1]
 8001226:	e00c      	b.n	8001242 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001228:	78fa      	ldrb	r2, [r7, #3]
 800122a:	4613      	mov	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	4413      	add	r3, r2
 800123a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2200      	movs	r2, #0
 8001240:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2201      	movs	r2, #1
 8001246:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001248:	78fb      	ldrb	r3, [r7, #3]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	b2da      	uxtb	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <HAL_PCD_EP_SetStall+0x7e>
 800125e:	2302      	movs	r3, #2
 8001260:	e00e      	b.n	8001280 <HAL_PCD_EP_SetStall+0x9c>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2201      	movs	r2, #1
 8001266:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	68f9      	ldr	r1, [r7, #12]
 8001270:	4618      	mov	r0, r3
 8001272:	f003 fdc5 	bl	8004e00 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	f003 030f 	and.w	r3, r3, #15
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	7912      	ldrb	r2, [r2, #4]
 800129e:	4293      	cmp	r3, r2
 80012a0:	d901      	bls.n	80012a6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e040      	b.n	8001328 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80012a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	da0e      	bge.n	80012cc <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80012ae:	78fb      	ldrb	r3, [r7, #3]
 80012b0:	f003 0207 	and.w	r2, r3, #7
 80012b4:	4613      	mov	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4413      	add	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	3310      	adds	r3, #16
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2201      	movs	r2, #1
 80012c8:	705a      	strb	r2, [r3, #1]
 80012ca:	e00e      	b.n	80012ea <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80012cc:	78fb      	ldrb	r3, [r7, #3]
 80012ce:	f003 0207 	and.w	r2, r3, #7
 80012d2:	4613      	mov	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	4413      	add	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2200      	movs	r2, #0
 80012e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2200      	movs	r2, #0
 80012ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80012f0:	78fb      	ldrb	r3, [r7, #3]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8001302:	2b01      	cmp	r3, #1
 8001304:	d101      	bne.n	800130a <HAL_PCD_EP_ClrStall+0x82>
 8001306:	2302      	movs	r3, #2
 8001308:	e00e      	b.n	8001328 <HAL_PCD_EP_ClrStall+0xa0>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68f9      	ldr	r1, [r7, #12]
 8001318:	4618      	mov	r0, r3
 800131a:	f003 fdc2 	bl	8004ea2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8001326:	2300      	movs	r3, #0
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b092      	sub	sp, #72	; 0x48
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001338:	e334      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
  {
    wIstr = hpcd->Instance->ISTR;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001342:	877b      	strh	r3, [r7, #58]	; 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001344:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001346:	b2db      	uxtb	r3, r3
 8001348:	f003 030f 	and.w	r3, r3, #15
 800134c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39

    if (epindex == 0U)
 8001350:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001354:	2b00      	cmp	r3, #0
 8001356:	f040 8109 	bne.w	800156c <PCD_EP_ISR_Handler+0x23c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800135a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800135c:	f003 0310 	and.w	r3, r3, #16
 8001360:	2b00      	cmp	r3, #0
 8001362:	d14d      	bne.n	8001400 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	b29b      	uxth	r3, r3
 800136c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001370:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001374:	813b      	strh	r3, [r7, #8]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	893b      	ldrh	r3, [r7, #8]
 800137c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001380:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001384:	b29b      	uxth	r3, r3
 8001386:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3310      	adds	r3, #16
 800138c:	643b      	str	r3, [r7, #64]	; 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001396:	b29b      	uxth	r3, r3
 8001398:	461a      	mov	r2, r3
 800139a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	00db      	lsls	r3, r3, #3
 80013a0:	4413      	add	r3, r2
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	6812      	ldr	r2, [r2, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80013b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013b4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80013b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013b8:	695a      	ldr	r2, [r3, #20]
 80013ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	441a      	add	r2, r3
 80013c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013c2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80013c4:	2100      	movs	r1, #0
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f005 fda1 	bl	8006f0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	7b1b      	ldrb	r3, [r3, #12]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 82e6 	beq.w	80019a4 <PCD_EP_ISR_Handler+0x674>
 80013d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f040 82e1 	bne.w	80019a4 <PCD_EP_ISR_Handler+0x674>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	7b1b      	ldrb	r3, [r3, #12]
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	b292      	uxth	r2, r2
 80013f4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2200      	movs	r2, #0
 80013fc:	731a      	strb	r2, [r3, #12]
 80013fe:	e2d1      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001406:	643b      	str	r3, [r7, #64]	; 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	86fb      	strh	r3, [r7, #54]	; 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001410:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001412:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001416:	2b00      	cmp	r3, #0
 8001418:	d032      	beq.n	8001480 <PCD_EP_ISR_Handler+0x150>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001422:	b29b      	uxth	r3, r3
 8001424:	461a      	mov	r2, r3
 8001426:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	4413      	add	r3, r2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	4413      	add	r3, r2
 8001434:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800143e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001440:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f503 7126 	add.w	r1, r3, #664	; 0x298
 800144c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800144e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001450:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001452:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001454:	b29b      	uxth	r3, r3
 8001456:	f003 fe4a 	bl	80050ee <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	b29a      	uxth	r2, r3
 8001462:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001466:	4013      	ands	r3, r2
 8001468:	817b      	strh	r3, [r7, #10]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	897a      	ldrh	r2, [r7, #10]
 8001470:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001474:	b292      	uxth	r2, r2
 8001476:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f005 fd1b 	bl	8006eb4 <HAL_PCD_SetupStageCallback>
 800147e:	e291      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001480:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001484:	2b00      	cmp	r3, #0
 8001486:	f280 828d 	bge.w	80019a4 <PCD_EP_ISR_Handler+0x674>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	881b      	ldrh	r3, [r3, #0]
 8001490:	b29a      	uxth	r2, r3
 8001492:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001496:	4013      	ands	r3, r2
 8001498:	81fb      	strh	r3, [r7, #14]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	89fa      	ldrh	r2, [r7, #14]
 80014a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014a4:	b292      	uxth	r2, r2
 80014a6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	461a      	mov	r2, r3
 80014b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	4413      	add	r3, r2
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	4413      	add	r3, r2
 80014c2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80014cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014ce:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80014d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014d2:	69db      	ldr	r3, [r3, #28]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d019      	beq.n	800150c <PCD_EP_ISR_Handler+0x1dc>
 80014d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d015      	beq.n	800150c <PCD_EP_ISR_Handler+0x1dc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6818      	ldr	r0, [r3, #0]
 80014e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014e6:	6959      	ldr	r1, [r3, #20]
 80014e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014ea:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80014ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014ee:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	f003 fdfc 	bl	80050ee <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80014f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014f8:	695a      	ldr	r2, [r3, #20]
 80014fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	441a      	add	r2, r3
 8001500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001502:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001504:	2100      	movs	r1, #0
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f005 fce6 	bl	8006ed8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001514:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001516:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800151a:	2b00      	cmp	r3, #0
 800151c:	f040 8242 	bne.w	80019a4 <PCD_EP_ISR_Handler+0x674>
 8001520:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001522:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001526:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800152a:	f000 823b 	beq.w	80019a4 <PCD_EP_ISR_Handler+0x674>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	b29b      	uxth	r3, r3
 8001536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800153a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800153e:	81bb      	strh	r3, [r7, #12]
 8001540:	89bb      	ldrh	r3, [r7, #12]
 8001542:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001546:	81bb      	strh	r3, [r7, #12]
 8001548:	89bb      	ldrh	r3, [r7, #12]
 800154a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800154e:	81bb      	strh	r3, [r7, #12]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	89bb      	ldrh	r3, [r7, #12]
 8001556:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800155a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800155e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001562:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001566:	b29b      	uxth	r3, r3
 8001568:	8013      	strh	r3, [r2, #0]
 800156a:	e21b      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	86fb      	strh	r3, [r7, #54]	; 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800157e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001582:	2b00      	cmp	r3, #0
 8001584:	f280 80f1 	bge.w	800176a <PCD_EP_ISR_Handler+0x43a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	461a      	mov	r2, r3
 800158e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	b29a      	uxth	r2, r3
 800159a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800159e:	4013      	ands	r3, r2
 80015a0:	86bb      	strh	r3, [r7, #52]	; 0x34
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	461a      	mov	r2, r3
 80015a8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80015b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015b6:	b292      	uxth	r2, r2
 80015b8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80015ba:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 80015be:	4613      	mov	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4413      	add	r3, r2
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	643b      	str	r3, [r7, #64]	; 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80015d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015d2:	7b1b      	ldrb	r3, [r3, #12]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d123      	bne.n	8001620 <PCD_EP_ISR_Handler+0x2f0>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	461a      	mov	r2, r3
 80015e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	4413      	add	r3, r2
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80015fc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

          if (count != 0U)
 8001600:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001604:	2b00      	cmp	r3, #0
 8001606:	f000 808b 	beq.w	8001720 <PCD_EP_ISR_Handler+0x3f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6818      	ldr	r0, [r3, #0]
 800160e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001610:	6959      	ldr	r1, [r3, #20]
 8001612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001614:	88da      	ldrh	r2, [r3, #6]
 8001616:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800161a:	f003 fd68 	bl	80050ee <USB_ReadPMA>
 800161e:	e07f      	b.n	8001720 <PCD_EP_ISR_Handler+0x3f0>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001622:	78db      	ldrb	r3, [r3, #3]
 8001624:	2b02      	cmp	r3, #2
 8001626:	d109      	bne.n	800163c <PCD_EP_ISR_Handler+0x30c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001628:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800162a:	461a      	mov	r2, r3
 800162c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f9c6 	bl	80019c0 <HAL_PCD_EP_DB_Receive>
 8001634:	4603      	mov	r3, r0
 8001636:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800163a:	e071      	b.n	8001720 <PCD_EP_ISR_Handler+0x3f0>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	b29b      	uxth	r3, r3
 800164e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001656:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	441a      	add	r2, r3
 8001666:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001668:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800166c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001670:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001674:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001678:	b29b      	uxth	r3, r3
 800167a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	461a      	mov	r2, r3
 8001682:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	b29b      	uxth	r3, r3
 800168e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d022      	beq.n	80016dc <PCD_EP_ISR_Handler+0x3ac>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800169e:	b29b      	uxth	r3, r3
 80016a0:	461a      	mov	r2, r3
 80016a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	4413      	add	r3, r2
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	4413      	add	r3, r2
 80016b0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016ba:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

              if (count != 0U)
 80016be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d02c      	beq.n	8001720 <PCD_EP_ISR_Handler+0x3f0>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016cc:	6959      	ldr	r1, [r3, #20]
 80016ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016d0:	891a      	ldrh	r2, [r3, #8]
 80016d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80016d6:	f003 fd0a 	bl	80050ee <USB_ReadPMA>
 80016da:	e021      	b.n	8001720 <PCD_EP_ISR_Handler+0x3f0>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	461a      	mov	r2, r3
 80016e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	00db      	lsls	r3, r3, #3
 80016ee:	4413      	add	r3, r2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6812      	ldr	r2, [r2, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001700:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

              if (count != 0U)
 8001704:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001708:	2b00      	cmp	r3, #0
 800170a:	d009      	beq.n	8001720 <PCD_EP_ISR_Handler+0x3f0>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6818      	ldr	r0, [r3, #0]
 8001710:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001712:	6959      	ldr	r1, [r3, #20]
 8001714:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001716:	895a      	ldrh	r2, [r3, #10]
 8001718:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800171c:	f003 fce7 	bl	80050ee <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001722:	69da      	ldr	r2, [r3, #28]
 8001724:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001728:	441a      	add	r2, r3
 800172a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800172c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800172e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001730:	695a      	ldr	r2, [r3, #20]
 8001732:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001736:	441a      	add	r2, r3
 8001738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800173a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800173c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d005      	beq.n	8001750 <PCD_EP_ISR_Handler+0x420>
 8001744:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001748:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800174a:	691b      	ldr	r3, [r3, #16]
 800174c:	429a      	cmp	r2, r3
 800174e:	d206      	bcs.n	800175e <PCD_EP_ISR_Handler+0x42e>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4619      	mov	r1, r3
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f005 fbbe 	bl	8006ed8 <HAL_PCD_DataOutStageCallback>
 800175c:	e005      	b.n	800176a <PCD_EP_ISR_Handler+0x43a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001764:	4618      	mov	r0, r3
 8001766:	f002 fd9c 	bl	80042a2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800176a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800176c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 8117 	beq.w	80019a4 <PCD_EP_ISR_Handler+0x674>
      {
        ep = &hpcd->IN_ep[epindex];
 8001776:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 800177a:	4613      	mov	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	3310      	adds	r3, #16
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	4413      	add	r3, r2
 8001788:	643b      	str	r3, [r7, #64]	; 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b29b      	uxth	r3, r3
 800179c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80017a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017a4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	441a      	add	r2, r3
 80017b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80017b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80017ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80017be:	b29b      	uxth	r3, r3
 80017c0:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80017c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017c4:	78db      	ldrb	r3, [r3, #3]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	f040 80a1 	bne.w	800190e <PCD_EP_ISR_Handler+0x5de>
        {
          ep->xfer_len = 0U;
 80017cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80017d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017d4:	7b1b      	ldrb	r3, [r3, #12]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	f000 8092 	beq.w	8001900 <PCD_EP_ISR_Handler+0x5d0>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80017dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80017de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d046      	beq.n	8001874 <PCD_EP_ISR_Handler+0x544>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80017e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017e8:	785b      	ldrb	r3, [r3, #1]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d126      	bne.n	800183c <PCD_EP_ISR_Handler+0x50c>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	461a      	mov	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	4413      	add	r3, r2
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	00da      	lsls	r2, r3, #3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	4413      	add	r3, r2
 8001810:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	b29b      	uxth	r3, r3
 800181c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001820:	b29a      	uxth	r2, r3
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	801a      	strh	r2, [r3, #0]
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	b29b      	uxth	r3, r3
 800182c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001830:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001834:	b29a      	uxth	r2, r3
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	801a      	strh	r2, [r3, #0]
 800183a:	e061      	b.n	8001900 <PCD_EP_ISR_Handler+0x5d0>
 800183c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800183e:	785b      	ldrb	r3, [r3, #1]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d15d      	bne.n	8001900 <PCD_EP_ISR_Handler+0x5d0>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001852:	b29b      	uxth	r3, r3
 8001854:	461a      	mov	r2, r3
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	4413      	add	r3, r2
 800185a:	61fb      	str	r3, [r7, #28]
 800185c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	00da      	lsls	r2, r3, #3
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	4413      	add	r3, r2
 8001866:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800186a:	61bb      	str	r3, [r7, #24]
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	2200      	movs	r2, #0
 8001870:	801a      	strh	r2, [r3, #0]
 8001872:	e045      	b.n	8001900 <PCD_EP_ISR_Handler+0x5d0>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800187a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800187c:	785b      	ldrb	r3, [r3, #1]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d126      	bne.n	80018d0 <PCD_EP_ISR_Handler+0x5a0>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	627b      	str	r3, [r7, #36]	; 0x24
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001890:	b29b      	uxth	r3, r3
 8001892:	461a      	mov	r2, r3
 8001894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001896:	4413      	add	r3, r2
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
 800189a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	00da      	lsls	r2, r3, #3
 80018a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a2:	4413      	add	r3, r2
 80018a4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80018a8:	623b      	str	r3, [r7, #32]
 80018aa:	6a3b      	ldr	r3, [r7, #32]
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	801a      	strh	r2, [r3, #0]
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80018c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	6a3b      	ldr	r3, [r7, #32]
 80018cc:	801a      	strh	r2, [r3, #0]
 80018ce:	e017      	b.n	8001900 <PCD_EP_ISR_Handler+0x5d0>
 80018d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018d2:	785b      	ldrb	r3, [r3, #1]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d113      	bne.n	8001900 <PCD_EP_ISR_Handler+0x5d0>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	461a      	mov	r2, r3
 80018e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e6:	4413      	add	r3, r2
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	00da      	lsls	r2, r3, #3
 80018f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f2:	4413      	add	r3, r2
 80018f4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80018f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80018fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fc:	2200      	movs	r2, #0
 80018fe:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001900:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4619      	mov	r1, r3
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f005 fb01 	bl	8006f0e <HAL_PCD_DataInStageCallback>
 800190c:	e04a      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800190e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001914:	2b00      	cmp	r3, #0
 8001916:	d13f      	bne.n	8001998 <PCD_EP_ISR_Handler+0x668>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001920:	b29b      	uxth	r3, r3
 8001922:	461a      	mov	r2, r3
 8001924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	4413      	add	r3, r2
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	6812      	ldr	r2, [r2, #0]
 8001930:	4413      	add	r3, r2
 8001932:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800193c:	867b      	strh	r3, [r7, #50]	; 0x32

            if (ep->xfer_len > TxPctSize)
 800193e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001940:	699a      	ldr	r2, [r3, #24]
 8001942:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001944:	429a      	cmp	r2, r3
 8001946:	d906      	bls.n	8001956 <PCD_EP_ISR_Handler+0x626>
            {
              ep->xfer_len -= TxPctSize;
 8001948:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800194a:	699a      	ldr	r2, [r3, #24]
 800194c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800194e:	1ad2      	subs	r2, r2, r3
 8001950:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001952:	619a      	str	r2, [r3, #24]
 8001954:	e002      	b.n	800195c <PCD_EP_ISR_Handler+0x62c>
            }
            else
            {
              ep->xfer_len = 0U;
 8001956:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800195c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d106      	bne.n	8001972 <PCD_EP_ISR_Handler+0x642>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001964:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f005 facf 	bl	8006f0e <HAL_PCD_DataInStageCallback>
 8001970:	e018      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001972:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001978:	441a      	add	r2, r3
 800197a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800197c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800197e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001980:	69da      	ldr	r2, [r3, #28]
 8001982:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001984:	441a      	add	r2, r3
 8001986:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001988:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001990:	4618      	mov	r0, r3
 8001992:	f002 fc86 	bl	80042a2 <USB_EPStartXfer>
 8001996:	e005      	b.n	80019a4 <PCD_EP_ISR_Handler+0x674>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001998:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800199a:	461a      	mov	r2, r3
 800199c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 f917 	bl	8001bd2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	b21b      	sxth	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f6ff acc2 	blt.w	800133a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3748      	adds	r7, #72	; 0x48
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	4613      	mov	r3, r2
 80019cc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80019ce:	88fb      	ldrh	r3, [r7, #6]
 80019d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d07c      	beq.n	8001ad2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	461a      	mov	r2, r3
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	4413      	add	r3, r2
 80019ec:	68fa      	ldr	r2, [r7, #12]
 80019ee:	6812      	ldr	r2, [r2, #0]
 80019f0:	4413      	add	r3, r2
 80019f2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80019f6:	881b      	ldrh	r3, [r3, #0]
 80019f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019fc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	699a      	ldr	r2, [r3, #24]
 8001a02:	8b7b      	ldrh	r3, [r7, #26]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d306      	bcc.n	8001a16 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	699a      	ldr	r2, [r3, #24]
 8001a0c:	8b7b      	ldrh	r3, [r7, #26]
 8001a0e:	1ad2      	subs	r2, r2, r3
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	619a      	str	r2, [r3, #24]
 8001a14:	e002      	b.n	8001a1c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d123      	bne.n	8001a6c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a3e:	833b      	strh	r3, [r7, #24]
 8001a40:	8b3b      	ldrh	r3, [r7, #24]
 8001a42:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001a46:	833b      	strh	r3, [r7, #24]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	441a      	add	r2, r3
 8001a56:	8b3b      	ldrh	r3, [r7, #24]
 8001a58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001a5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001a60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001a6c:	88fb      	ldrh	r3, [r7, #6]
 8001a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d01f      	beq.n	8001ab6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001a8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a90:	82fb      	strh	r3, [r7, #22]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	461a      	mov	r2, r3
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	441a      	add	r2, r3
 8001aa0:	8afb      	ldrh	r3, [r7, #22]
 8001aa2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001aa6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001aaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001aae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001ab6:	8b7b      	ldrh	r3, [r7, #26]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f000 8085 	beq.w	8001bc8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6818      	ldr	r0, [r3, #0]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	6959      	ldr	r1, [r3, #20]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	891a      	ldrh	r2, [r3, #8]
 8001aca:	8b7b      	ldrh	r3, [r7, #26]
 8001acc:	f003 fb0f 	bl	80050ee <USB_ReadPMA>
 8001ad0:	e07a      	b.n	8001bc8 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	461a      	mov	r2, r3
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	4413      	add	r3, r2
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	6812      	ldr	r2, [r2, #0]
 8001aea:	4413      	add	r3, r2
 8001aec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001af6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	699a      	ldr	r2, [r3, #24]
 8001afc:	8b7b      	ldrh	r3, [r7, #26]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d306      	bcc.n	8001b10 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	699a      	ldr	r2, [r3, #24]
 8001b06:	8b7b      	ldrh	r3, [r7, #26]
 8001b08:	1ad2      	subs	r2, r2, r3
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	619a      	str	r2, [r3, #24]
 8001b0e:	e002      	b.n	8001b16 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d123      	bne.n	8001b66 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b38:	83fb      	strh	r3, [r7, #30]
 8001b3a:	8bfb      	ldrh	r3, [r7, #30]
 8001b3c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001b40:	83fb      	strh	r3, [r7, #30]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	441a      	add	r2, r3
 8001b50:	8bfb      	ldrh	r3, [r7, #30]
 8001b52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001b56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001b5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d11f      	bne.n	8001bb0 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	461a      	mov	r2, r3
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b8a:	83bb      	strh	r3, [r7, #28]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	441a      	add	r2, r3
 8001b9a:	8bbb      	ldrh	r3, [r7, #28]
 8001b9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001ba0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001ba4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ba8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001bb0:	8b7b      	ldrh	r3, [r7, #26]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d008      	beq.n	8001bc8 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	6959      	ldr	r1, [r3, #20]
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	895a      	ldrh	r2, [r3, #10]
 8001bc2:	8b7b      	ldrh	r3, [r7, #26]
 8001bc4:	f003 fa93 	bl	80050ee <USB_ReadPMA>
    }
  }

  return count;
 8001bc8:	8b7b      	ldrh	r3, [r7, #26]
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3720      	adds	r7, #32
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b0a6      	sub	sp, #152	; 0x98
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001be0:	88fb      	ldrh	r3, [r7, #6]
 8001be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 81f7 	beq.w	8001fda <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	4413      	add	r3, r2
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	6812      	ldr	r2, [r2, #0]
 8001c04:	4413      	add	r3, r2
 8001c06:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c10:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

    if (ep->xfer_len > TxPctSize)
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	699a      	ldr	r2, [r3, #24]
 8001c18:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d907      	bls.n	8001c30 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	699a      	ldr	r2, [r3, #24]
 8001c24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001c28:	1ad2      	subs	r2, r2, r3
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	619a      	str	r2, [r3, #24]
 8001c2e:	e002      	b.n	8001c36 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	2200      	movs	r2, #0
 8001c34:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f040 80e1 	bne.w	8001e02 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	785b      	ldrb	r3, [r3, #1]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d126      	bne.n	8001c96 <HAL_PCD_EP_DB_Transmit+0xc4>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	633b      	str	r3, [r7, #48]	; 0x30
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	461a      	mov	r2, r3
 8001c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c5c:	4413      	add	r3, r2
 8001c5e:	633b      	str	r3, [r7, #48]	; 0x30
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	00da      	lsls	r2, r3, #3
 8001c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c68:	4413      	add	r3, r2
 8001c6a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c72:	881b      	ldrh	r3, [r3, #0]
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7e:	801a      	strh	r2, [r3, #0]
 8001c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c82:	881b      	ldrh	r3, [r3, #0]
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c92:	801a      	strh	r2, [r3, #0]
 8001c94:	e01a      	b.n	8001ccc <HAL_PCD_EP_DB_Transmit+0xfa>
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	785b      	ldrb	r3, [r3, #1]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d116      	bne.n	8001ccc <HAL_PCD_EP_DB_Transmit+0xfa>
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	461a      	mov	r2, r3
 8001cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cb2:	4413      	add	r3, r2
 8001cb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	00da      	lsls	r2, r3, #3
 8001cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cbe:	4413      	add	r3, r2
 8001cc0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001cc4:	637b      	str	r3, [r7, #52]	; 0x34
 8001cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cc8:	2200      	movs	r2, #0
 8001cca:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	785b      	ldrb	r3, [r3, #1]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d126      	bne.n	8001d28 <HAL_PCD_EP_DB_Transmit+0x156>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	623b      	str	r3, [r7, #32]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	461a      	mov	r2, r3
 8001cec:	6a3b      	ldr	r3, [r7, #32]
 8001cee:	4413      	add	r3, r2
 8001cf0:	623b      	str	r3, [r7, #32]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	00da      	lsls	r2, r3, #3
 8001cf8:	6a3b      	ldr	r3, [r7, #32]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001d00:	61fb      	str	r3, [r7, #28]
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	881b      	ldrh	r3, [r3, #0]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	801a      	strh	r2, [r3, #0]
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	801a      	strh	r2, [r3, #0]
 8001d26:	e017      	b.n	8001d58 <HAL_PCD_EP_DB_Transmit+0x186>
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	785b      	ldrb	r3, [r3, #1]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d113      	bne.n	8001d58 <HAL_PCD_EP_DB_Transmit+0x186>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3e:	4413      	add	r3, r2
 8001d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	00da      	lsls	r2, r3, #3
 8001d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d4a:	4413      	add	r3, r2
 8001d4c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
 8001d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d54:	2200      	movs	r2, #0
 8001d56:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	78db      	ldrb	r3, [r3, #3]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d123      	bne.n	8001da8 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	461a      	mov	r2, r3
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d7a:	837b      	strh	r3, [r7, #26]
 8001d7c:	8b7b      	ldrh	r3, [r7, #26]
 8001d7e:	f083 0320 	eor.w	r3, r3, #32
 8001d82:	837b      	strh	r3, [r7, #26]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	441a      	add	r2, r3
 8001d92:	8b7b      	ldrh	r3, [r7, #26]
 8001d94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001d98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001d9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4619      	mov	r1, r3
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f005 f8ad 	bl	8006f0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d01f      	beq.n	8001dfe <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	881b      	ldrh	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dd8:	833b      	strh	r3, [r7, #24]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	441a      	add	r2, r3
 8001de8:	8b3b      	ldrh	r3, [r7, #24]
 8001dea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001dee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001df2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001df6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	e31f      	b.n	8002442 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d021      	beq.n	8001e50 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	461a      	mov	r2, r3
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4413      	add	r3, r2
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e26:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	441a      	add	r2, r3
 8001e38:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001e3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001e40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001e44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	f040 82ca 	bne.w	80023f0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001e64:	441a      	add	r2, r3
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	69da      	ldr	r2, [r3, #28]
 8001e6e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001e72:	441a      	add	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	6a1a      	ldr	r2, [r3, #32]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d309      	bcc.n	8001e98 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	65bb      	str	r3, [r7, #88]	; 0x58
          ep->xfer_len_db -= len;
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	6a1a      	ldr	r2, [r3, #32]
 8001e8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e90:	1ad2      	subs	r2, r2, r3
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	621a      	str	r2, [r3, #32]
 8001e96:	e015      	b.n	8001ec4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d107      	bne.n	8001eb0 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8001ea0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8001ea4:	65bb      	str	r3, [r7, #88]	; 0x58
          ep->xfer_fill_db = 0U;
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001eae:	e009      	b.n	8001ec4 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	65bb      	str	r3, [r7, #88]	; 0x58
          ep->xfer_len_db = 0U;
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	785b      	ldrb	r3, [r3, #1]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d15f      	bne.n	8001f8c <HAL_PCD_EP_DB_Transmit+0x3ba>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	643b      	str	r3, [r7, #64]	; 0x40
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	461a      	mov	r2, r3
 8001ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ee0:	4413      	add	r3, r2
 8001ee2:	643b      	str	r3, [r7, #64]	; 0x40
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	00da      	lsls	r2, r3, #3
 8001eea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001eec:	4413      	add	r3, r2
 8001eee:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ef6:	881b      	ldrh	r3, [r3, #0]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f02:	801a      	strh	r2, [r3, #0]
 8001f04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10a      	bne.n	8001f20 <HAL_PCD_EP_DB_Transmit+0x34e>
 8001f0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f1c:	801a      	strh	r2, [r3, #0]
 8001f1e:	e051      	b.n	8001fc4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8001f20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f22:	2b3e      	cmp	r3, #62	; 0x3e
 8001f24:	d816      	bhi.n	8001f54 <HAL_PCD_EP_DB_Transmit+0x382>
 8001f26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f28:	085b      	lsrs	r3, r3, #1
 8001f2a:	653b      	str	r3, [r7, #80]	; 0x50
 8001f2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <HAL_PCD_EP_DB_Transmit+0x36a>
 8001f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f38:	3301      	adds	r3, #1
 8001f3a:	653b      	str	r3, [r7, #80]	; 0x50
 8001f3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	029b      	lsls	r3, r3, #10
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f50:	801a      	strh	r2, [r3, #0]
 8001f52:	e037      	b.n	8001fc4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8001f54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	653b      	str	r3, [r7, #80]	; 0x50
 8001f5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <HAL_PCD_EP_DB_Transmit+0x398>
 8001f64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f66:	3b01      	subs	r3, #1
 8001f68:	653b      	str	r3, [r7, #80]	; 0x50
 8001f6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	029b      	lsls	r3, r3, #10
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f88:	801a      	strh	r2, [r3, #0]
 8001f8a:	e01b      	b.n	8001fc4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	785b      	ldrb	r3, [r3, #1]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d117      	bne.n	8001fc4 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fa8:	4413      	add	r3, r2
 8001faa:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	00da      	lsls	r2, r3, #3
 8001fb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001fba:	647b      	str	r3, [r7, #68]	; 0x44
 8001fbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fc2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	6959      	ldr	r1, [r3, #20]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	891a      	ldrh	r2, [r3, #8]
 8001fd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	f003 f849 	bl	800506a <USB_WritePMA>
 8001fd8:	e20a      	b.n	80023f0 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4413      	add	r3, r2
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ffe:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

    if (ep->xfer_len >= TxPctSize)
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	699a      	ldr	r2, [r3, #24]
 8002006:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800200a:	429a      	cmp	r2, r3
 800200c:	d307      	bcc.n	800201e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	699a      	ldr	r2, [r3, #24]
 8002012:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002016:	1ad2      	subs	r2, r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	619a      	str	r2, [r3, #24]
 800201c:	e002      	b.n	8002024 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2200      	movs	r2, #0
 8002022:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	2b00      	cmp	r3, #0
 800202a:	f040 80f6 	bne.w	800221a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	785b      	ldrb	r3, [r3, #1]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d126      	bne.n	8002084 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	677b      	str	r3, [r7, #116]	; 0x74
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002044:	b29b      	uxth	r3, r3
 8002046:	461a      	mov	r2, r3
 8002048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800204a:	4413      	add	r3, r2
 800204c:	677b      	str	r3, [r7, #116]	; 0x74
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	00da      	lsls	r2, r3, #3
 8002054:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002056:	4413      	add	r3, r2
 8002058:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800205c:	673b      	str	r3, [r7, #112]	; 0x70
 800205e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002060:	881b      	ldrh	r3, [r3, #0]
 8002062:	b29b      	uxth	r3, r3
 8002064:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002068:	b29a      	uxth	r2, r3
 800206a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800206c:	801a      	strh	r2, [r3, #0]
 800206e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	b29b      	uxth	r3, r3
 8002074:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002078:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800207c:	b29a      	uxth	r2, r3
 800207e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002080:	801a      	strh	r2, [r3, #0]
 8002082:	e01a      	b.n	80020ba <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	785b      	ldrb	r3, [r3, #1]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d116      	bne.n	80020ba <HAL_PCD_EP_DB_Transmit+0x4e8>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800209a:	b29b      	uxth	r3, r3
 800209c:	461a      	mov	r2, r3
 800209e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020a0:	4413      	add	r3, r2
 80020a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	00da      	lsls	r2, r3, #3
 80020aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020ac:	4413      	add	r3, r2
 80020ae:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80020b2:	67bb      	str	r3, [r7, #120]	; 0x78
 80020b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020b6:	2200      	movs	r2, #0
 80020b8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	785b      	ldrb	r3, [r3, #1]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d12f      	bne.n	800212a <HAL_PCD_EP_DB_Transmit+0x558>
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020da:	b29b      	uxth	r3, r3
 80020dc:	461a      	mov	r2, r3
 80020de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020e2:	4413      	add	r3, r2
 80020e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	00da      	lsls	r2, r3, #3
 80020ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80020f2:	4413      	add	r3, r2
 80020f4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80020f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80020fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	b29b      	uxth	r3, r3
 8002104:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002108:	b29a      	uxth	r2, r3
 800210a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800210e:	801a      	strh	r2, [r3, #0]
 8002110:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002114:	881b      	ldrh	r3, [r3, #0]
 8002116:	b29b      	uxth	r3, r3
 8002118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800211c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002120:	b29a      	uxth	r2, r3
 8002122:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002126:	801a      	strh	r2, [r3, #0]
 8002128:	e01c      	b.n	8002164 <HAL_PCD_EP_DB_Transmit+0x592>
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	785b      	ldrb	r3, [r3, #1]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d118      	bne.n	8002164 <HAL_PCD_EP_DB_Transmit+0x592>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800213a:	b29b      	uxth	r3, r3
 800213c:	461a      	mov	r2, r3
 800213e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002142:	4413      	add	r3, r2
 8002144:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	00da      	lsls	r2, r3, #3
 800214e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002152:	4413      	add	r3, r2
 8002154:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002158:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800215c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002160:	2200      	movs	r2, #0
 8002162:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	78db      	ldrb	r3, [r3, #3]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d127      	bne.n	80021bc <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	b29b      	uxth	r3, r3
 800217e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002182:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002186:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800218a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800218e:	f083 0320 	eor.w	r3, r3, #32
 8002192:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	441a      	add	r2, r3
 80021a4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80021a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80021ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80021b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f004 fea3 	bl	8006f0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d121      	bne.n	8002216 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ec:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	441a      	add	r2, r3
 80021fe:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002202:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002206:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800220a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800220e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002212:	b29b      	uxth	r3, r3
 8002214:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e113      	b.n	8002442 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800221a:	88fb      	ldrh	r3, [r7, #6]
 800221c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d121      	bne.n	8002268 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	461a      	mov	r2, r3
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	881b      	ldrh	r3, [r3, #0]
 8002234:	b29b      	uxth	r3, r3
 8002236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800223a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800223e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	441a      	add	r2, r3
 8002250:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002254:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002258:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800225c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002264:	b29b      	uxth	r3, r3
 8002266:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800226e:	2b01      	cmp	r3, #1
 8002270:	f040 80be 	bne.w	80023f0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800227c:	441a      	add	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	69da      	ldr	r2, [r3, #28]
 8002286:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800228a:	441a      	add	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	6a1a      	ldr	r2, [r3, #32]
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	429a      	cmp	r2, r3
 800229a:	d309      	bcc.n	80022b0 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	65bb      	str	r3, [r7, #88]	; 0x58
          ep->xfer_len_db -= len;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	6a1a      	ldr	r2, [r3, #32]
 80022a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022a8:	1ad2      	subs	r2, r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	621a      	str	r2, [r3, #32]
 80022ae:	e015      	b.n	80022dc <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d107      	bne.n	80022c8 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80022b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80022bc:	65bb      	str	r3, [r7, #88]	; 0x58
          ep->xfer_fill_db = 0U;
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80022c6:	e009      	b.n	80022dc <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	65bb      	str	r3, [r7, #88]	; 0x58
          ep->xfer_len_db = 0U;
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	2200      	movs	r2, #0
 80022d2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	785b      	ldrb	r3, [r3, #1]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d15f      	bne.n	80023aa <HAL_PCD_EP_DB_Transmit+0x7d8>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	461a      	mov	r2, r3
 80022fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022fe:	4413      	add	r3, r2
 8002300:	66bb      	str	r3, [r7, #104]	; 0x68
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	00da      	lsls	r2, r3, #3
 8002308:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800230a:	4413      	add	r3, r2
 800230c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002310:	667b      	str	r3, [r7, #100]	; 0x64
 8002312:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002314:	881b      	ldrh	r3, [r3, #0]
 8002316:	b29b      	uxth	r3, r3
 8002318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800231c:	b29a      	uxth	r2, r3
 800231e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002320:	801a      	strh	r2, [r3, #0]
 8002322:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002324:	2b00      	cmp	r3, #0
 8002326:	d10a      	bne.n	800233e <HAL_PCD_EP_DB_Transmit+0x76c>
 8002328:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	b29b      	uxth	r3, r3
 800232e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002332:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002336:	b29a      	uxth	r2, r3
 8002338:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800233a:	801a      	strh	r2, [r3, #0]
 800233c:	e04e      	b.n	80023dc <HAL_PCD_EP_DB_Transmit+0x80a>
 800233e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002340:	2b3e      	cmp	r3, #62	; 0x3e
 8002342:	d816      	bhi.n	8002372 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002344:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002346:	085b      	lsrs	r3, r3, #1
 8002348:	663b      	str	r3, [r7, #96]	; 0x60
 800234a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b00      	cmp	r3, #0
 8002352:	d002      	beq.n	800235a <HAL_PCD_EP_DB_Transmit+0x788>
 8002354:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002356:	3301      	adds	r3, #1
 8002358:	663b      	str	r3, [r7, #96]	; 0x60
 800235a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	b29a      	uxth	r2, r3
 8002360:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002362:	b29b      	uxth	r3, r3
 8002364:	029b      	lsls	r3, r3, #10
 8002366:	b29b      	uxth	r3, r3
 8002368:	4313      	orrs	r3, r2
 800236a:	b29a      	uxth	r2, r3
 800236c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800236e:	801a      	strh	r2, [r3, #0]
 8002370:	e034      	b.n	80023dc <HAL_PCD_EP_DB_Transmit+0x80a>
 8002372:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002374:	095b      	lsrs	r3, r3, #5
 8002376:	663b      	str	r3, [r7, #96]	; 0x60
 8002378:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	2b00      	cmp	r3, #0
 8002380:	d102      	bne.n	8002388 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002382:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002384:	3b01      	subs	r3, #1
 8002386:	663b      	str	r3, [r7, #96]	; 0x60
 8002388:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	b29a      	uxth	r2, r3
 800238e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002390:	b29b      	uxth	r3, r3
 8002392:	029b      	lsls	r3, r3, #10
 8002394:	b29b      	uxth	r3, r3
 8002396:	4313      	orrs	r3, r2
 8002398:	b29b      	uxth	r3, r3
 800239a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800239e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023a6:	801a      	strh	r2, [r3, #0]
 80023a8:	e018      	b.n	80023dc <HAL_PCD_EP_DB_Transmit+0x80a>
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	785b      	ldrb	r3, [r3, #1]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d114      	bne.n	80023dc <HAL_PCD_EP_DB_Transmit+0x80a>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	461a      	mov	r2, r3
 80023be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023c0:	4413      	add	r3, r2
 80023c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	00da      	lsls	r2, r3, #3
 80023ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023cc:	4413      	add	r3, r2
 80023ce:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80023d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80023d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023da:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	6959      	ldr	r1, [r3, #20]
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	895a      	ldrh	r2, [r3, #10]
 80023e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	f002 fe3d 	bl	800506a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	461a      	mov	r2, r3
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	b29b      	uxth	r3, r3
 8002402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800240a:	82fb      	strh	r3, [r7, #22]
 800240c:	8afb      	ldrh	r3, [r7, #22]
 800240e:	f083 0310 	eor.w	r3, r3, #16
 8002412:	82fb      	strh	r3, [r7, #22]
 8002414:	8afb      	ldrh	r3, [r7, #22]
 8002416:	f083 0320 	eor.w	r3, r3, #32
 800241a:	82fb      	strh	r3, [r7, #22]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	441a      	add	r2, r3
 800242a:	8afb      	ldrh	r3, [r7, #22]
 800242c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002430:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800243c:	b29b      	uxth	r3, r3
 800243e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3798      	adds	r7, #152	; 0x98
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800244a:	b480      	push	{r7}
 800244c:	b087      	sub	sp, #28
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	817b      	strh	r3, [r7, #10]
 8002458:	4613      	mov	r3, r2
 800245a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800245c:	897b      	ldrh	r3, [r7, #10]
 800245e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002462:	b29b      	uxth	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00b      	beq.n	8002480 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002468:	897b      	ldrh	r3, [r7, #10]
 800246a:	f003 0207 	and.w	r2, r3, #7
 800246e:	4613      	mov	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	3310      	adds	r3, #16
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	4413      	add	r3, r2
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	e009      	b.n	8002494 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002480:	897a      	ldrh	r2, [r7, #10]
 8002482:	4613      	mov	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	4413      	add	r3, r2
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	4413      	add	r3, r2
 8002492:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002494:	893b      	ldrh	r3, [r7, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d107      	bne.n	80024aa <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	2200      	movs	r2, #0
 800249e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	80da      	strh	r2, [r3, #6]
 80024a8:	e00b      	b.n	80024c2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2201      	movs	r2, #1
 80024ae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	0c1b      	lsrs	r3, r3, #16
 80024bc:	b29a      	uxth	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	371c      	adds	r7, #28
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002508:	b29b      	uxth	r3, r3
 800250a:	f043 0302 	orr.w	r3, r3, #2
 800250e:	b29a      	uxth	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d141      	bne.n	80025b6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002532:	4b4b      	ldr	r3, [pc, #300]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800253a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800253e:	d131      	bne.n	80025a4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002540:	4b47      	ldr	r3, [pc, #284]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002542:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002546:	4a46      	ldr	r2, [pc, #280]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002548:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800254c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002550:	4b43      	ldr	r3, [pc, #268]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002558:	4a41      	ldr	r2, [pc, #260]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800255a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800255e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002560:	4b40      	ldr	r3, [pc, #256]	; (8002664 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2232      	movs	r2, #50	; 0x32
 8002566:	fb02 f303 	mul.w	r3, r2, r3
 800256a:	4a3f      	ldr	r2, [pc, #252]	; (8002668 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800256c:	fba2 2303 	umull	r2, r3, r2, r3
 8002570:	0c9b      	lsrs	r3, r3, #18
 8002572:	3301      	adds	r3, #1
 8002574:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002576:	e002      	b.n	800257e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	3b01      	subs	r3, #1
 800257c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800257e:	4b38      	ldr	r3, [pc, #224]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002586:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800258a:	d102      	bne.n	8002592 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d1f2      	bne.n	8002578 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002592:	4b33      	ldr	r3, [pc, #204]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800259a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800259e:	d158      	bne.n	8002652 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e057      	b.n	8002654 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025a4:	4b2e      	ldr	r3, [pc, #184]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025aa:	4a2d      	ldr	r2, [pc, #180]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80025b4:	e04d      	b.n	8002652 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025bc:	d141      	bne.n	8002642 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025be:	4b28      	ldr	r3, [pc, #160]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ca:	d131      	bne.n	8002630 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025cc:	4b24      	ldr	r3, [pc, #144]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025d2:	4a23      	ldr	r2, [pc, #140]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025dc:	4b20      	ldr	r3, [pc, #128]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025e4:	4a1e      	ldr	r2, [pc, #120]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025ec:	4b1d      	ldr	r3, [pc, #116]	; (8002664 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2232      	movs	r2, #50	; 0x32
 80025f2:	fb02 f303 	mul.w	r3, r2, r3
 80025f6:	4a1c      	ldr	r2, [pc, #112]	; (8002668 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025f8:	fba2 2303 	umull	r2, r3, r2, r3
 80025fc:	0c9b      	lsrs	r3, r3, #18
 80025fe:	3301      	adds	r3, #1
 8002600:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002602:	e002      	b.n	800260a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	3b01      	subs	r3, #1
 8002608:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800260a:	4b15      	ldr	r3, [pc, #84]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002612:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002616:	d102      	bne.n	800261e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f2      	bne.n	8002604 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800261e:	4b10      	ldr	r3, [pc, #64]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002626:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800262a:	d112      	bne.n	8002652 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e011      	b.n	8002654 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002630:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002632:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002636:	4a0a      	ldr	r2, [pc, #40]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800263c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002640:	e007      	b.n	8002652 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002642:	4b07      	ldr	r3, [pc, #28]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800264a:	4a05      	ldr	r2, [pc, #20]	; (8002660 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002650:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	40007000 	.word	0x40007000
 8002664:	20000000 	.word	0x20000000
 8002668:	431bde83 	.word	0x431bde83

0800266c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	4a04      	ldr	r2, [pc, #16]	; (8002688 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002676:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800267a:	6093      	str	r3, [r2, #8]
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40007000 	.word	0x40007000

0800268c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b088      	sub	sp, #32
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e2fe      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d075      	beq.n	8002796 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026aa:	4b97      	ldr	r3, [pc, #604]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f003 030c 	and.w	r3, r3, #12
 80026b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026b4:	4b94      	ldr	r3, [pc, #592]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	2b0c      	cmp	r3, #12
 80026c2:	d102      	bne.n	80026ca <HAL_RCC_OscConfig+0x3e>
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d002      	beq.n	80026d0 <HAL_RCC_OscConfig+0x44>
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d10b      	bne.n	80026e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d0:	4b8d      	ldr	r3, [pc, #564]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d05b      	beq.n	8002794 <HAL_RCC_OscConfig+0x108>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d157      	bne.n	8002794 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e2d9      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026f0:	d106      	bne.n	8002700 <HAL_RCC_OscConfig+0x74>
 80026f2:	4b85      	ldr	r3, [pc, #532]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a84      	ldr	r2, [pc, #528]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80026f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	e01d      	b.n	800273c <HAL_RCC_OscConfig+0xb0>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002708:	d10c      	bne.n	8002724 <HAL_RCC_OscConfig+0x98>
 800270a:	4b7f      	ldr	r3, [pc, #508]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a7e      	ldr	r2, [pc, #504]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002710:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	4b7c      	ldr	r3, [pc, #496]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a7b      	ldr	r2, [pc, #492]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 800271c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	e00b      	b.n	800273c <HAL_RCC_OscConfig+0xb0>
 8002724:	4b78      	ldr	r3, [pc, #480]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a77      	ldr	r2, [pc, #476]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 800272a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800272e:	6013      	str	r3, [r2, #0]
 8002730:	4b75      	ldr	r3, [pc, #468]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a74      	ldr	r2, [pc, #464]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800273a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d013      	beq.n	800276c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002744:	f7fd ff14 	bl	8000570 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800274c:	f7fd ff10 	bl	8000570 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b64      	cmp	r3, #100	; 0x64
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e29e      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800275e:	4b6a      	ldr	r3, [pc, #424]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0xc0>
 800276a:	e014      	b.n	8002796 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276c:	f7fd ff00 	bl	8000570 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002774:	f7fd fefc 	bl	8000570 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b64      	cmp	r3, #100	; 0x64
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e28a      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002786:	4b60      	ldr	r3, [pc, #384]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1f0      	bne.n	8002774 <HAL_RCC_OscConfig+0xe8>
 8002792:	e000      	b.n	8002796 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002794:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d075      	beq.n	800288e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027a2:	4b59      	ldr	r3, [pc, #356]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 030c 	and.w	r3, r3, #12
 80027aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027ac:	4b56      	ldr	r3, [pc, #344]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	2b0c      	cmp	r3, #12
 80027ba:	d102      	bne.n	80027c2 <HAL_RCC_OscConfig+0x136>
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d002      	beq.n	80027c8 <HAL_RCC_OscConfig+0x13c>
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d11f      	bne.n	8002808 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027c8:	4b4f      	ldr	r3, [pc, #316]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d005      	beq.n	80027e0 <HAL_RCC_OscConfig+0x154>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e25d      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e0:	4b49      	ldr	r3, [pc, #292]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	061b      	lsls	r3, r3, #24
 80027ee:	4946      	ldr	r1, [pc, #280]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027f4:	4b45      	ldr	r3, [pc, #276]	; (800290c <HAL_RCC_OscConfig+0x280>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fd fe6d 	bl	80004d8 <HAL_InitTick>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d043      	beq.n	800288c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e249      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d023      	beq.n	8002858 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002810:	4b3d      	ldr	r3, [pc, #244]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a3c      	ldr	r2, [pc, #240]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800281a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281c:	f7fd fea8 	bl	8000570 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002824:	f7fd fea4 	bl	8000570 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e232      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002836:	4b34      	ldr	r3, [pc, #208]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002842:	4b31      	ldr	r3, [pc, #196]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	061b      	lsls	r3, r3, #24
 8002850:	492d      	ldr	r1, [pc, #180]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002852:	4313      	orrs	r3, r2
 8002854:	604b      	str	r3, [r1, #4]
 8002856:	e01a      	b.n	800288e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002858:	4b2b      	ldr	r3, [pc, #172]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a2a      	ldr	r2, [pc, #168]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 800285e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002862:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7fd fe84 	bl	8000570 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800286c:	f7fd fe80 	bl	8000570 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e20e      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800287e:	4b22      	ldr	r3, [pc, #136]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1f0      	bne.n	800286c <HAL_RCC_OscConfig+0x1e0>
 800288a:	e000      	b.n	800288e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800288c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	2b00      	cmp	r3, #0
 8002898:	d041      	beq.n	800291e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d01c      	beq.n	80028dc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028a2:	4b19      	ldr	r3, [pc, #100]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80028a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028a8:	4a17      	ldr	r2, [pc, #92]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b2:	f7fd fe5d 	bl	8000570 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ba:	f7fd fe59 	bl	8000570 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e1e7      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028cc:	4b0e      	ldr	r3, [pc, #56]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80028ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0ef      	beq.n	80028ba <HAL_RCC_OscConfig+0x22e>
 80028da:	e020      	b.n	800291e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028dc:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80028de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e2:	4a09      	ldr	r2, [pc, #36]	; (8002908 <HAL_RCC_OscConfig+0x27c>)
 80028e4:	f023 0301 	bic.w	r3, r3, #1
 80028e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ec:	f7fd fe40 	bl	8000570 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028f2:	e00d      	b.n	8002910 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f4:	f7fd fe3c 	bl	8000570 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d906      	bls.n	8002910 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e1ca      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
 8002906:	bf00      	nop
 8002908:	40021000 	.word	0x40021000
 800290c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002910:	4b8c      	ldr	r3, [pc, #560]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002912:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1ea      	bne.n	80028f4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80a6 	beq.w	8002a78 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800292c:	2300      	movs	r3, #0
 800292e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002930:	4b84      	ldr	r3, [pc, #528]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCC_OscConfig+0x2b4>
 800293c:	2301      	movs	r3, #1
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x2b6>
 8002940:	2300      	movs	r3, #0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00d      	beq.n	8002962 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002946:	4b7f      	ldr	r3, [pc, #508]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294a:	4a7e      	ldr	r2, [pc, #504]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 800294c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002950:	6593      	str	r3, [r2, #88]	; 0x58
 8002952:	4b7c      	ldr	r3, [pc, #496]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800295e:	2301      	movs	r3, #1
 8002960:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002962:	4b79      	ldr	r3, [pc, #484]	; (8002b48 <HAL_RCC_OscConfig+0x4bc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296a:	2b00      	cmp	r3, #0
 800296c:	d118      	bne.n	80029a0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800296e:	4b76      	ldr	r3, [pc, #472]	; (8002b48 <HAL_RCC_OscConfig+0x4bc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a75      	ldr	r2, [pc, #468]	; (8002b48 <HAL_RCC_OscConfig+0x4bc>)
 8002974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800297a:	f7fd fdf9 	bl	8000570 <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002982:	f7fd fdf5 	bl	8000570 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e183      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002994:	4b6c      	ldr	r3, [pc, #432]	; (8002b48 <HAL_RCC_OscConfig+0x4bc>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0f0      	beq.n	8002982 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d108      	bne.n	80029ba <HAL_RCC_OscConfig+0x32e>
 80029a8:	4b66      	ldr	r3, [pc, #408]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ae:	4a65      	ldr	r2, [pc, #404]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029b8:	e024      	b.n	8002a04 <HAL_RCC_OscConfig+0x378>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b05      	cmp	r3, #5
 80029c0:	d110      	bne.n	80029e4 <HAL_RCC_OscConfig+0x358>
 80029c2:	4b60      	ldr	r3, [pc, #384]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c8:	4a5e      	ldr	r2, [pc, #376]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029ca:	f043 0304 	orr.w	r3, r3, #4
 80029ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029d2:	4b5c      	ldr	r3, [pc, #368]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029d8:	4a5a      	ldr	r2, [pc, #360]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029e2:	e00f      	b.n	8002a04 <HAL_RCC_OscConfig+0x378>
 80029e4:	4b57      	ldr	r3, [pc, #348]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ea:	4a56      	ldr	r2, [pc, #344]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029ec:	f023 0301 	bic.w	r3, r3, #1
 80029f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029f4:	4b53      	ldr	r3, [pc, #332]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029fa:	4a52      	ldr	r2, [pc, #328]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 80029fc:	f023 0304 	bic.w	r3, r3, #4
 8002a00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d016      	beq.n	8002a3a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a0c:	f7fd fdb0 	bl	8000570 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a12:	e00a      	b.n	8002a2a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a14:	f7fd fdac 	bl	8000570 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e138      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a2a:	4b46      	ldr	r3, [pc, #280]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0ed      	beq.n	8002a14 <HAL_RCC_OscConfig+0x388>
 8002a38:	e015      	b.n	8002a66 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a3a:	f7fd fd99 	bl	8000570 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a42:	f7fd fd95 	bl	8000570 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e121      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a58:	4b3a      	ldr	r3, [pc, #232]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1ed      	bne.n	8002a42 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a66:	7ffb      	ldrb	r3, [r7, #31]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d105      	bne.n	8002a78 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a6c:	4b35      	ldr	r3, [pc, #212]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a70:	4a34      	ldr	r2, [pc, #208]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002a72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a76:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0320 	and.w	r3, r3, #32
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d03c      	beq.n	8002afe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d01c      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a8c:	4b2d      	ldr	r3, [pc, #180]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002a8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a92:	4a2c      	ldr	r2, [pc, #176]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a9c:	f7fd fd68 	bl	8000570 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aa4:	f7fd fd64 	bl	8000570 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e0f2      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ab6:	4b23      	ldr	r3, [pc, #140]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002ab8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0ef      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x418>
 8002ac4:	e01b      	b.n	8002afe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ac6:	4b1f      	ldr	r3, [pc, #124]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002ac8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002acc:	4a1d      	ldr	r2, [pc, #116]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002ace:	f023 0301 	bic.w	r3, r3, #1
 8002ad2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad6:	f7fd fd4b 	bl	8000570 <HAL_GetTick>
 8002ada:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002adc:	e008      	b.n	8002af0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ade:	f7fd fd47 	bl	8000570 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e0d5      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002af2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1ef      	bne.n	8002ade <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 80c9 	beq.w	8002c9a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b08:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b0c      	cmp	r3, #12
 8002b12:	f000 8083 	beq.w	8002c1c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d15e      	bne.n	8002bdc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1e:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a08      	ldr	r2, [pc, #32]	; (8002b44 <HAL_RCC_OscConfig+0x4b8>)
 8002b24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2a:	f7fd fd21 	bl	8000570 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b30:	e00c      	b.n	8002b4c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b32:	f7fd fd1d 	bl	8000570 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d905      	bls.n	8002b4c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e0ab      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b4c:	4b55      	ldr	r3, [pc, #340]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1ec      	bne.n	8002b32 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b58:	4b52      	ldr	r3, [pc, #328]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	4b52      	ldr	r3, [pc, #328]	; (8002ca8 <HAL_RCC_OscConfig+0x61c>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6a11      	ldr	r1, [r2, #32]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b68:	3a01      	subs	r2, #1
 8002b6a:	0112      	lsls	r2, r2, #4
 8002b6c:	4311      	orrs	r1, r2
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002b72:	0212      	lsls	r2, r2, #8
 8002b74:	4311      	orrs	r1, r2
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002b7a:	0852      	lsrs	r2, r2, #1
 8002b7c:	3a01      	subs	r2, #1
 8002b7e:	0552      	lsls	r2, r2, #21
 8002b80:	4311      	orrs	r1, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b86:	0852      	lsrs	r2, r2, #1
 8002b88:	3a01      	subs	r2, #1
 8002b8a:	0652      	lsls	r2, r2, #25
 8002b8c:	4311      	orrs	r1, r2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002b92:	06d2      	lsls	r2, r2, #27
 8002b94:	430a      	orrs	r2, r1
 8002b96:	4943      	ldr	r1, [pc, #268]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9c:	4b41      	ldr	r3, [pc, #260]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a40      	ldr	r2, [pc, #256]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002ba2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ba6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ba8:	4b3e      	ldr	r3, [pc, #248]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	4a3d      	ldr	r2, [pc, #244]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002bae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bb2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb4:	f7fd fcdc 	bl	8000570 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bbc:	f7fd fcd8 	bl	8000570 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e066      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bce:	4b35      	ldr	r3, [pc, #212]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d0f0      	beq.n	8002bbc <HAL_RCC_OscConfig+0x530>
 8002bda:	e05e      	b.n	8002c9a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bdc:	4b31      	ldr	r3, [pc, #196]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a30      	ldr	r2, [pc, #192]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002be2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002be6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fd fcc2 	bl	8000570 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf0:	f7fd fcbe 	bl	8000570 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e04c      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c02:	4b28      	ldr	r3, [pc, #160]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c0e:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	4924      	ldr	r1, [pc, #144]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002c14:	4b25      	ldr	r3, [pc, #148]	; (8002cac <HAL_RCC_OscConfig+0x620>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	60cb      	str	r3, [r1, #12]
 8002c1a:	e03e      	b.n	8002c9a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e039      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c28:	4b1e      	ldr	r3, [pc, #120]	; (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f003 0203 	and.w	r2, r3, #3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d12c      	bne.n	8002c96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	3b01      	subs	r3, #1
 8002c48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d123      	bne.n	8002c96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c58:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d11b      	bne.n	8002c96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d113      	bne.n	8002c96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c78:	085b      	lsrs	r3, r3, #1
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d109      	bne.n	8002c96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d001      	beq.n	8002c9a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3720      	adds	r7, #32
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	019f800c 	.word	0x019f800c
 8002cac:	feeefffc 	.word	0xfeeefffc

08002cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e11e      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc8:	4b91      	ldr	r3, [pc, #580]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 030f 	and.w	r3, r3, #15
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d910      	bls.n	8002cf8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd6:	4b8e      	ldr	r3, [pc, #568]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 020f 	bic.w	r2, r3, #15
 8002cde:	498c      	ldr	r1, [pc, #560]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ce6:	4b8a      	ldr	r3, [pc, #552]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d001      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e106      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d073      	beq.n	8002dec <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b03      	cmp	r3, #3
 8002d0a:	d129      	bne.n	8002d60 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0c:	4b81      	ldr	r3, [pc, #516]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0f4      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d1c:	f000 f966 	bl	8002fec <RCC_GetSysClockFreqFromPLLSource>
 8002d20:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4a7c      	ldr	r2, [pc, #496]	; (8002f18 <HAL_RCC_ClockConfig+0x268>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d93f      	bls.n	8002daa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d2a:	4b7a      	ldr	r3, [pc, #488]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d009      	beq.n	8002d4a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d033      	beq.n	8002daa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d12f      	bne.n	8002daa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d4a:	4b72      	ldr	r3, [pc, #456]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d52:	4a70      	ldr	r2, [pc, #448]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d58:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d5a:	2380      	movs	r3, #128	; 0x80
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	e024      	b.n	8002daa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d107      	bne.n	8002d78 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d68:	4b6a      	ldr	r3, [pc, #424]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d109      	bne.n	8002d88 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e0c6      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d78:	4b66      	ldr	r3, [pc, #408]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0be      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002d88:	f000 f8ce 	bl	8002f28 <HAL_RCC_GetSysClockFreq>
 8002d8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4a61      	ldr	r2, [pc, #388]	; (8002f18 <HAL_RCC_ClockConfig+0x268>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d909      	bls.n	8002daa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d96:	4b5f      	ldr	r3, [pc, #380]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d9e:	4a5d      	ldr	r2, [pc, #372]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002da4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002daa:	4b5a      	ldr	r3, [pc, #360]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f023 0203 	bic.w	r2, r3, #3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	4957      	ldr	r1, [pc, #348]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dbc:	f7fd fbd8 	bl	8000570 <HAL_GetTick>
 8002dc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc2:	e00a      	b.n	8002dda <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc4:	f7fd fbd4 	bl	8000570 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e095      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dda:	4b4e      	ldr	r3, [pc, #312]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 020c 	and.w	r2, r3, #12
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d1eb      	bne.n	8002dc4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d023      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d005      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e04:	4b43      	ldr	r3, [pc, #268]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	4a42      	ldr	r2, [pc, #264]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e0e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d007      	beq.n	8002e2c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e1c:	4b3d      	ldr	r3, [pc, #244]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002e24:	4a3b      	ldr	r2, [pc, #236]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e2c:	4b39      	ldr	r3, [pc, #228]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	4936      	ldr	r1, [pc, #216]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	608b      	str	r3, [r1, #8]
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	2b80      	cmp	r3, #128	; 0x80
 8002e44:	d105      	bne.n	8002e52 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e46:	4b33      	ldr	r3, [pc, #204]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	4a32      	ldr	r2, [pc, #200]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002e4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e50:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e52:	4b2f      	ldr	r3, [pc, #188]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d21d      	bcs.n	8002e9c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e60:	4b2b      	ldr	r3, [pc, #172]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f023 020f 	bic.w	r2, r3, #15
 8002e68:	4929      	ldr	r1, [pc, #164]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e70:	f7fd fb7e 	bl	8000570 <HAL_GetTick>
 8002e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e76:	e00a      	b.n	8002e8e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e78:	f7fd fb7a 	bl	8000570 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e03b      	b.n	8002f06 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e8e:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <HAL_RCC_ClockConfig+0x260>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 030f 	and.w	r3, r3, #15
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d1ed      	bne.n	8002e78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea8:	4b1a      	ldr	r3, [pc, #104]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4917      	ldr	r1, [pc, #92]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d009      	beq.n	8002eda <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ec6:	4b13      	ldr	r3, [pc, #76]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	490f      	ldr	r1, [pc, #60]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002eda:	f000 f825 	bl	8002f28 <HAL_RCC_GetSysClockFreq>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	; (8002f14 <HAL_RCC_ClockConfig+0x264>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	091b      	lsrs	r3, r3, #4
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	490c      	ldr	r1, [pc, #48]	; (8002f1c <HAL_RCC_ClockConfig+0x26c>)
 8002eec:	5ccb      	ldrb	r3, [r1, r3]
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	; (8002f20 <HAL_RCC_ClockConfig+0x270>)
 8002ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002efa:	4b0a      	ldr	r3, [pc, #40]	; (8002f24 <HAL_RCC_ClockConfig+0x274>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd faea 	bl	80004d8 <HAL_InitTick>
 8002f04:	4603      	mov	r3, r0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3718      	adds	r7, #24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40022000 	.word	0x40022000
 8002f14:	40021000 	.word	0x40021000
 8002f18:	04c4b400 	.word	0x04c4b400
 8002f1c:	080074fc 	.word	0x080074fc
 8002f20:	20000000 	.word	0x20000000
 8002f24:	20000004 	.word	0x20000004

08002f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b087      	sub	sp, #28
 8002f2c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f2e:	4b2c      	ldr	r3, [pc, #176]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 030c 	and.w	r3, r3, #12
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d102      	bne.n	8002f40 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f3a:	4b2a      	ldr	r3, [pc, #168]	; (8002fe4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f3c:	613b      	str	r3, [r7, #16]
 8002f3e:	e047      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f40:	4b27      	ldr	r3, [pc, #156]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 030c 	and.w	r3, r3, #12
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d102      	bne.n	8002f52 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f4c:	4b26      	ldr	r3, [pc, #152]	; (8002fe8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	e03e      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f52:	4b23      	ldr	r3, [pc, #140]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 030c 	and.w	r3, r3, #12
 8002f5a:	2b0c      	cmp	r3, #12
 8002f5c:	d136      	bne.n	8002fcc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f5e:	4b20      	ldr	r3, [pc, #128]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f68:	4b1d      	ldr	r3, [pc, #116]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	091b      	lsrs	r3, r3, #4
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	3301      	adds	r3, #1
 8002f74:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d10c      	bne.n	8002f96 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f7c:	4a1a      	ldr	r2, [pc, #104]	; (8002fe8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f84:	4a16      	ldr	r2, [pc, #88]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f86:	68d2      	ldr	r2, [r2, #12]
 8002f88:	0a12      	lsrs	r2, r2, #8
 8002f8a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f8e:	fb02 f303 	mul.w	r3, r2, r3
 8002f92:	617b      	str	r3, [r7, #20]
      break;
 8002f94:	e00c      	b.n	8002fb0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f96:	4a13      	ldr	r2, [pc, #76]	; (8002fe4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f9e:	4a10      	ldr	r2, [pc, #64]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fa0:	68d2      	ldr	r2, [r2, #12]
 8002fa2:	0a12      	lsrs	r2, r2, #8
 8002fa4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fa8:	fb02 f303 	mul.w	r3, r2, r3
 8002fac:	617b      	str	r3, [r7, #20]
      break;
 8002fae:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	0e5b      	lsrs	r3, r3, #25
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	3301      	adds	r3, #1
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc8:	613b      	str	r3, [r7, #16]
 8002fca:	e001      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002fd0:	693b      	ldr	r3, [r7, #16]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	371c      	adds	r7, #28
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	00f42400 	.word	0x00f42400
 8002fe8:	007a1200 	.word	0x007a1200

08002fec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ff2:	4b1e      	ldr	r3, [pc, #120]	; (800306c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	; (800306c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	3301      	adds	r3, #1
 8003008:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d10c      	bne.n	800302a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003010:	4a17      	ldr	r2, [pc, #92]	; (8003070 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	fbb2 f3f3 	udiv	r3, r2, r3
 8003018:	4a14      	ldr	r2, [pc, #80]	; (800306c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800301a:	68d2      	ldr	r2, [r2, #12]
 800301c:	0a12      	lsrs	r2, r2, #8
 800301e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003022:	fb02 f303 	mul.w	r3, r2, r3
 8003026:	617b      	str	r3, [r7, #20]
    break;
 8003028:	e00c      	b.n	8003044 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800302a:	4a12      	ldr	r2, [pc, #72]	; (8003074 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003032:	4a0e      	ldr	r2, [pc, #56]	; (800306c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003034:	68d2      	ldr	r2, [r2, #12]
 8003036:	0a12      	lsrs	r2, r2, #8
 8003038:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800303c:	fb02 f303 	mul.w	r3, r2, r3
 8003040:	617b      	str	r3, [r7, #20]
    break;
 8003042:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003044:	4b09      	ldr	r3, [pc, #36]	; (800306c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	0e5b      	lsrs	r3, r3, #25
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	3301      	adds	r3, #1
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	fbb2 f3f3 	udiv	r3, r2, r3
 800305c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800305e:	687b      	ldr	r3, [r7, #4]
}
 8003060:	4618      	mov	r0, r3
 8003062:	371c      	adds	r7, #28
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	40021000 	.word	0x40021000
 8003070:	007a1200 	.word	0x007a1200
 8003074:	00f42400 	.word	0x00f42400

08003078 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003080:	2300      	movs	r3, #0
 8003082:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003084:	2300      	movs	r3, #0
 8003086:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8098 	beq.w	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003096:	2300      	movs	r3, #0
 8003098:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800309a:	4b43      	ldr	r3, [pc, #268]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800309c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10d      	bne.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a6:	4b40      	ldr	r3, [pc, #256]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030aa:	4a3f      	ldr	r2, [pc, #252]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030b0:	6593      	str	r3, [r2, #88]	; 0x58
 80030b2:	4b3d      	ldr	r3, [pc, #244]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030be:	2301      	movs	r3, #1
 80030c0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030c2:	4b3a      	ldr	r3, [pc, #232]	; (80031ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a39      	ldr	r2, [pc, #228]	; (80031ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030ce:	f7fd fa4f 	bl	8000570 <HAL_GetTick>
 80030d2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030d4:	e009      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d6:	f7fd fa4b 	bl	8000570 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d902      	bls.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	74fb      	strb	r3, [r7, #19]
        break;
 80030e8:	e005      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030ea:	4b30      	ldr	r3, [pc, #192]	; (80031ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0ef      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80030f6:	7cfb      	ldrb	r3, [r7, #19]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d159      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030fc:	4b2a      	ldr	r3, [pc, #168]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003106:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d01e      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	429a      	cmp	r2, r3
 8003116:	d019      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003118:	4b23      	ldr	r3, [pc, #140]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800311a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003122:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003124:	4b20      	ldr	r3, [pc, #128]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312a:	4a1f      	ldr	r2, [pc, #124]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800312c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003134:	4b1c      	ldr	r3, [pc, #112]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313a:	4a1b      	ldr	r2, [pc, #108]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800313c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003140:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003144:	4a18      	ldr	r2, [pc, #96]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d016      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003156:	f7fd fa0b 	bl	8000570 <HAL_GetTick>
 800315a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800315c:	e00b      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315e:	f7fd fa07 	bl	8000570 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	f241 3288 	movw	r2, #5000	; 0x1388
 800316c:	4293      	cmp	r3, r2
 800316e:	d902      	bls.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	74fb      	strb	r3, [r7, #19]
            break;
 8003174:	e006      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003176:	4b0c      	ldr	r3, [pc, #48]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0ec      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003184:	7cfb      	ldrb	r3, [r7, #19]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10b      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800318a:	4b07      	ldr	r3, [pc, #28]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003190:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	4903      	ldr	r1, [pc, #12]	; (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80031a0:	e008      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031a2:	7cfb      	ldrb	r3, [r7, #19]
 80031a4:	74bb      	strb	r3, [r7, #18]
 80031a6:	e005      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031b0:	7cfb      	ldrb	r3, [r7, #19]
 80031b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031b4:	7c7b      	ldrb	r3, [r7, #17]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d105      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ba:	4ba6      	ldr	r3, [pc, #664]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031be:	4aa5      	ldr	r2, [pc, #660]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00a      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031d2:	4ba0      	ldr	r3, [pc, #640]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d8:	f023 0203 	bic.w	r2, r3, #3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	499c      	ldr	r1, [pc, #624]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00a      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031f4:	4b97      	ldr	r3, [pc, #604]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fa:	f023 020c 	bic.w	r2, r3, #12
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	4994      	ldr	r1, [pc, #592]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003204:	4313      	orrs	r3, r2
 8003206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0304 	and.w	r3, r3, #4
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00a      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003216:	4b8f      	ldr	r3, [pc, #572]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	498b      	ldr	r1, [pc, #556]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003226:	4313      	orrs	r3, r2
 8003228:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00a      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003238:	4b86      	ldr	r3, [pc, #536]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800323a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	4983      	ldr	r1, [pc, #524]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0320 	and.w	r3, r3, #32
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00a      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800325a:	4b7e      	ldr	r3, [pc, #504]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800325c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003260:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	497a      	ldr	r1, [pc, #488]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800326a:	4313      	orrs	r3, r2
 800326c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00a      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800327c:	4b75      	ldr	r3, [pc, #468]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800327e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003282:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	4972      	ldr	r1, [pc, #456]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800328c:	4313      	orrs	r3, r2
 800328e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00a      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800329e:	4b6d      	ldr	r3, [pc, #436]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	4969      	ldr	r1, [pc, #420]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00a      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032c0:	4b64      	ldr	r3, [pc, #400]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	4961      	ldr	r1, [pc, #388]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00a      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032e2:	4b5c      	ldr	r3, [pc, #368]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	4958      	ldr	r1, [pc, #352]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003300:	2b00      	cmp	r3, #0
 8003302:	d015      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003304:	4b53      	ldr	r3, [pc, #332]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800330a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003312:	4950      	ldr	r1, [pc, #320]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003314:	4313      	orrs	r3, r2
 8003316:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003322:	d105      	bne.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003324:	4b4b      	ldr	r3, [pc, #300]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	4a4a      	ldr	r2, [pc, #296]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800332a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800332e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003338:	2b00      	cmp	r3, #0
 800333a:	d015      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800333c:	4b45      	ldr	r3, [pc, #276]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800333e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003342:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334a:	4942      	ldr	r1, [pc, #264]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800334c:	4313      	orrs	r3, r2
 800334e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003356:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800335a:	d105      	bne.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800335c:	4b3d      	ldr	r3, [pc, #244]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	4a3c      	ldr	r2, [pc, #240]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003362:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003366:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d015      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003374:	4b37      	ldr	r3, [pc, #220]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800337a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	4934      	ldr	r1, [pc, #208]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003384:	4313      	orrs	r3, r2
 8003386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003392:	d105      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003394:	4b2f      	ldr	r3, [pc, #188]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	4a2e      	ldr	r2, [pc, #184]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800339a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800339e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d015      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033ac:	4b29      	ldr	r3, [pc, #164]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ba:	4926      	ldr	r1, [pc, #152]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033ca:	d105      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033cc:	4b21      	ldr	r3, [pc, #132]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	4a20      	ldr	r2, [pc, #128]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033d6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033e4:	4b1b      	ldr	r3, [pc, #108]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f2:	4918      	ldr	r1, [pc, #96]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003402:	d105      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003404:	4b13      	ldr	r3, [pc, #76]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4a12      	ldr	r2, [pc, #72]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800340a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800340e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d015      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800341c:	4b0d      	ldr	r3, [pc, #52]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003422:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342a:	490a      	ldr	r1, [pc, #40]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800342c:	4313      	orrs	r3, r2
 800342e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003436:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800343a:	d105      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800343c:	4b05      	ldr	r3, [pc, #20]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	4a04      	ldr	r2, [pc, #16]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003442:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003446:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003448:	7cbb      	ldrb	r3, [r7, #18]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40021000 	.word	0x40021000

08003458 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003468:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800346c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	b29a      	uxth	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003486:	b480      	push	{r7}
 8003488:	b085      	sub	sp, #20
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800348e:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8003492:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	43db      	mvns	r3, r3
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	4013      	ands	r3, r2
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	1d3b      	adds	r3, r7, #4
 80034c6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b0a7      	sub	sp, #156	; 0x9c
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	b29b      	uxth	r3, r3
 8003516:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800351a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351e:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	78db      	ldrb	r3, [r3, #3]
 8003526:	2b03      	cmp	r3, #3
 8003528:	d81f      	bhi.n	800356a <USB_ActivateEndpoint+0x72>
 800352a:	a201      	add	r2, pc, #4	; (adr r2, 8003530 <USB_ActivateEndpoint+0x38>)
 800352c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003530:	08003541 	.word	0x08003541
 8003534:	0800355d 	.word	0x0800355d
 8003538:	08003573 	.word	0x08003573
 800353c:	0800354f 	.word	0x0800354f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003540:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003544:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003548:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
      break;
 800354c:	e012      	b.n	8003574 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800354e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003552:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003556:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
      break;
 800355a:	e00b      	b.n	8003574 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800355c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003560:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003564:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
      break;
 8003568:	e004      	b.n	8003574 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
      break;
 8003570:	e000      	b.n	8003574 <USB_ActivateEndpoint+0x7c>
      break;
 8003572:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	441a      	add	r2, r3
 800357e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8003582:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003586:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800358a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800358e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003592:	b29b      	uxth	r3, r3
 8003594:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	881b      	ldrh	r3, [r3, #0]
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	b21b      	sxth	r3, r3
 80035a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ae:	b21a      	sxth	r2, r3
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	b21b      	sxth	r3, r3
 80035b6:	4313      	orrs	r3, r2
 80035b8:	b21b      	sxth	r3, r3
 80035ba:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	441a      	add	r2, r3
 80035c8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80035cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035dc:	b29b      	uxth	r3, r3
 80035de:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	7b1b      	ldrb	r3, [r3, #12]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f040 8180 	bne.w	80038ea <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	785b      	ldrb	r3, [r3, #1]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8084 	beq.w	80036fc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	61bb      	str	r3, [r7, #24]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035fe:	b29b      	uxth	r3, r3
 8003600:	461a      	mov	r2, r3
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	4413      	add	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	00da      	lsls	r2, r3, #3
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	4413      	add	r3, r2
 8003612:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	88db      	ldrh	r3, [r3, #6]
 800361c:	085b      	lsrs	r3, r3, #1
 800361e:	b29b      	uxth	r3, r3
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4413      	add	r3, r2
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	827b      	strh	r3, [r7, #18]
 8003636:	8a7b      	ldrh	r3, [r7, #18]
 8003638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363c:	2b00      	cmp	r3, #0
 800363e:	d01b      	beq.n	8003678 <USB_ActivateEndpoint+0x180>
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	b29b      	uxth	r3, r3
 800364e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003656:	823b      	strh	r3, [r7, #16]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	441a      	add	r2, r3
 8003662:	8a3b      	ldrh	r3, [r7, #16]
 8003664:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003668:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800366c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003670:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003674:	b29b      	uxth	r3, r3
 8003676:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	78db      	ldrb	r3, [r3, #3]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d020      	beq.n	80036c2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4413      	add	r3, r2
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	b29b      	uxth	r3, r3
 800368e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003692:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003696:	81bb      	strh	r3, [r7, #12]
 8003698:	89bb      	ldrh	r3, [r7, #12]
 800369a:	f083 0320 	eor.w	r3, r3, #32
 800369e:	81bb      	strh	r3, [r7, #12]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	441a      	add	r2, r3
 80036aa:	89bb      	ldrh	r3, [r7, #12]
 80036ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036bc:	b29b      	uxth	r3, r3
 80036be:	8013      	strh	r3, [r2, #0]
 80036c0:	e3f9      	b.n	8003eb6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036d8:	81fb      	strh	r3, [r7, #14]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	441a      	add	r2, r3
 80036e4:	89fb      	ldrh	r3, [r7, #14]
 80036e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	8013      	strh	r3, [r2, #0]
 80036fa:	e3dc      	b.n	8003eb6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	633b      	str	r3, [r7, #48]	; 0x30
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003706:	b29b      	uxth	r3, r3
 8003708:	461a      	mov	r2, r3
 800370a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370c:	4413      	add	r3, r2
 800370e:	633b      	str	r3, [r7, #48]	; 0x30
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	00da      	lsls	r2, r3, #3
 8003716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003718:	4413      	add	r3, r2
 800371a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800371e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	88db      	ldrh	r3, [r3, #6]
 8003724:	085b      	lsrs	r3, r3, #1
 8003726:	b29b      	uxth	r3, r3
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800373a:	b29b      	uxth	r3, r3
 800373c:	461a      	mov	r2, r3
 800373e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003740:	4413      	add	r3, r2
 8003742:	62bb      	str	r3, [r7, #40]	; 0x28
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	00da      	lsls	r2, r3, #3
 800374a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374c:	4413      	add	r3, r2
 800374e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	881b      	ldrh	r3, [r3, #0]
 8003758:	b29b      	uxth	r3, r3
 800375a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800375e:	b29a      	uxth	r2, r3
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	801a      	strh	r2, [r3, #0]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10a      	bne.n	8003782 <USB_ActivateEndpoint+0x28a>
 800376c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376e:	881b      	ldrh	r3, [r3, #0]
 8003770:	b29b      	uxth	r3, r3
 8003772:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003776:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800377a:	b29a      	uxth	r2, r3
 800377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377e:	801a      	strh	r2, [r3, #0]
 8003780:	e041      	b.n	8003806 <USB_ActivateEndpoint+0x30e>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	2b3e      	cmp	r3, #62	; 0x3e
 8003788:	d81c      	bhi.n	80037c4 <USB_ActivateEndpoint+0x2cc>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	085b      	lsrs	r3, r3, #1
 8003790:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b00      	cmp	r3, #0
 800379e:	d004      	beq.n	80037aa <USB_ActivateEndpoint+0x2b2>
 80037a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037a4:	3301      	adds	r3, #1
 80037a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	029b      	lsls	r3, r3, #10
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	4313      	orrs	r3, r2
 80037bc:	b29a      	uxth	r2, r3
 80037be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c0:	801a      	strh	r2, [r3, #0]
 80037c2:	e020      	b.n	8003806 <USB_ActivateEndpoint+0x30e>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	095b      	lsrs	r3, r3, #5
 80037ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	f003 031f 	and.w	r3, r3, #31
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d104      	bne.n	80037e4 <USB_ActivateEndpoint+0x2ec>
 80037da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037de:	3b01      	subs	r3, #1
 80037e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	029b      	lsls	r3, r3, #10
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	4313      	orrs	r3, r2
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003800:	b29a      	uxth	r2, r3
 8003802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003804:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4413      	add	r3, r2
 8003810:	881b      	ldrh	r3, [r3, #0]
 8003812:	847b      	strh	r3, [r7, #34]	; 0x22
 8003814:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d01b      	beq.n	8003856 <USB_ActivateEndpoint+0x35e>
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4413      	add	r3, r2
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	b29b      	uxth	r3, r3
 800382c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003830:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003834:	843b      	strh	r3, [r7, #32]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	441a      	add	r2, r3
 8003840:	8c3b      	ldrh	r3, [r7, #32]
 8003842:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003846:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800384a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800384e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003852:	b29b      	uxth	r3, r3
 8003854:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d124      	bne.n	80038a8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4413      	add	r3, r2
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	b29b      	uxth	r3, r3
 800386c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003874:	83bb      	strh	r3, [r7, #28]
 8003876:	8bbb      	ldrh	r3, [r7, #28]
 8003878:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800387c:	83bb      	strh	r3, [r7, #28]
 800387e:	8bbb      	ldrh	r3, [r7, #28]
 8003880:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003884:	83bb      	strh	r3, [r7, #28]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	441a      	add	r2, r3
 8003890:	8bbb      	ldrh	r3, [r7, #28]
 8003892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800389a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800389e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	8013      	strh	r3, [r2, #0]
 80038a6:	e306      	b.n	8003eb6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038be:	83fb      	strh	r3, [r7, #30]
 80038c0:	8bfb      	ldrh	r3, [r7, #30]
 80038c2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80038c6:	83fb      	strh	r3, [r7, #30]
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	441a      	add	r2, r3
 80038d2:	8bfb      	ldrh	r3, [r7, #30]
 80038d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80038d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80038dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	8013      	strh	r3, [r2, #0]
 80038e8:	e2e5      	b.n	8003eb6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	78db      	ldrb	r3, [r3, #3]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d11e      	bne.n	8003930 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	4413      	add	r3, r2
 80038fc:	881b      	ldrh	r3, [r3, #0]
 80038fe:	b29b      	uxth	r3, r3
 8003900:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003908:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	441a      	add	r2, r3
 8003916:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800391a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800391e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003922:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8003926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800392a:	b29b      	uxth	r3, r3
 800392c:	8013      	strh	r3, [r2, #0]
 800392e:	e01d      	b.n	800396c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4413      	add	r3, r2
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	b29b      	uxth	r3, r3
 800393e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8003942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003946:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	441a      	add	r2, r3
 8003954:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8003958:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800395c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003968:	b29b      	uxth	r3, r3
 800396a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003976:	b29b      	uxth	r3, r3
 8003978:	461a      	mov	r2, r3
 800397a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800397c:	4413      	add	r3, r2
 800397e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	00da      	lsls	r2, r3, #3
 8003986:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003988:	4413      	add	r3, r2
 800398a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800398e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	891b      	ldrh	r3, [r3, #8]
 8003994:	085b      	lsrs	r3, r3, #1
 8003996:	b29b      	uxth	r3, r3
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800399e:	801a      	strh	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	677b      	str	r3, [r7, #116]	; 0x74
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039b0:	4413      	add	r3, r2
 80039b2:	677b      	str	r3, [r7, #116]	; 0x74
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	00da      	lsls	r2, r3, #3
 80039ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039bc:	4413      	add	r3, r2
 80039be:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80039c2:	673b      	str	r3, [r7, #112]	; 0x70
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	895b      	ldrh	r3, [r3, #10]
 80039c8:	085b      	lsrs	r3, r3, #1
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039d2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	785b      	ldrb	r3, [r3, #1]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f040 81af 	bne.w	8003d3c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80039ee:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80039f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d01d      	beq.n	8003a36 <USB_ActivateEndpoint+0x53e>
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	881b      	ldrh	r3, [r3, #0]
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a10:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	441a      	add	r2, r3
 8003a1e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003a22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a2a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4413      	add	r3, r2
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8003a46:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d01d      	beq.n	8003a8e <USB_ActivateEndpoint+0x596>
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	881b      	ldrh	r3, [r3, #0]
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a68:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	441a      	add	r2, r3
 8003a76:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8003a7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a86:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	785b      	ldrb	r3, [r3, #1]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d16b      	bne.n	8003b6e <USB_ActivateEndpoint+0x676>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aa6:	4413      	add	r3, r2
 8003aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	00da      	lsls	r2, r3, #3
 8003ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003ab8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ac8:	801a      	strh	r2, [r3, #0]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10a      	bne.n	8003ae8 <USB_ActivateEndpoint+0x5f0>
 8003ad2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ad4:	881b      	ldrh	r3, [r3, #0]
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003adc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ae4:	801a      	strh	r2, [r3, #0]
 8003ae6:	e05d      	b.n	8003ba4 <USB_ActivateEndpoint+0x6ac>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	2b3e      	cmp	r3, #62	; 0x3e
 8003aee:	d81c      	bhi.n	8003b2a <USB_ActivateEndpoint+0x632>
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d004      	beq.n	8003b10 <USB_ActivateEndpoint+0x618>
 8003b06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003b10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	029b      	lsls	r3, r3, #10
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	4313      	orrs	r3, r2
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b26:	801a      	strh	r2, [r3, #0]
 8003b28:	e03c      	b.n	8003ba4 <USB_ActivateEndpoint+0x6ac>
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	095b      	lsrs	r3, r3, #5
 8003b30:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f003 031f 	and.w	r3, r3, #31
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d104      	bne.n	8003b4a <USB_ActivateEndpoint+0x652>
 8003b40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b44:	3b01      	subs	r3, #1
 8003b46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003b4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	029b      	lsls	r3, r3, #10
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b6a:	801a      	strh	r2, [r3, #0]
 8003b6c:	e01a      	b.n	8003ba4 <USB_ActivateEndpoint+0x6ac>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	785b      	ldrb	r3, [r3, #1]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d116      	bne.n	8003ba4 <USB_ActivateEndpoint+0x6ac>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	657b      	str	r3, [r7, #84]	; 0x54
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	461a      	mov	r2, r3
 8003b84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b86:	4413      	add	r3, r2
 8003b88:	657b      	str	r3, [r7, #84]	; 0x54
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	00da      	lsls	r2, r3, #3
 8003b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b92:	4413      	add	r3, r2
 8003b94:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003b98:	653b      	str	r3, [r7, #80]	; 0x50
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ba2:	801a      	strh	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	647b      	str	r3, [r7, #68]	; 0x44
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	785b      	ldrb	r3, [r3, #1]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d16b      	bne.n	8003c88 <USB_ActivateEndpoint+0x790>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc0:	4413      	add	r3, r2
 8003bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	00da      	lsls	r2, r3, #3
 8003bca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bcc:	4413      	add	r3, r2
 8003bce:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003bd2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bd6:	881b      	ldrh	r3, [r3, #0]
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003be2:	801a      	strh	r2, [r3, #0]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10a      	bne.n	8003c02 <USB_ActivateEndpoint+0x70a>
 8003bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bee:	881b      	ldrh	r3, [r3, #0]
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003bf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bfe:	801a      	strh	r2, [r3, #0]
 8003c00:	e05b      	b.n	8003cba <USB_ActivateEndpoint+0x7c2>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	2b3e      	cmp	r3, #62	; 0x3e
 8003c08:	d81c      	bhi.n	8003c44 <USB_ActivateEndpoint+0x74c>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	085b      	lsrs	r3, r3, #1
 8003c10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d004      	beq.n	8003c2a <USB_ActivateEndpoint+0x732>
 8003c20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c24:	3301      	adds	r3, #1
 8003c26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c2c:	881b      	ldrh	r3, [r3, #0]
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	029b      	lsls	r3, r3, #10
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c40:	801a      	strh	r2, [r3, #0]
 8003c42:	e03a      	b.n	8003cba <USB_ActivateEndpoint+0x7c2>
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	095b      	lsrs	r3, r3, #5
 8003c4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d104      	bne.n	8003c64 <USB_ActivateEndpoint+0x76c>
 8003c5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c66:	881b      	ldrh	r3, [r3, #0]
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	029b      	lsls	r3, r3, #10
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	4313      	orrs	r3, r2
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c84:	801a      	strh	r2, [r3, #0]
 8003c86:	e018      	b.n	8003cba <USB_ActivateEndpoint+0x7c2>
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	785b      	ldrb	r3, [r3, #1]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d114      	bne.n	8003cba <USB_ActivateEndpoint+0x7c2>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	461a      	mov	r2, r3
 8003c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c9c:	4413      	add	r3, r2
 8003c9e:	647b      	str	r3, [r7, #68]	; 0x44
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	00da      	lsls	r2, r3, #3
 8003ca6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ca8:	4413      	add	r3, r2
 8003caa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003cae:	643b      	str	r3, [r7, #64]	; 0x40
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cb8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4413      	add	r3, r2
 8003cc4:	881b      	ldrh	r3, [r3, #0]
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003cd2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003cd4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003cd8:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003cda:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003cdc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003ce0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	441a      	add	r2, r3
 8003cec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003cee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003cf2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4413      	add	r3, r2
 8003d0c:	881b      	ldrh	r3, [r3, #0]
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d18:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	441a      	add	r2, r3
 8003d24:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003d26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	8013      	strh	r3, [r2, #0]
 8003d3a:	e0bc      	b.n	8003eb6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	881b      	ldrh	r3, [r3, #0]
 8003d48:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8003d4c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003d50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01d      	beq.n	8003d94 <USB_ActivateEndpoint+0x89c>
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4413      	add	r3, r2
 8003d62:	881b      	ldrh	r3, [r3, #0]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d6e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	441a      	add	r2, r3
 8003d7c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003d80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	881b      	ldrh	r3, [r3, #0]
 8003da0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8003da4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8003da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d01d      	beq.n	8003dec <USB_ActivateEndpoint+0x8f4>
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dc6:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	441a      	add	r2, r3
 8003dd4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8003dd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ddc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003de0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003de4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	78db      	ldrb	r3, [r3, #3]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d024      	beq.n	8003e3e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	881b      	ldrh	r3, [r3, #0]
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e0a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8003e0e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003e12:	f083 0320 	eor.w	r3, r3, #32
 8003e16:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	441a      	add	r2, r3
 8003e24:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003e28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	8013      	strh	r3, [r2, #0]
 8003e3c:	e01d      	b.n	8003e7a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e54:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	441a      	add	r2, r3
 8003e62:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003e66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	881b      	ldrh	r3, [r3, #0]
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e90:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	441a      	add	r2, r3
 8003e9e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8003ea2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ea6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8003eb6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	379c      	adds	r7, #156	; 0x9c
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop

08003ec8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b08d      	sub	sp, #52	; 0x34
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	7b1b      	ldrb	r3, [r3, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f040 808e 	bne.w	8003ff8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	785b      	ldrb	r3, [r3, #1]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d044      	beq.n	8003f6e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	881b      	ldrh	r3, [r3, #0]
 8003ef0:	81bb      	strh	r3, [r7, #12]
 8003ef2:	89bb      	ldrh	r3, [r7, #12]
 8003ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01b      	beq.n	8003f34 <USB_DeactivateEndpoint+0x6c>
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f12:	817b      	strh	r3, [r7, #10]
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	441a      	add	r2, r3
 8003f1e:	897b      	ldrh	r3, [r7, #10]
 8003f20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f2c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f4a:	813b      	strh	r3, [r7, #8]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	441a      	add	r2, r3
 8003f56:	893b      	ldrh	r3, [r7, #8]
 8003f58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	8013      	strh	r3, [r2, #0]
 8003f6c:	e192      	b.n	8004294 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	4413      	add	r3, r2
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	827b      	strh	r3, [r7, #18]
 8003f7c:	8a7b      	ldrh	r3, [r7, #18]
 8003f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d01b      	beq.n	8003fbe <USB_DeactivateEndpoint+0xf6>
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	4413      	add	r3, r2
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f9c:	823b      	strh	r3, [r7, #16]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	441a      	add	r2, r3
 8003fa8:	8a3b      	ldrh	r3, [r7, #16]
 8003faa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4413      	add	r3, r2
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd4:	81fb      	strh	r3, [r7, #14]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	441a      	add	r2, r3
 8003fe0:	89fb      	ldrh	r3, [r7, #14]
 8003fe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	8013      	strh	r3, [r2, #0]
 8003ff6:	e14d      	b.n	8004294 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	785b      	ldrb	r3, [r3, #1]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f040 80a5 	bne.w	800414c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4413      	add	r3, r2
 800400c:	881b      	ldrh	r3, [r3, #0]
 800400e:	843b      	strh	r3, [r7, #32]
 8004010:	8c3b      	ldrh	r3, [r7, #32]
 8004012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d01b      	beq.n	8004052 <USB_DeactivateEndpoint+0x18a>
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4413      	add	r3, r2
 8004024:	881b      	ldrh	r3, [r3, #0]
 8004026:	b29b      	uxth	r3, r3
 8004028:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800402c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004030:	83fb      	strh	r3, [r7, #30]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	441a      	add	r2, r3
 800403c:	8bfb      	ldrh	r3, [r7, #30]
 800403e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004042:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004046:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800404a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800404e:	b29b      	uxth	r3, r3
 8004050:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	83bb      	strh	r3, [r7, #28]
 8004060:	8bbb      	ldrh	r3, [r7, #28]
 8004062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004066:	2b00      	cmp	r3, #0
 8004068:	d01b      	beq.n	80040a2 <USB_DeactivateEndpoint+0x1da>
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4413      	add	r3, r2
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	b29b      	uxth	r3, r3
 8004078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800407c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004080:	837b      	strh	r3, [r7, #26]
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	441a      	add	r2, r3
 800408c:	8b7b      	ldrh	r3, [r7, #26]
 800408e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004096:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800409a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800409e:	b29b      	uxth	r3, r3
 80040a0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b8:	833b      	strh	r3, [r7, #24]
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	441a      	add	r2, r3
 80040c4:	8b3b      	ldrh	r3, [r7, #24]
 80040c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040f0:	82fb      	strh	r3, [r7, #22]
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	441a      	add	r2, r3
 80040fc:	8afb      	ldrh	r3, [r7, #22]
 80040fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004102:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800410a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800410e:	b29b      	uxth	r3, r3
 8004110:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4413      	add	r3, r2
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	b29b      	uxth	r3, r3
 8004120:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004128:	82bb      	strh	r3, [r7, #20]
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	441a      	add	r2, r3
 8004134:	8abb      	ldrh	r3, [r7, #20]
 8004136:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800413a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800413e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004146:	b29b      	uxth	r3, r3
 8004148:	8013      	strh	r3, [r2, #0]
 800414a:	e0a3      	b.n	8004294 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800415a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800415c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d01b      	beq.n	800419c <USB_DeactivateEndpoint+0x2d4>
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	4413      	add	r3, r2
 800416e:	881b      	ldrh	r3, [r3, #0]
 8004170:	b29b      	uxth	r3, r3
 8004172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800417a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	441a      	add	r2, r3
 8004186:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004188:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800418c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004190:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004198:	b29b      	uxth	r3, r3
 800419a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	4413      	add	r3, r2
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80041aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80041ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01b      	beq.n	80041ec <USB_DeactivateEndpoint+0x324>
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ca:	853b      	strh	r3, [r7, #40]	; 0x28
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	441a      	add	r2, r3
 80041d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80041d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	4413      	add	r3, r2
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004202:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	441a      	add	r2, r3
 800420e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004210:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004214:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004218:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800421c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004220:	b29b      	uxth	r3, r3
 8004222:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	b29b      	uxth	r3, r3
 8004232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004236:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800423a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	441a      	add	r2, r3
 8004246:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004248:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800424c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004258:	b29b      	uxth	r3, r3
 800425a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	881b      	ldrh	r3, [r3, #0]
 8004268:	b29b      	uxth	r3, r3
 800426a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800426e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004272:	847b      	strh	r3, [r7, #34]	; 0x22
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	441a      	add	r2, r3
 800427e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004280:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004284:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800428c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004290:	b29b      	uxth	r3, r3
 8004292:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3734      	adds	r7, #52	; 0x34
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b0ac      	sub	sp, #176	; 0xb0
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
 80042aa:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	785b      	ldrb	r3, [r3, #1]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	f040 84ca 	bne.w	8004c4a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	699a      	ldr	r2, [r3, #24]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d904      	bls.n	80042cc <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80042ca:	e003      	b.n	80042d4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	7b1b      	ldrb	r3, [r3, #12]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d122      	bne.n	8004322 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	6959      	ldr	r1, [r3, #20]
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	88da      	ldrh	r2, [r3, #6]
 80042e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 febd 	bl	800506a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	613b      	str	r3, [r7, #16]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	461a      	mov	r2, r3
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	4413      	add	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	00da      	lsls	r2, r3, #3
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	4413      	add	r3, r2
 800430e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	801a      	strh	r2, [r3, #0]
 800431e:	f000 bc6f 	b.w	8004c00 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	78db      	ldrb	r3, [r3, #3]
 8004326:	2b02      	cmp	r3, #2
 8004328:	f040 831e 	bne.w	8004968 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	6a1a      	ldr	r2, [r3, #32]
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	429a      	cmp	r2, r3
 8004336:	f240 82cf 	bls.w	80048d8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b29b      	uxth	r3, r3
 8004348:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800434c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004350:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	441a      	add	r2, r3
 800435e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004362:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004366:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800436a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800436e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004372:	b29b      	uxth	r3, r3
 8004374:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	6a1a      	ldr	r2, [r3, #32]
 800437a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800437e:	1ad2      	subs	r2, r2, r3
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	b29b      	uxth	r3, r3
 8004392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 814f 	beq.w	800463a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	633b      	str	r3, [r7, #48]	; 0x30
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	785b      	ldrb	r3, [r3, #1]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d16b      	bne.n	8004480 <USB_EPStartXfer+0x1de>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	461a      	mov	r2, r3
 80043b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b8:	4413      	add	r3, r2
 80043ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	00da      	lsls	r2, r3, #3
 80043c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c4:	4413      	add	r3, r2
 80043c6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	881b      	ldrh	r3, [r3, #0]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043da:	801a      	strh	r2, [r3, #0]
 80043dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10a      	bne.n	80043fa <USB_EPStartXfer+0x158>
 80043e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e6:	881b      	ldrh	r3, [r3, #0]
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	801a      	strh	r2, [r3, #0]
 80043f8:	e05b      	b.n	80044b2 <USB_EPStartXfer+0x210>
 80043fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80043fe:	2b3e      	cmp	r3, #62	; 0x3e
 8004400:	d81c      	bhi.n	800443c <USB_EPStartXfer+0x19a>
 8004402:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004406:	085b      	lsrs	r3, r3, #1
 8004408:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800440c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d004      	beq.n	8004422 <USB_EPStartXfer+0x180>
 8004418:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800441c:	3301      	adds	r3, #1
 800441e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	b29a      	uxth	r2, r3
 8004428:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800442c:	b29b      	uxth	r3, r3
 800442e:	029b      	lsls	r3, r3, #10
 8004430:	b29b      	uxth	r3, r3
 8004432:	4313      	orrs	r3, r2
 8004434:	b29a      	uxth	r2, r3
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	801a      	strh	r2, [r3, #0]
 800443a:	e03a      	b.n	80044b2 <USB_EPStartXfer+0x210>
 800443c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004440:	095b      	lsrs	r3, r3, #5
 8004442:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800444a:	f003 031f 	and.w	r3, r3, #31
 800444e:	2b00      	cmp	r3, #0
 8004450:	d104      	bne.n	800445c <USB_EPStartXfer+0x1ba>
 8004452:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004456:	3b01      	subs	r3, #1
 8004458:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	881b      	ldrh	r3, [r3, #0]
 8004460:	b29a      	uxth	r2, r3
 8004462:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004466:	b29b      	uxth	r3, r3
 8004468:	029b      	lsls	r3, r3, #10
 800446a:	b29b      	uxth	r3, r3
 800446c:	4313      	orrs	r3, r2
 800446e:	b29b      	uxth	r3, r3
 8004470:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004474:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004478:	b29a      	uxth	r2, r3
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	801a      	strh	r2, [r3, #0]
 800447e:	e018      	b.n	80044b2 <USB_EPStartXfer+0x210>
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	785b      	ldrb	r3, [r3, #1]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d114      	bne.n	80044b2 <USB_EPStartXfer+0x210>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800448e:	b29b      	uxth	r3, r3
 8004490:	461a      	mov	r2, r3
 8004492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004494:	4413      	add	r3, r2
 8004496:	633b      	str	r3, [r7, #48]	; 0x30
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	00da      	lsls	r2, r3, #3
 800449e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a0:	4413      	add	r3, r2
 80044a2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80044a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	895b      	ldrh	r3, [r3, #10]
 80044b6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	6959      	ldr	r1, [r3, #20]
 80044be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 fdce 	bl	800506a <USB_WritePMA>
            ep->xfer_buff += len;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	695a      	ldr	r2, [r3, #20]
 80044d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044d6:	441a      	add	r2, r3
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	6a1a      	ldr	r2, [r3, #32]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d907      	bls.n	80044f8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	6a1a      	ldr	r2, [r3, #32]
 80044ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044f0:	1ad2      	subs	r2, r2, r3
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	621a      	str	r2, [r3, #32]
 80044f6:	e006      	b.n	8004506 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
              ep->xfer_len_db = 0U;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	2200      	movs	r2, #0
 8004504:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	785b      	ldrb	r3, [r3, #1]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d16b      	bne.n	80045e6 <USB_EPStartXfer+0x344>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004518:	b29b      	uxth	r3, r3
 800451a:	461a      	mov	r2, r3
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	4413      	add	r3, r2
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	00da      	lsls	r2, r3, #3
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	4413      	add	r3, r2
 800452c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	b29b      	uxth	r3, r3
 8004538:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800453c:	b29a      	uxth	r2, r3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	801a      	strh	r2, [r3, #0]
 8004542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10a      	bne.n	8004560 <USB_EPStartXfer+0x2be>
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	b29b      	uxth	r3, r3
 8004550:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004554:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004558:	b29a      	uxth	r2, r3
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	801a      	strh	r2, [r3, #0]
 800455e:	e05d      	b.n	800461c <USB_EPStartXfer+0x37a>
 8004560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004564:	2b3e      	cmp	r3, #62	; 0x3e
 8004566:	d81c      	bhi.n	80045a2 <USB_EPStartXfer+0x300>
 8004568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800456c:	085b      	lsrs	r3, r3, #1
 800456e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d004      	beq.n	8004588 <USB_EPStartXfer+0x2e6>
 800457e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004582:	3301      	adds	r3, #1
 8004584:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	881b      	ldrh	r3, [r3, #0]
 800458c:	b29a      	uxth	r2, r3
 800458e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004592:	b29b      	uxth	r3, r3
 8004594:	029b      	lsls	r3, r3, #10
 8004596:	b29b      	uxth	r3, r3
 8004598:	4313      	orrs	r3, r2
 800459a:	b29a      	uxth	r2, r3
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	801a      	strh	r2, [r3, #0]
 80045a0:	e03c      	b.n	800461c <USB_EPStartXfer+0x37a>
 80045a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80045ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045b0:	f003 031f 	and.w	r3, r3, #31
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d104      	bne.n	80045c2 <USB_EPStartXfer+0x320>
 80045b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80045bc:	3b01      	subs	r3, #1
 80045be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	881b      	ldrh	r3, [r3, #0]
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	029b      	lsls	r3, r3, #10
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	4313      	orrs	r3, r2
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045de:	b29a      	uxth	r2, r3
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	801a      	strh	r2, [r3, #0]
 80045e4:	e01a      	b.n	800461c <USB_EPStartXfer+0x37a>
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	785b      	ldrb	r3, [r3, #1]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d116      	bne.n	800461c <USB_EPStartXfer+0x37a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	623b      	str	r3, [r7, #32]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	461a      	mov	r2, r3
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	4413      	add	r3, r2
 8004600:	623b      	str	r3, [r7, #32]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	00da      	lsls	r2, r3, #3
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	4413      	add	r3, r2
 800460c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004610:	61fb      	str	r3, [r7, #28]
 8004612:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004616:	b29a      	uxth	r2, r3
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	891b      	ldrh	r3, [r3, #8]
 8004620:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	6959      	ldr	r1, [r3, #20]
 8004628:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800462c:	b29b      	uxth	r3, r3
 800462e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 fd19 	bl	800506a <USB_WritePMA>
 8004638:	e2e2      	b.n	8004c00 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	785b      	ldrb	r3, [r3, #1]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d16b      	bne.n	800471a <USB_EPStartXfer+0x478>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	64bb      	str	r3, [r7, #72]	; 0x48
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800464c:	b29b      	uxth	r3, r3
 800464e:	461a      	mov	r2, r3
 8004650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004652:	4413      	add	r3, r2
 8004654:	64bb      	str	r3, [r7, #72]	; 0x48
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	00da      	lsls	r2, r3, #3
 800465c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800465e:	4413      	add	r3, r2
 8004660:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004664:	647b      	str	r3, [r7, #68]	; 0x44
 8004666:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	b29b      	uxth	r3, r3
 800466c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004670:	b29a      	uxth	r2, r3
 8004672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004674:	801a      	strh	r2, [r3, #0]
 8004676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10a      	bne.n	8004694 <USB_EPStartXfer+0x3f2>
 800467e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004680:	881b      	ldrh	r3, [r3, #0]
 8004682:	b29b      	uxth	r3, r3
 8004684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800468c:	b29a      	uxth	r2, r3
 800468e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004690:	801a      	strh	r2, [r3, #0]
 8004692:	e05d      	b.n	8004750 <USB_EPStartXfer+0x4ae>
 8004694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004698:	2b3e      	cmp	r3, #62	; 0x3e
 800469a:	d81c      	bhi.n	80046d6 <USB_EPStartXfer+0x434>
 800469c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046a0:	085b      	lsrs	r3, r3, #1
 80046a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80046a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d004      	beq.n	80046bc <USB_EPStartXfer+0x41a>
 80046b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80046b6:	3301      	adds	r3, #1
 80046b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80046bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046be:	881b      	ldrh	r3, [r3, #0]
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	029b      	lsls	r3, r3, #10
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	4313      	orrs	r3, r2
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046d2:	801a      	strh	r2, [r3, #0]
 80046d4:	e03c      	b.n	8004750 <USB_EPStartXfer+0x4ae>
 80046d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046da:	095b      	lsrs	r3, r3, #5
 80046dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80046e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046e4:	f003 031f 	and.w	r3, r3, #31
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d104      	bne.n	80046f6 <USB_EPStartXfer+0x454>
 80046ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80046f0:	3b01      	subs	r3, #1
 80046f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80046f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046f8:	881b      	ldrh	r3, [r3, #0]
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004700:	b29b      	uxth	r3, r3
 8004702:	029b      	lsls	r3, r3, #10
 8004704:	b29b      	uxth	r3, r3
 8004706:	4313      	orrs	r3, r2
 8004708:	b29b      	uxth	r3, r3
 800470a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800470e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004712:	b29a      	uxth	r2, r3
 8004714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004716:	801a      	strh	r2, [r3, #0]
 8004718:	e01a      	b.n	8004750 <USB_EPStartXfer+0x4ae>
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	785b      	ldrb	r3, [r3, #1]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d116      	bne.n	8004750 <USB_EPStartXfer+0x4ae>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	653b      	str	r3, [r7, #80]	; 0x50
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800472c:	b29b      	uxth	r3, r3
 800472e:	461a      	mov	r2, r3
 8004730:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004732:	4413      	add	r3, r2
 8004734:	653b      	str	r3, [r7, #80]	; 0x50
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	00da      	lsls	r2, r3, #3
 800473c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800473e:	4413      	add	r3, r2
 8004740:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004744:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800474a:	b29a      	uxth	r2, r3
 800474c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800474e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	891b      	ldrh	r3, [r3, #8]
 8004754:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	6959      	ldr	r1, [r3, #20]
 800475c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004760:	b29b      	uxth	r3, r3
 8004762:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 fc7f 	bl	800506a <USB_WritePMA>
            ep->xfer_buff += len;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	695a      	ldr	r2, [r3, #20]
 8004770:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004774:	441a      	add	r2, r3
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6a1a      	ldr	r2, [r3, #32]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	429a      	cmp	r2, r3
 8004784:	d907      	bls.n	8004796 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6a1a      	ldr	r2, [r3, #32]
 800478a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800478e:	1ad2      	subs	r2, r2, r3
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	621a      	str	r2, [r3, #32]
 8004794:	e006      	b.n	80047a4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
              ep->xfer_len_db = 0U;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2200      	movs	r2, #0
 80047a2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	643b      	str	r3, [r7, #64]	; 0x40
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	785b      	ldrb	r3, [r3, #1]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d16b      	bne.n	8004888 <USB_EPStartXfer+0x5e6>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c0:	4413      	add	r3, r2
 80047c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	00da      	lsls	r2, r3, #3
 80047ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047cc:	4413      	add	r3, r2
 80047ce:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80047d2:	637b      	str	r3, [r7, #52]	; 0x34
 80047d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047d6:	881b      	ldrh	r3, [r3, #0]
 80047d8:	b29b      	uxth	r3, r3
 80047da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047de:	b29a      	uxth	r2, r3
 80047e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047e2:	801a      	strh	r2, [r3, #0]
 80047e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10a      	bne.n	8004802 <USB_EPStartXfer+0x560>
 80047ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047ee:	881b      	ldrh	r3, [r3, #0]
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fe:	801a      	strh	r2, [r3, #0]
 8004800:	e05b      	b.n	80048ba <USB_EPStartXfer+0x618>
 8004802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004806:	2b3e      	cmp	r3, #62	; 0x3e
 8004808:	d81c      	bhi.n	8004844 <USB_EPStartXfer+0x5a2>
 800480a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800480e:	085b      	lsrs	r3, r3, #1
 8004810:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	d004      	beq.n	800482a <USB_EPStartXfer+0x588>
 8004820:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004824:	3301      	adds	r3, #1
 8004826:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800482a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482c:	881b      	ldrh	r3, [r3, #0]
 800482e:	b29a      	uxth	r2, r3
 8004830:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004834:	b29b      	uxth	r3, r3
 8004836:	029b      	lsls	r3, r3, #10
 8004838:	b29b      	uxth	r3, r3
 800483a:	4313      	orrs	r3, r2
 800483c:	b29a      	uxth	r2, r3
 800483e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004840:	801a      	strh	r2, [r3, #0]
 8004842:	e03a      	b.n	80048ba <USB_EPStartXfer+0x618>
 8004844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004848:	095b      	lsrs	r3, r3, #5
 800484a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800484e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004852:	f003 031f 	and.w	r3, r3, #31
 8004856:	2b00      	cmp	r3, #0
 8004858:	d104      	bne.n	8004864 <USB_EPStartXfer+0x5c2>
 800485a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800485e:	3b01      	subs	r3, #1
 8004860:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	b29a      	uxth	r2, r3
 800486a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800486e:	b29b      	uxth	r3, r3
 8004870:	029b      	lsls	r3, r3, #10
 8004872:	b29b      	uxth	r3, r3
 8004874:	4313      	orrs	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800487c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004880:	b29a      	uxth	r2, r3
 8004882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004884:	801a      	strh	r2, [r3, #0]
 8004886:	e018      	b.n	80048ba <USB_EPStartXfer+0x618>
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	785b      	ldrb	r3, [r3, #1]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d114      	bne.n	80048ba <USB_EPStartXfer+0x618>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004896:	b29b      	uxth	r3, r3
 8004898:	461a      	mov	r2, r3
 800489a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800489c:	4413      	add	r3, r2
 800489e:	643b      	str	r3, [r7, #64]	; 0x40
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	00da      	lsls	r2, r3, #3
 80048a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048a8:	4413      	add	r3, r2
 80048aa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80048ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	895b      	ldrh	r3, [r3, #10]
 80048be:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	6959      	ldr	r1, [r3, #20]
 80048c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fbca 	bl	800506a <USB_WritePMA>
 80048d6:	e193      	b.n	8004c00 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	4413      	add	r3, r2
 80048ea:	881b      	ldrh	r3, [r3, #0]
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80048f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048f6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	441a      	add	r2, r3
 8004904:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004908:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800490c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004910:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004918:	b29b      	uxth	r3, r3
 800491a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004926:	b29b      	uxth	r3, r3
 8004928:	461a      	mov	r2, r3
 800492a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800492c:	4413      	add	r3, r2
 800492e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	00da      	lsls	r2, r3, #3
 8004936:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004938:	4413      	add	r3, r2
 800493a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800493e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004944:	b29a      	uxth	r2, r3
 8004946:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004948:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	891b      	ldrh	r3, [r3, #8]
 800494e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	6959      	ldr	r1, [r3, #20]
 8004956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800495a:	b29b      	uxth	r3, r3
 800495c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f000 fb82 	bl	800506a <USB_WritePMA>
 8004966:	e14b      	b.n	8004c00 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	6a1a      	ldr	r2, [r3, #32]
 800496c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004970:	1ad2      	subs	r2, r2, r3
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	b29b      	uxth	r3, r3
 8004984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004988:	2b00      	cmp	r3, #0
 800498a:	f000 809a 	beq.w	8004ac2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	673b      	str	r3, [r7, #112]	; 0x70
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	785b      	ldrb	r3, [r3, #1]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d16b      	bne.n	8004a72 <USB_EPStartXfer+0x7d0>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	66bb      	str	r3, [r7, #104]	; 0x68
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	461a      	mov	r2, r3
 80049a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049aa:	4413      	add	r3, r2
 80049ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	00da      	lsls	r2, r3, #3
 80049b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049b6:	4413      	add	r3, r2
 80049b8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80049bc:	667b      	str	r3, [r7, #100]	; 0x64
 80049be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049cc:	801a      	strh	r2, [r3, #0]
 80049ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10a      	bne.n	80049ec <USB_EPStartXfer+0x74a>
 80049d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049d8:	881b      	ldrh	r3, [r3, #0]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049e8:	801a      	strh	r2, [r3, #0]
 80049ea:	e05b      	b.n	8004aa4 <USB_EPStartXfer+0x802>
 80049ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80049f0:	2b3e      	cmp	r3, #62	; 0x3e
 80049f2:	d81c      	bhi.n	8004a2e <USB_EPStartXfer+0x78c>
 80049f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80049f8:	085b      	lsrs	r3, r3, #1
 80049fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80049fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d004      	beq.n	8004a14 <USB_EPStartXfer+0x772>
 8004a0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a0e:	3301      	adds	r3, #1
 8004a10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a16:	881b      	ldrh	r3, [r3, #0]
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	029b      	lsls	r3, r3, #10
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	4313      	orrs	r3, r2
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a2a:	801a      	strh	r2, [r3, #0]
 8004a2c:	e03a      	b.n	8004aa4 <USB_EPStartXfer+0x802>
 8004a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a32:	095b      	lsrs	r3, r3, #5
 8004a34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d104      	bne.n	8004a4e <USB_EPStartXfer+0x7ac>
 8004a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a50:	881b      	ldrh	r3, [r3, #0]
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	029b      	lsls	r3, r3, #10
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a6e:	801a      	strh	r2, [r3, #0]
 8004a70:	e018      	b.n	8004aa4 <USB_EPStartXfer+0x802>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	785b      	ldrb	r3, [r3, #1]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d114      	bne.n	8004aa4 <USB_EPStartXfer+0x802>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	461a      	mov	r2, r3
 8004a84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a86:	4413      	add	r3, r2
 8004a88:	673b      	str	r3, [r7, #112]	; 0x70
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	00da      	lsls	r2, r3, #3
 8004a90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a92:	4413      	add	r3, r2
 8004a94:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004a98:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	895b      	ldrh	r3, [r3, #10]
 8004aa8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	6959      	ldr	r1, [r3, #20]
 8004ab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 fad5 	bl	800506a <USB_WritePMA>
 8004ac0:	e09e      	b.n	8004c00 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	785b      	ldrb	r3, [r3, #1]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d16b      	bne.n	8004ba2 <USB_EPStartXfer+0x900>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ada:	4413      	add	r3, r2
 8004adc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	00da      	lsls	r2, r3, #3
 8004ae4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004aec:	67bb      	str	r3, [r7, #120]	; 0x78
 8004aee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004af0:	881b      	ldrh	r3, [r3, #0]
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004afc:	801a      	strh	r2, [r3, #0]
 8004afe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10a      	bne.n	8004b1c <USB_EPStartXfer+0x87a>
 8004b06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b08:	881b      	ldrh	r3, [r3, #0]
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b18:	801a      	strh	r2, [r3, #0]
 8004b1a:	e063      	b.n	8004be4 <USB_EPStartXfer+0x942>
 8004b1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b20:	2b3e      	cmp	r3, #62	; 0x3e
 8004b22:	d81c      	bhi.n	8004b5e <USB_EPStartXfer+0x8bc>
 8004b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b28:	085b      	lsrs	r3, r3, #1
 8004b2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d004      	beq.n	8004b44 <USB_EPStartXfer+0x8a2>
 8004b3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b3e:	3301      	adds	r3, #1
 8004b40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b46:	881b      	ldrh	r3, [r3, #0]
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	029b      	lsls	r3, r3, #10
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	4313      	orrs	r3, r2
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b5a:	801a      	strh	r2, [r3, #0]
 8004b5c:	e042      	b.n	8004be4 <USB_EPStartXfer+0x942>
 8004b5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b62:	095b      	lsrs	r3, r3, #5
 8004b64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b6c:	f003 031f 	and.w	r3, r3, #31
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d104      	bne.n	8004b7e <USB_EPStartXfer+0x8dc>
 8004b74:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	029b      	lsls	r3, r3, #10
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b9e:	801a      	strh	r2, [r3, #0]
 8004ba0:	e020      	b.n	8004be4 <USB_EPStartXfer+0x942>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	785b      	ldrb	r3, [r3, #1]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d11c      	bne.n	8004be4 <USB_EPStartXfer+0x942>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	461a      	mov	r2, r3
 8004bba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	00da      	lsls	r2, r3, #3
 8004bca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bce:	4413      	add	r3, r2
 8004bd0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004bd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004bd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004be2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	891b      	ldrh	r3, [r3, #8]
 8004be8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	6959      	ldr	r1, [r3, #20]
 8004bf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 fa35 	bl	800506a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4413      	add	r3, r2
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c16:	817b      	strh	r3, [r7, #10]
 8004c18:	897b      	ldrh	r3, [r7, #10]
 8004c1a:	f083 0310 	eor.w	r3, r3, #16
 8004c1e:	817b      	strh	r3, [r7, #10]
 8004c20:	897b      	ldrh	r3, [r7, #10]
 8004c22:	f083 0320 	eor.w	r3, r3, #32
 8004c26:	817b      	strh	r3, [r7, #10]
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	441a      	add	r2, r3
 8004c32:	897b      	ldrh	r3, [r7, #10]
 8004c34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	8013      	strh	r3, [r2, #0]
 8004c48:	e0d5      	b.n	8004df6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	7b1b      	ldrb	r3, [r3, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d156      	bne.n	8004d00 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d122      	bne.n	8004ca0 <USB_EPStartXfer+0x9fe>
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	78db      	ldrb	r3, [r3, #3]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d11e      	bne.n	8004ca0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	4413      	add	r3, r2
 8004c6c:	881b      	ldrh	r3, [r3, #0]
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c78:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	441a      	add	r2, r3
 8004c86:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8004c8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c92:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	8013      	strh	r3, [r2, #0]
 8004c9e:	e01d      	b.n	8004cdc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	881b      	ldrh	r3, [r3, #0]
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8004cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cb6:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	441a      	add	r2, r3
 8004cc4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8004cc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ccc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	699a      	ldr	r2, [r3, #24]
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d907      	bls.n	8004cf8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	699a      	ldr	r2, [r3, #24]
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	1ad2      	subs	r2, r2, r3
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	619a      	str	r2, [r3, #24]
 8004cf6:	e054      	b.n	8004da2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	619a      	str	r2, [r3, #24]
 8004cfe:	e050      	b.n	8004da2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	78db      	ldrb	r3, [r3, #3]
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d142      	bne.n	8004d8e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	69db      	ldr	r3, [r3, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d048      	beq.n	8004da2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	881b      	ldrh	r3, [r3, #0]
 8004d1c:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004d20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8004d24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <USB_EPStartXfer+0xa96>
 8004d2c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8004d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10b      	bne.n	8004d50 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8004d38:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8004d3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d12e      	bne.n	8004da2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8004d44:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8004d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d128      	bne.n	8004da2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	881b      	ldrh	r3, [r3, #0]
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d66:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	441a      	add	r2, r3
 8004d74:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8004d78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d84:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	8013      	strh	r3, [r2, #0]
 8004d8c:	e009      	b.n	8004da2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	78db      	ldrb	r3, [r3, #3]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d103      	bne.n	8004d9e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	619a      	str	r2, [r3, #24]
 8004d9c:	e001      	b.n	8004da2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e02a      	b.n	8004df8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	4413      	add	r3, r2
 8004dac:	881b      	ldrh	r3, [r3, #0]
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004db8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004dbc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8004dc0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004dc4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004dc8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8004dcc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004dd0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	441a      	add	r2, r3
 8004dde:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8004de2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004de6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004dea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	37b0      	adds	r7, #176	; 0xb0
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	785b      	ldrb	r3, [r3, #1]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d020      	beq.n	8004e54 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4413      	add	r3, r2
 8004e1c:	881b      	ldrh	r3, [r3, #0]
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e28:	81bb      	strh	r3, [r7, #12]
 8004e2a:	89bb      	ldrh	r3, [r7, #12]
 8004e2c:	f083 0310 	eor.w	r3, r3, #16
 8004e30:	81bb      	strh	r3, [r7, #12]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	441a      	add	r2, r3
 8004e3c:	89bb      	ldrh	r3, [r7, #12]
 8004e3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	8013      	strh	r3, [r2, #0]
 8004e52:	e01f      	b.n	8004e94 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4413      	add	r3, r2
 8004e5e:	881b      	ldrh	r3, [r3, #0]
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e6a:	81fb      	strh	r3, [r7, #14]
 8004e6c:	89fb      	ldrh	r3, [r7, #14]
 8004e6e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004e72:	81fb      	strh	r3, [r7, #14]
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	441a      	add	r2, r3
 8004e7e:	89fb      	ldrh	r3, [r7, #14]
 8004e80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b087      	sub	sp, #28
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
 8004eaa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	785b      	ldrb	r3, [r3, #1]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d04c      	beq.n	8004f4e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	881b      	ldrh	r3, [r3, #0]
 8004ec0:	823b      	strh	r3, [r7, #16]
 8004ec2:	8a3b      	ldrh	r3, [r7, #16]
 8004ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d01b      	beq.n	8004f04 <USB_EPClearStall+0x62>
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	4413      	add	r3, r2
 8004ed6:	881b      	ldrh	r3, [r3, #0]
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee2:	81fb      	strh	r3, [r7, #14]
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	441a      	add	r2, r3
 8004eee:	89fb      	ldrh	r3, [r7, #14]
 8004ef0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ef4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ef8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004efc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	78db      	ldrb	r3, [r3, #3]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d06c      	beq.n	8004fe6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	4413      	add	r3, r2
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f22:	81bb      	strh	r3, [r7, #12]
 8004f24:	89bb      	ldrh	r3, [r7, #12]
 8004f26:	f083 0320 	eor.w	r3, r3, #32
 8004f2a:	81bb      	strh	r3, [r7, #12]
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	441a      	add	r2, r3
 8004f36:	89bb      	ldrh	r3, [r7, #12]
 8004f38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	8013      	strh	r3, [r2, #0]
 8004f4c:	e04b      	b.n	8004fe6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4413      	add	r3, r2
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	82fb      	strh	r3, [r7, #22]
 8004f5c:	8afb      	ldrh	r3, [r7, #22]
 8004f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d01b      	beq.n	8004f9e <USB_EPClearStall+0xfc>
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	4413      	add	r3, r2
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7c:	82bb      	strh	r3, [r7, #20]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	441a      	add	r2, r3
 8004f88:	8abb      	ldrh	r3, [r7, #20]
 8004f8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	4413      	add	r3, r2
 8004fa8:	881b      	ldrh	r3, [r3, #0]
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fb4:	827b      	strh	r3, [r7, #18]
 8004fb6:	8a7b      	ldrh	r3, [r7, #18]
 8004fb8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004fbc:	827b      	strh	r3, [r7, #18]
 8004fbe:	8a7b      	ldrh	r3, [r7, #18]
 8004fc0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004fc4:	827b      	strh	r3, [r7, #18]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	441a      	add	r2, r3
 8004fd0:	8a7b      	ldrh	r3, [r7, #18]
 8004fd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	371c      	adds	r7, #28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005000:	78fb      	ldrb	r3, [r7, #3]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d103      	bne.n	800500e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2280      	movs	r2, #128	; 0x80
 800500a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800502a:	b29b      	uxth	r3, r3
 800502c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005030:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005034:	b29a      	uxth	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800504a:	b480      	push	{r7}
 800504c:	b085      	sub	sp, #20
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005058:	b29b      	uxth	r3, r3
 800505a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800505c:	68fb      	ldr	r3, [r7, #12]
}
 800505e:	4618      	mov	r0, r3
 8005060:	3714      	adds	r7, #20
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800506a:	b480      	push	{r7}
 800506c:	b08b      	sub	sp, #44	; 0x2c
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	4611      	mov	r1, r2
 8005076:	461a      	mov	r2, r3
 8005078:	460b      	mov	r3, r1
 800507a:	80fb      	strh	r3, [r7, #6]
 800507c:	4613      	mov	r3, r2
 800507e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005080:	88bb      	ldrh	r3, [r7, #4]
 8005082:	3301      	adds	r3, #1
 8005084:	085b      	lsrs	r3, r3, #1
 8005086:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005090:	88fa      	ldrh	r2, [r7, #6]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	4413      	add	r3, r2
 8005096:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800509a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	627b      	str	r3, [r7, #36]	; 0x24
 80050a0:	e01b      	b.n	80050da <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	3301      	adds	r3, #1
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	021b      	lsls	r3, r3, #8
 80050b0:	b21a      	sxth	r2, r3
 80050b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	b21b      	sxth	r3, r3
 80050ba:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	8a7a      	ldrh	r2, [r7, #18]
 80050c0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	3302      	adds	r3, #2
 80050c6:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	3301      	adds	r3, #1
 80050cc:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3301      	adds	r3, #1
 80050d2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	3b01      	subs	r3, #1
 80050d8:	627b      	str	r3, [r7, #36]	; 0x24
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1e0      	bne.n	80050a2 <USB_WritePMA+0x38>
  }
}
 80050e0:	bf00      	nop
 80050e2:	bf00      	nop
 80050e4:	372c      	adds	r7, #44	; 0x2c
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b08b      	sub	sp, #44	; 0x2c
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	60f8      	str	r0, [r7, #12]
 80050f6:	60b9      	str	r1, [r7, #8]
 80050f8:	4611      	mov	r1, r2
 80050fa:	461a      	mov	r2, r3
 80050fc:	460b      	mov	r3, r1
 80050fe:	80fb      	strh	r3, [r7, #6]
 8005100:	4613      	mov	r3, r2
 8005102:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005104:	88bb      	ldrh	r3, [r7, #4]
 8005106:	085b      	lsrs	r3, r3, #1
 8005108:	b29b      	uxth	r3, r3
 800510a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005114:	88fa      	ldrh	r2, [r7, #6]
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	4413      	add	r3, r2
 800511a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800511e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	627b      	str	r3, [r7, #36]	; 0x24
 8005124:	e018      	b.n	8005158 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	b29b      	uxth	r3, r3
 800512c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	3302      	adds	r3, #2
 8005132:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	b2da      	uxtb	r2, r3
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	3301      	adds	r3, #1
 8005140:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	0a1b      	lsrs	r3, r3, #8
 8005146:	b2da      	uxtb	r2, r3
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	3301      	adds	r3, #1
 8005150:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005154:	3b01      	subs	r3, #1
 8005156:	627b      	str	r3, [r7, #36]	; 0x24
 8005158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1e3      	bne.n	8005126 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800515e:	88bb      	ldrh	r3, [r7, #4]
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d007      	beq.n	800517a <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800516a:	6a3b      	ldr	r3, [r7, #32]
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	b29b      	uxth	r3, r3
 8005170:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	b2da      	uxtb	r2, r3
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	701a      	strb	r2, [r3, #0]
  }
}
 800517a:	bf00      	nop
 800517c:	372c      	adds	r7, #44	; 0x2c
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b084      	sub	sp, #16
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
 800518e:	460b      	mov	r3, r1
 8005190:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005192:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005196:	f002 f90b 	bl	80073b0 <USBD_static_malloc>
 800519a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d105      	bne.n	80051ae <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80051aa:	2302      	movs	r3, #2
 80051ac:	e066      	b.n	800527c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	7c1b      	ldrb	r3, [r3, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d119      	bne.n	80051f2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80051be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051c2:	2202      	movs	r2, #2
 80051c4:	2181      	movs	r1, #129	; 0x81
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f001 ff99 	bl	80070fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80051d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051d6:	2202      	movs	r2, #2
 80051d8:	2101      	movs	r1, #1
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f001 ff8f 	bl	80070fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2210      	movs	r2, #16
 80051ec:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80051f0:	e016      	b.n	8005220 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80051f2:	2340      	movs	r3, #64	; 0x40
 80051f4:	2202      	movs	r2, #2
 80051f6:	2181      	movs	r1, #129	; 0x81
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f001 ff80 	bl	80070fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005204:	2340      	movs	r3, #64	; 0x40
 8005206:	2202      	movs	r2, #2
 8005208:	2101      	movs	r1, #1
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f001 ff77 	bl	80070fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2210      	movs	r2, #16
 800521c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005220:	2308      	movs	r3, #8
 8005222:	2203      	movs	r2, #3
 8005224:	2182      	movs	r1, #130	; 0x82
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f001 ff69 	bl	80070fe <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	7c1b      	ldrb	r3, [r3, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d109      	bne.n	800526a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800525c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005260:	2101      	movs	r1, #1
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f002 f83a 	bl	80072dc <USBD_LL_PrepareReceive>
 8005268:	e007      	b.n	800527a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005270:	2340      	movs	r3, #64	; 0x40
 8005272:	2101      	movs	r1, #1
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f002 f831 	bl	80072dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	460b      	mov	r3, r1
 800528e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005290:	2181      	movs	r1, #129	; 0x81
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f001 ff59 	bl	800714a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800529e:	2101      	movs	r1, #1
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f001 ff52 	bl	800714a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80052ae:	2182      	movs	r1, #130	; 0x82
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f001 ff4a 	bl	800714a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00e      	beq.n	80052ee <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052e0:	4618      	mov	r0, r3
 80052e2:	f002 f873 	bl	80073cc <USBD_static_free>
    pdev->pClassData = NULL;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005308:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800530e:	2300      	movs	r3, #0
 8005310:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005312:	2300      	movs	r3, #0
 8005314:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800531c:	2303      	movs	r3, #3
 800531e:	e0af      	b.n	8005480 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005328:	2b00      	cmp	r3, #0
 800532a:	d03f      	beq.n	80053ac <USBD_CDC_Setup+0xb4>
 800532c:	2b20      	cmp	r3, #32
 800532e:	f040 809f 	bne.w	8005470 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	88db      	ldrh	r3, [r3, #6]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d02e      	beq.n	8005398 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	b25b      	sxtb	r3, r3
 8005340:	2b00      	cmp	r3, #0
 8005342:	da16      	bge.n	8005372 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8005350:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	88d2      	ldrh	r2, [r2, #6]
 8005356:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	88db      	ldrh	r3, [r3, #6]
 800535c:	2b07      	cmp	r3, #7
 800535e:	bf28      	it	cs
 8005360:	2307      	movcs	r3, #7
 8005362:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	89fa      	ldrh	r2, [r7, #14]
 8005368:	4619      	mov	r1, r3
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f001 facf 	bl	800690e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8005370:	e085      	b.n	800547e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	785a      	ldrb	r2, [r3, #1]
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	88db      	ldrh	r3, [r3, #6]
 8005380:	b2da      	uxtb	r2, r3
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005388:	6939      	ldr	r1, [r7, #16]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	88db      	ldrh	r3, [r3, #6]
 800538e:	461a      	mov	r2, r3
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f001 fae8 	bl	8006966 <USBD_CtlPrepareRx>
      break;
 8005396:	e072      	b.n	800547e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	7850      	ldrb	r0, [r2, #1]
 80053a4:	2200      	movs	r2, #0
 80053a6:	6839      	ldr	r1, [r7, #0]
 80053a8:	4798      	blx	r3
      break;
 80053aa:	e068      	b.n	800547e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	785b      	ldrb	r3, [r3, #1]
 80053b0:	2b0b      	cmp	r3, #11
 80053b2:	d852      	bhi.n	800545a <USBD_CDC_Setup+0x162>
 80053b4:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <USBD_CDC_Setup+0xc4>)
 80053b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ba:	bf00      	nop
 80053bc:	080053ed 	.word	0x080053ed
 80053c0:	08005469 	.word	0x08005469
 80053c4:	0800545b 	.word	0x0800545b
 80053c8:	0800545b 	.word	0x0800545b
 80053cc:	0800545b 	.word	0x0800545b
 80053d0:	0800545b 	.word	0x0800545b
 80053d4:	0800545b 	.word	0x0800545b
 80053d8:	0800545b 	.word	0x0800545b
 80053dc:	0800545b 	.word	0x0800545b
 80053e0:	0800545b 	.word	0x0800545b
 80053e4:	08005417 	.word	0x08005417
 80053e8:	08005441 	.word	0x08005441
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b03      	cmp	r3, #3
 80053f6:	d107      	bne.n	8005408 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80053f8:	f107 030a 	add.w	r3, r7, #10
 80053fc:	2202      	movs	r2, #2
 80053fe:	4619      	mov	r1, r3
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f001 fa84 	bl	800690e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005406:	e032      	b.n	800546e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005408:	6839      	ldr	r1, [r7, #0]
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f001 fa0e 	bl	800682c <USBD_CtlError>
            ret = USBD_FAIL;
 8005410:	2303      	movs	r3, #3
 8005412:	75fb      	strb	r3, [r7, #23]
          break;
 8005414:	e02b      	b.n	800546e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800541c:	b2db      	uxtb	r3, r3
 800541e:	2b03      	cmp	r3, #3
 8005420:	d107      	bne.n	8005432 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005422:	f107 030d 	add.w	r3, r7, #13
 8005426:	2201      	movs	r2, #1
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f001 fa6f 	bl	800690e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005430:	e01d      	b.n	800546e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005432:	6839      	ldr	r1, [r7, #0]
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f001 f9f9 	bl	800682c <USBD_CtlError>
            ret = USBD_FAIL;
 800543a:	2303      	movs	r3, #3
 800543c:	75fb      	strb	r3, [r7, #23]
          break;
 800543e:	e016      	b.n	800546e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b03      	cmp	r3, #3
 800544a:	d00f      	beq.n	800546c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800544c:	6839      	ldr	r1, [r7, #0]
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f001 f9ec 	bl	800682c <USBD_CtlError>
            ret = USBD_FAIL;
 8005454:	2303      	movs	r3, #3
 8005456:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005458:	e008      	b.n	800546c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800545a:	6839      	ldr	r1, [r7, #0]
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f001 f9e5 	bl	800682c <USBD_CtlError>
          ret = USBD_FAIL;
 8005462:	2303      	movs	r3, #3
 8005464:	75fb      	strb	r3, [r7, #23]
          break;
 8005466:	e002      	b.n	800546e <USBD_CDC_Setup+0x176>
          break;
 8005468:	bf00      	nop
 800546a:	e008      	b.n	800547e <USBD_CDC_Setup+0x186>
          break;
 800546c:	bf00      	nop
      }
      break;
 800546e:	e006      	b.n	800547e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8005470:	6839      	ldr	r1, [r7, #0]
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f001 f9da 	bl	800682c <USBD_CtlError>
      ret = USBD_FAIL;
 8005478:	2303      	movs	r3, #3
 800547a:	75fb      	strb	r3, [r7, #23]
      break;
 800547c:	bf00      	nop
  }

  return (uint8_t)ret;
 800547e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005480:	4618      	mov	r0, r3
 8005482:	3718      	adds	r7, #24
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800549a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e04f      	b.n	800554a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80054b2:	78fa      	ldrb	r2, [r7, #3]
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4413      	add	r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	440b      	add	r3, r1
 80054c0:	3318      	adds	r3, #24
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d029      	beq.n	800551c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80054c8:	78fa      	ldrb	r2, [r7, #3]
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	4613      	mov	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4413      	add	r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	440b      	add	r3, r1
 80054d6:	3318      	adds	r3, #24
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	78f9      	ldrb	r1, [r7, #3]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	460b      	mov	r3, r1
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	00db      	lsls	r3, r3, #3
 80054e6:	4403      	add	r3, r0
 80054e8:	3320      	adds	r3, #32
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80054f0:	fb01 f303 	mul.w	r3, r1, r3
 80054f4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d110      	bne.n	800551c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80054fa:	78fa      	ldrb	r2, [r7, #3]
 80054fc:	6879      	ldr	r1, [r7, #4]
 80054fe:	4613      	mov	r3, r2
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	4413      	add	r3, r2
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	440b      	add	r3, r1
 8005508:	3318      	adds	r3, #24
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800550e:	78f9      	ldrb	r1, [r7, #3]
 8005510:	2300      	movs	r3, #0
 8005512:	2200      	movs	r2, #0
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f001 fec0 	bl	800729a <USBD_LL_Transmit>
 800551a:	e015      	b.n	8005548 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	2200      	movs	r2, #0
 8005520:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00b      	beq.n	8005548 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005544:	78fa      	ldrb	r2, [r7, #3]
 8005546:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
 800555a:	460b      	mov	r3, r1
 800555c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005564:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005570:	2303      	movs	r3, #3
 8005572:	e015      	b.n	80055a0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005574:	78fb      	ldrb	r3, [r7, #3]
 8005576:	4619      	mov	r1, r3
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f001 fed0 	bl	800731e <USBD_LL_GetRxDataSize>
 800557e:	4602      	mov	r2, r0
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800559a:	4611      	mov	r1, r2
 800559c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3710      	adds	r7, #16
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80055b6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80055be:	2303      	movs	r3, #3
 80055c0:	e01b      	b.n	80055fa <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d015      	beq.n	80055f8 <USBD_CDC_EP0_RxReady+0x50>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80055d2:	2bff      	cmp	r3, #255	; 0xff
 80055d4:	d010      	beq.n	80055f8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80055e4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80055ec:	b292      	uxth	r2, r2
 80055ee:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	22ff      	movs	r2, #255	; 0xff
 80055f4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
	...

08005604 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2243      	movs	r2, #67	; 0x43
 8005610:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8005612:	4b03      	ldr	r3, [pc, #12]	; (8005620 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005614:	4618      	mov	r0, r3
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	20000094 	.word	0x20000094

08005624 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2243      	movs	r2, #67	; 0x43
 8005630:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8005632:	4b03      	ldr	r3, [pc, #12]	; (8005640 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005634:	4618      	mov	r0, r3
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	20000050 	.word	0x20000050

08005644 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2243      	movs	r2, #67	; 0x43
 8005650:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8005652:	4b03      	ldr	r3, [pc, #12]	; (8005660 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005654:	4618      	mov	r0, r3
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	200000d8 	.word	0x200000d8

08005664 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	220a      	movs	r2, #10
 8005670:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005672:	4b03      	ldr	r3, [pc, #12]	; (8005680 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	2000000c 	.word	0x2000000c

08005684 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d101      	bne.n	8005698 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005694:	2303      	movs	r3, #3
 8005696:	e004      	b.n	80056a2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b087      	sub	sp, #28
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	60f8      	str	r0, [r7, #12]
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80056c0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e008      	b.n	80056de <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	371c      	adds	r7, #28
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80056ea:	b480      	push	{r7}
 80056ec:	b085      	sub	sp, #20
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
 80056f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80056fa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8005702:	2303      	movs	r3, #3
 8005704:	e004      	b.n	8005710 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800572a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800572c:	2301      	movs	r3, #1
 800572e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005736:	2b00      	cmp	r3, #0
 8005738:	d101      	bne.n	800573e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800573a:	2303      	movs	r3, #3
 800573c:	e01a      	b.n	8005774 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005744:	2b00      	cmp	r3, #0
 8005746:	d114      	bne.n	8005772 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2201      	movs	r2, #1
 800574c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005766:	2181      	movs	r1, #129	; 0x81
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f001 fd96 	bl	800729a <USBD_LL_Transmit>

    ret = USBD_OK;
 800576e:	2300      	movs	r3, #0
 8005770:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005772:	7bfb      	ldrb	r3, [r7, #15]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800578a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005796:	2303      	movs	r3, #3
 8005798:	e016      	b.n	80057c8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	7c1b      	ldrb	r3, [r3, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d109      	bne.n	80057b6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80057a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057ac:	2101      	movs	r1, #1
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f001 fd94 	bl	80072dc <USBD_LL_PrepareReceive>
 80057b4:	e007      	b.n	80057c6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80057bc:	2340      	movs	r3, #64	; 0x40
 80057be:	2101      	movs	r1, #1
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f001 fd8b 	bl	80072dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	4613      	mov	r3, r2
 80057dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80057e4:	2303      	movs	r3, #3
 80057e6:	e01f      	b.n	8005828 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	79fa      	ldrb	r2, [r7, #7]
 800581a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f001 fbf3 	bl	8007008 <USBD_LL_Init>
 8005822:	4603      	mov	r3, r0
 8005824:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005826:	7dfb      	ldrb	r3, [r7, #23]
}
 8005828:	4618      	mov	r0, r3
 800582a:	3718      	adds	r7, #24
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800583a:	2300      	movs	r3, #0
 800583c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d101      	bne.n	8005848 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005844:	2303      	movs	r3, #3
 8005846:	e016      	b.n	8005876 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00b      	beq.n	8005874 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005864:	f107 020e 	add.w	r2, r7, #14
 8005868:	4610      	mov	r0, r2
 800586a:	4798      	blx	r3
 800586c:	4602      	mov	r2, r0
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b082      	sub	sp, #8
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f001 fc1e 	bl	80070c8 <USBD_LL_Start>
 800588c:	4603      	mov	r3, r0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	460b      	mov	r3, r1
 80058b6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80058b8:	2303      	movs	r3, #3
 80058ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d009      	beq.n	80058da <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	78fa      	ldrb	r2, [r7, #3]
 80058d0:	4611      	mov	r1, r2
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	4798      	blx	r3
 80058d6:	4603      	mov	r3, r0
 80058d8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80058da:	7bfb      	ldrb	r3, [r7, #15]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	460b      	mov	r3, r1
 80058ee:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	78fa      	ldrb	r2, [r7, #3]
 8005904:	4611      	mov	r1, r2
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	4798      	blx	r3
  }

  return USBD_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005924:	6839      	ldr	r1, [r7, #0]
 8005926:	4618      	mov	r0, r3
 8005928:	f000 ff46 	bl	80067b8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800593a:	461a      	mov	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005948:	f003 031f 	and.w	r3, r3, #31
 800594c:	2b02      	cmp	r3, #2
 800594e:	d01a      	beq.n	8005986 <USBD_LL_SetupStage+0x72>
 8005950:	2b02      	cmp	r3, #2
 8005952:	d822      	bhi.n	800599a <USBD_LL_SetupStage+0x86>
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <USBD_LL_SetupStage+0x4a>
 8005958:	2b01      	cmp	r3, #1
 800595a:	d00a      	beq.n	8005972 <USBD_LL_SetupStage+0x5e>
 800595c:	e01d      	b.n	800599a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005964:	4619      	mov	r1, r3
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f9ee 	bl	8005d48 <USBD_StdDevReq>
 800596c:	4603      	mov	r3, r0
 800596e:	73fb      	strb	r3, [r7, #15]
      break;
 8005970:	e020      	b.n	80059b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005978:	4619      	mov	r1, r3
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 fa52 	bl	8005e24 <USBD_StdItfReq>
 8005980:	4603      	mov	r3, r0
 8005982:	73fb      	strb	r3, [r7, #15]
      break;
 8005984:	e016      	b.n	80059b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800598c:	4619      	mov	r1, r3
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 fa91 	bl	8005eb6 <USBD_StdEPReq>
 8005994:	4603      	mov	r3, r0
 8005996:	73fb      	strb	r3, [r7, #15]
      break;
 8005998:	e00c      	b.n	80059b4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80059a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	4619      	mov	r1, r3
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f001 fbed 	bl	8007188 <USBD_LL_StallEP>
 80059ae:	4603      	mov	r3, r0
 80059b0:	73fb      	strb	r3, [r7, #15]
      break;
 80059b2:	bf00      	nop
  }

  return ret;
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b086      	sub	sp, #24
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	60f8      	str	r0, [r7, #12]
 80059c6:	460b      	mov	r3, r1
 80059c8:	607a      	str	r2, [r7, #4]
 80059ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80059cc:	7afb      	ldrb	r3, [r7, #11]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d138      	bne.n	8005a44 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80059d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80059e0:	2b03      	cmp	r3, #3
 80059e2:	d14a      	bne.n	8005a7a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d913      	bls.n	8005a18 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	1ad2      	subs	r2, r2, r3
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	68da      	ldr	r2, [r3, #12]
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	4293      	cmp	r3, r2
 8005a08:	bf28      	it	cs
 8005a0a:	4613      	movcs	r3, r2
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	6879      	ldr	r1, [r7, #4]
 8005a10:	68f8      	ldr	r0, [r7, #12]
 8005a12:	f000 ffc5 	bl	80069a0 <USBD_CtlContinueRx>
 8005a16:	e030      	b.n	8005a7a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b03      	cmp	r3, #3
 8005a22:	d10b      	bne.n	8005a3c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d005      	beq.n	8005a3c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 ffc0 	bl	80069c2 <USBD_CtlSendStatus>
 8005a42:	e01a      	b.n	8005a7a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b03      	cmp	r3, #3
 8005a4e:	d114      	bne.n	8005a7a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00e      	beq.n	8005a7a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	7afa      	ldrb	r2, [r7, #11]
 8005a66:	4611      	mov	r1, r2
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	4798      	blx	r3
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005a70:	7dfb      	ldrb	r3, [r7, #23]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8005a76:	7dfb      	ldrb	r3, [r7, #23]
 8005a78:	e000      	b.n	8005a7c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	607a      	str	r2, [r7, #4]
 8005a90:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005a92:	7afb      	ldrb	r3, [r7, #11]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d16b      	bne.n	8005b70 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	3314      	adds	r3, #20
 8005a9c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d156      	bne.n	8005b56 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d914      	bls.n	8005ade <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	689a      	ldr	r2, [r3, #8]
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	1ad2      	subs	r2, r2, r3
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 ff3a 	bl	8006944 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f001 fc00 	bl	80072dc <USBD_LL_PrepareReceive>
 8005adc:	e03b      	b.n	8005b56 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d11c      	bne.n	8005b24 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	685a      	ldr	r2, [r3, #4]
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d316      	bcc.n	8005b24 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d20f      	bcs.n	8005b24 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005b04:	2200      	movs	r2, #0
 8005b06:	2100      	movs	r1, #0
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 ff1b 	bl	8006944 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005b16:	2300      	movs	r3, #0
 8005b18:	2200      	movs	r2, #0
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f001 fbdd 	bl	80072dc <USBD_LL_PrepareReceive>
 8005b22:	e018      	b.n	8005b56 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d10b      	bne.n	8005b48 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d005      	beq.n	8005b48 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005b48:	2180      	movs	r1, #128	; 0x80
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f001 fb1c 	bl	8007188 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 ff49 	bl	80069e8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d122      	bne.n	8005ba6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f7ff fe98 	bl	8005896 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005b6e:	e01a      	b.n	8005ba6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b03      	cmp	r3, #3
 8005b7a:	d114      	bne.n	8005ba6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b82:	695b      	ldr	r3, [r3, #20]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00e      	beq.n	8005ba6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	7afa      	ldrb	r2, [r7, #11]
 8005b92:	4611      	mov	r1, r2
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	4798      	blx	r3
 8005b98:	4603      	mov	r3, r0
 8005b9a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005b9c:	7dfb      	ldrb	r3, [r7, #23]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8005ba2:	7dfb      	ldrb	r3, [r7, #23]
 8005ba4:	e000      	b.n	8005ba8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e02f      	b.n	8005c44 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00f      	beq.n	8005c0e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d009      	beq.n	8005c0e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6852      	ldr	r2, [r2, #4]
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	4611      	mov	r1, r2
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c0e:	2340      	movs	r3, #64	; 0x40
 8005c10:	2200      	movs	r2, #0
 8005c12:	2100      	movs	r1, #0
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f001 fa72 	bl	80070fe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2240      	movs	r2, #64	; 0x40
 8005c26:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c2a:	2340      	movs	r3, #64	; 0x40
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	2180      	movs	r1, #128	; 0x80
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f001 fa64 	bl	80070fe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2240      	movs	r2, #64	; 0x40
 8005c40:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3708      	adds	r7, #8
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	460b      	mov	r3, r1
 8005c56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	78fa      	ldrb	r2, [r7, #3]
 8005c5c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005c5e:	2300      	movs	r3, #0
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c7a:	b2da      	uxtb	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2204      	movs	r2, #4
 8005c86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	2b04      	cmp	r3, #4
 8005caa:	d106      	bne.n	8005cba <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d101      	bne.n	8005cde <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e012      	b.n	8005d04 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b03      	cmp	r3, #3
 8005ce8:	d10b      	bne.n	8005d02 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cf0:	69db      	ldr	r3, [r3, #28]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d005      	beq.n	8005d02 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	3301      	adds	r3, #1
 8005d22:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005d2a:	8a3b      	ldrh	r3, [r7, #16]
 8005d2c:	021b      	lsls	r3, r3, #8
 8005d2e:	b21a      	sxth	r2, r3
 8005d30:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	b21b      	sxth	r3, r3
 8005d38:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005d3a:	89fb      	ldrh	r3, [r7, #14]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	371c      	adds	r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d5e:	2b40      	cmp	r3, #64	; 0x40
 8005d60:	d005      	beq.n	8005d6e <USBD_StdDevReq+0x26>
 8005d62:	2b40      	cmp	r3, #64	; 0x40
 8005d64:	d853      	bhi.n	8005e0e <USBD_StdDevReq+0xc6>
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00b      	beq.n	8005d82 <USBD_StdDevReq+0x3a>
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d14f      	bne.n	8005e0e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	6839      	ldr	r1, [r7, #0]
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	4798      	blx	r3
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d80:	e04a      	b.n	8005e18 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	785b      	ldrb	r3, [r3, #1]
 8005d86:	2b09      	cmp	r3, #9
 8005d88:	d83b      	bhi.n	8005e02 <USBD_StdDevReq+0xba>
 8005d8a:	a201      	add	r2, pc, #4	; (adr r2, 8005d90 <USBD_StdDevReq+0x48>)
 8005d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d90:	08005de5 	.word	0x08005de5
 8005d94:	08005df9 	.word	0x08005df9
 8005d98:	08005e03 	.word	0x08005e03
 8005d9c:	08005def 	.word	0x08005def
 8005da0:	08005e03 	.word	0x08005e03
 8005da4:	08005dc3 	.word	0x08005dc3
 8005da8:	08005db9 	.word	0x08005db9
 8005dac:	08005e03 	.word	0x08005e03
 8005db0:	08005ddb 	.word	0x08005ddb
 8005db4:	08005dcd 	.word	0x08005dcd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005db8:	6839      	ldr	r1, [r7, #0]
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f9de 	bl	800617c <USBD_GetDescriptor>
          break;
 8005dc0:	e024      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005dc2:	6839      	ldr	r1, [r7, #0]
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 fb6d 	bl	80064a4 <USBD_SetAddress>
          break;
 8005dca:	e01f      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fbac 	bl	800652c <USBD_SetConfig>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	73fb      	strb	r3, [r7, #15]
          break;
 8005dd8:	e018      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005dda:	6839      	ldr	r1, [r7, #0]
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 fc4b 	bl	8006678 <USBD_GetConfig>
          break;
 8005de2:	e013      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005de4:	6839      	ldr	r1, [r7, #0]
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 fc7c 	bl	80066e4 <USBD_GetStatus>
          break;
 8005dec:	e00e      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005dee:	6839      	ldr	r1, [r7, #0]
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 fcab 	bl	800674c <USBD_SetFeature>
          break;
 8005df6:	e009      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005df8:	6839      	ldr	r1, [r7, #0]
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 fcba 	bl	8006774 <USBD_ClrFeature>
          break;
 8005e00:	e004      	b.n	8005e0c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8005e02:	6839      	ldr	r1, [r7, #0]
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 fd11 	bl	800682c <USBD_CtlError>
          break;
 8005e0a:	bf00      	nop
      }
      break;
 8005e0c:	e004      	b.n	8005e18 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8005e0e:	6839      	ldr	r1, [r7, #0]
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 fd0b 	bl	800682c <USBD_CtlError>
      break;
 8005e16:	bf00      	nop
  }

  return ret;
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3710      	adds	r7, #16
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop

08005e24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005e3a:	2b40      	cmp	r3, #64	; 0x40
 8005e3c:	d005      	beq.n	8005e4a <USBD_StdItfReq+0x26>
 8005e3e:	2b40      	cmp	r3, #64	; 0x40
 8005e40:	d82f      	bhi.n	8005ea2 <USBD_StdItfReq+0x7e>
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <USBD_StdItfReq+0x26>
 8005e46:	2b20      	cmp	r3, #32
 8005e48:	d12b      	bne.n	8005ea2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	3b01      	subs	r3, #1
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d81d      	bhi.n	8005e94 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	889b      	ldrh	r3, [r3, #4]
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d813      	bhi.n	8005e8a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	6839      	ldr	r1, [r7, #0]
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	4798      	blx	r3
 8005e70:	4603      	mov	r3, r0
 8005e72:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	88db      	ldrh	r3, [r3, #6]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d110      	bne.n	8005e9e <USBD_StdItfReq+0x7a>
 8005e7c:	7bfb      	ldrb	r3, [r7, #15]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10d      	bne.n	8005e9e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fd9d 	bl	80069c2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005e88:	e009      	b.n	8005e9e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8005e8a:	6839      	ldr	r1, [r7, #0]
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 fccd 	bl	800682c <USBD_CtlError>
          break;
 8005e92:	e004      	b.n	8005e9e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8005e94:	6839      	ldr	r1, [r7, #0]
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fcc8 	bl	800682c <USBD_CtlError>
          break;
 8005e9c:	e000      	b.n	8005ea0 <USBD_StdItfReq+0x7c>
          break;
 8005e9e:	bf00      	nop
      }
      break;
 8005ea0:	e004      	b.n	8005eac <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8005ea2:	6839      	ldr	r1, [r7, #0]
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fcc1 	bl	800682c <USBD_CtlError>
      break;
 8005eaa:	bf00      	nop
  }

  return ret;
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b084      	sub	sp, #16
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	889b      	ldrh	r3, [r3, #4]
 8005ec8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005ed2:	2b40      	cmp	r3, #64	; 0x40
 8005ed4:	d007      	beq.n	8005ee6 <USBD_StdEPReq+0x30>
 8005ed6:	2b40      	cmp	r3, #64	; 0x40
 8005ed8:	f200 8145 	bhi.w	8006166 <USBD_StdEPReq+0x2b0>
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00c      	beq.n	8005efa <USBD_StdEPReq+0x44>
 8005ee0:	2b20      	cmp	r3, #32
 8005ee2:	f040 8140 	bne.w	8006166 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	6839      	ldr	r1, [r7, #0]
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	4798      	blx	r3
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ef8:	e13a      	b.n	8006170 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	785b      	ldrb	r3, [r3, #1]
 8005efe:	2b03      	cmp	r3, #3
 8005f00:	d007      	beq.n	8005f12 <USBD_StdEPReq+0x5c>
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	f300 8129 	bgt.w	800615a <USBD_StdEPReq+0x2a4>
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d07f      	beq.n	800600c <USBD_StdEPReq+0x156>
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d03c      	beq.n	8005f8a <USBD_StdEPReq+0xd4>
 8005f10:	e123      	b.n	800615a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d002      	beq.n	8005f24 <USBD_StdEPReq+0x6e>
 8005f1e:	2b03      	cmp	r3, #3
 8005f20:	d016      	beq.n	8005f50 <USBD_StdEPReq+0x9a>
 8005f22:	e02c      	b.n	8005f7e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f24:	7bbb      	ldrb	r3, [r7, #14]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00d      	beq.n	8005f46 <USBD_StdEPReq+0x90>
 8005f2a:	7bbb      	ldrb	r3, [r7, #14]
 8005f2c:	2b80      	cmp	r3, #128	; 0x80
 8005f2e:	d00a      	beq.n	8005f46 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005f30:	7bbb      	ldrb	r3, [r7, #14]
 8005f32:	4619      	mov	r1, r3
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f001 f927 	bl	8007188 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005f3a:	2180      	movs	r1, #128	; 0x80
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f001 f923 	bl	8007188 <USBD_LL_StallEP>
 8005f42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005f44:	e020      	b.n	8005f88 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8005f46:	6839      	ldr	r1, [r7, #0]
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 fc6f 	bl	800682c <USBD_CtlError>
              break;
 8005f4e:	e01b      	b.n	8005f88 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	885b      	ldrh	r3, [r3, #2]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10e      	bne.n	8005f76 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005f58:	7bbb      	ldrb	r3, [r7, #14]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00b      	beq.n	8005f76 <USBD_StdEPReq+0xc0>
 8005f5e:	7bbb      	ldrb	r3, [r7, #14]
 8005f60:	2b80      	cmp	r3, #128	; 0x80
 8005f62:	d008      	beq.n	8005f76 <USBD_StdEPReq+0xc0>
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	88db      	ldrh	r3, [r3, #6]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d104      	bne.n	8005f76 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8005f6c:	7bbb      	ldrb	r3, [r7, #14]
 8005f6e:	4619      	mov	r1, r3
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f001 f909 	bl	8007188 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 fd23 	bl	80069c2 <USBD_CtlSendStatus>

              break;
 8005f7c:	e004      	b.n	8005f88 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8005f7e:	6839      	ldr	r1, [r7, #0]
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 fc53 	bl	800682c <USBD_CtlError>
              break;
 8005f86:	bf00      	nop
          }
          break;
 8005f88:	e0ec      	b.n	8006164 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d002      	beq.n	8005f9c <USBD_StdEPReq+0xe6>
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d016      	beq.n	8005fc8 <USBD_StdEPReq+0x112>
 8005f9a:	e030      	b.n	8005ffe <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f9c:	7bbb      	ldrb	r3, [r7, #14]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00d      	beq.n	8005fbe <USBD_StdEPReq+0x108>
 8005fa2:	7bbb      	ldrb	r3, [r7, #14]
 8005fa4:	2b80      	cmp	r3, #128	; 0x80
 8005fa6:	d00a      	beq.n	8005fbe <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005fa8:	7bbb      	ldrb	r3, [r7, #14]
 8005faa:	4619      	mov	r1, r3
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f001 f8eb 	bl	8007188 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005fb2:	2180      	movs	r1, #128	; 0x80
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f001 f8e7 	bl	8007188 <USBD_LL_StallEP>
 8005fba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005fbc:	e025      	b.n	800600a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fc33 	bl	800682c <USBD_CtlError>
              break;
 8005fc6:	e020      	b.n	800600a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	885b      	ldrh	r3, [r3, #2]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d11b      	bne.n	8006008 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005fd0:	7bbb      	ldrb	r3, [r7, #14]
 8005fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d004      	beq.n	8005fe4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8005fda:	7bbb      	ldrb	r3, [r7, #14]
 8005fdc:	4619      	mov	r1, r3
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f001 f8f1 	bl	80071c6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 fcec 	bl	80069c2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	4798      	blx	r3
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8005ffc:	e004      	b.n	8006008 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8005ffe:	6839      	ldr	r1, [r7, #0]
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 fc13 	bl	800682c <USBD_CtlError>
              break;
 8006006:	e000      	b.n	800600a <USBD_StdEPReq+0x154>
              break;
 8006008:	bf00      	nop
          }
          break;
 800600a:	e0ab      	b.n	8006164 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d002      	beq.n	800601e <USBD_StdEPReq+0x168>
 8006018:	2b03      	cmp	r3, #3
 800601a:	d032      	beq.n	8006082 <USBD_StdEPReq+0x1cc>
 800601c:	e097      	b.n	800614e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800601e:	7bbb      	ldrb	r3, [r7, #14]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d007      	beq.n	8006034 <USBD_StdEPReq+0x17e>
 8006024:	7bbb      	ldrb	r3, [r7, #14]
 8006026:	2b80      	cmp	r3, #128	; 0x80
 8006028:	d004      	beq.n	8006034 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800602a:	6839      	ldr	r1, [r7, #0]
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fbfd 	bl	800682c <USBD_CtlError>
                break;
 8006032:	e091      	b.n	8006158 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006034:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006038:	2b00      	cmp	r3, #0
 800603a:	da0b      	bge.n	8006054 <USBD_StdEPReq+0x19e>
 800603c:	7bbb      	ldrb	r3, [r7, #14]
 800603e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006042:	4613      	mov	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4413      	add	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	3310      	adds	r3, #16
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	4413      	add	r3, r2
 8006050:	3304      	adds	r3, #4
 8006052:	e00b      	b.n	800606c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006054:	7bbb      	ldrb	r3, [r7, #14]
 8006056:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	4413      	add	r3, r2
 800606a:	3304      	adds	r3, #4
 800606c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2200      	movs	r2, #0
 8006072:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	2202      	movs	r2, #2
 8006078:	4619      	mov	r1, r3
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fc47 	bl	800690e <USBD_CtlSendData>
              break;
 8006080:	e06a      	b.n	8006158 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006082:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006086:	2b00      	cmp	r3, #0
 8006088:	da11      	bge.n	80060ae <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800608a:	7bbb      	ldrb	r3, [r7, #14]
 800608c:	f003 020f 	and.w	r2, r3, #15
 8006090:	6879      	ldr	r1, [r7, #4]
 8006092:	4613      	mov	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4413      	add	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	440b      	add	r3, r1
 800609c:	3324      	adds	r3, #36	; 0x24
 800609e:	881b      	ldrh	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d117      	bne.n	80060d4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80060a4:	6839      	ldr	r1, [r7, #0]
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 fbc0 	bl	800682c <USBD_CtlError>
                  break;
 80060ac:	e054      	b.n	8006158 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80060ae:	7bbb      	ldrb	r3, [r7, #14]
 80060b0:	f003 020f 	and.w	r2, r3, #15
 80060b4:	6879      	ldr	r1, [r7, #4]
 80060b6:	4613      	mov	r3, r2
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	4413      	add	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	440b      	add	r3, r1
 80060c0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80060c4:	881b      	ldrh	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d104      	bne.n	80060d4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80060ca:	6839      	ldr	r1, [r7, #0]
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fbad 	bl	800682c <USBD_CtlError>
                  break;
 80060d2:	e041      	b.n	8006158 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80060d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	da0b      	bge.n	80060f4 <USBD_StdEPReq+0x23e>
 80060dc:	7bbb      	ldrb	r3, [r7, #14]
 80060de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80060e2:	4613      	mov	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4413      	add	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	3310      	adds	r3, #16
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	4413      	add	r3, r2
 80060f0:	3304      	adds	r3, #4
 80060f2:	e00b      	b.n	800610c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80060f4:	7bbb      	ldrb	r3, [r7, #14]
 80060f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80060fa:	4613      	mov	r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	4413      	add	r3, r2
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	4413      	add	r3, r2
 800610a:	3304      	adds	r3, #4
 800610c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800610e:	7bbb      	ldrb	r3, [r7, #14]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <USBD_StdEPReq+0x264>
 8006114:	7bbb      	ldrb	r3, [r7, #14]
 8006116:	2b80      	cmp	r3, #128	; 0x80
 8006118:	d103      	bne.n	8006122 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2200      	movs	r2, #0
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	e00e      	b.n	8006140 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006122:	7bbb      	ldrb	r3, [r7, #14]
 8006124:	4619      	mov	r1, r3
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f001 f86c 	bl	8007204 <USBD_LL_IsStallEP>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d003      	beq.n	800613a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	2201      	movs	r2, #1
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	e002      	b.n	8006140 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	2200      	movs	r2, #0
 800613e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	2202      	movs	r2, #2
 8006144:	4619      	mov	r1, r3
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fbe1 	bl	800690e <USBD_CtlSendData>
              break;
 800614c:	e004      	b.n	8006158 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800614e:	6839      	ldr	r1, [r7, #0]
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f000 fb6b 	bl	800682c <USBD_CtlError>
              break;
 8006156:	bf00      	nop
          }
          break;
 8006158:	e004      	b.n	8006164 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800615a:	6839      	ldr	r1, [r7, #0]
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 fb65 	bl	800682c <USBD_CtlError>
          break;
 8006162:	bf00      	nop
      }
      break;
 8006164:	e004      	b.n	8006170 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006166:	6839      	ldr	r1, [r7, #0]
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 fb5f 	bl	800682c <USBD_CtlError>
      break;
 800616e:	bf00      	nop
  }

  return ret;
 8006170:	7bfb      	ldrb	r3, [r7, #15]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
	...

0800617c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006186:	2300      	movs	r3, #0
 8006188:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800618a:	2300      	movs	r3, #0
 800618c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800618e:	2300      	movs	r3, #0
 8006190:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	885b      	ldrh	r3, [r3, #2]
 8006196:	0a1b      	lsrs	r3, r3, #8
 8006198:	b29b      	uxth	r3, r3
 800619a:	3b01      	subs	r3, #1
 800619c:	2b0e      	cmp	r3, #14
 800619e:	f200 8152 	bhi.w	8006446 <USBD_GetDescriptor+0x2ca>
 80061a2:	a201      	add	r2, pc, #4	; (adr r2, 80061a8 <USBD_GetDescriptor+0x2c>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	08006219 	.word	0x08006219
 80061ac:	08006231 	.word	0x08006231
 80061b0:	08006271 	.word	0x08006271
 80061b4:	08006447 	.word	0x08006447
 80061b8:	08006447 	.word	0x08006447
 80061bc:	080063e7 	.word	0x080063e7
 80061c0:	08006413 	.word	0x08006413
 80061c4:	08006447 	.word	0x08006447
 80061c8:	08006447 	.word	0x08006447
 80061cc:	08006447 	.word	0x08006447
 80061d0:	08006447 	.word	0x08006447
 80061d4:	08006447 	.word	0x08006447
 80061d8:	08006447 	.word	0x08006447
 80061dc:	08006447 	.word	0x08006447
 80061e0:	080061e5 	.word	0x080061e5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00b      	beq.n	8006208 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	7c12      	ldrb	r2, [r2, #16]
 80061fc:	f107 0108 	add.w	r1, r7, #8
 8006200:	4610      	mov	r0, r2
 8006202:	4798      	blx	r3
 8006204:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006206:	e126      	b.n	8006456 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006208:	6839      	ldr	r1, [r7, #0]
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fb0e 	bl	800682c <USBD_CtlError>
        err++;
 8006210:	7afb      	ldrb	r3, [r7, #11]
 8006212:	3301      	adds	r3, #1
 8006214:	72fb      	strb	r3, [r7, #11]
      break;
 8006216:	e11e      	b.n	8006456 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	7c12      	ldrb	r2, [r2, #16]
 8006224:	f107 0108 	add.w	r1, r7, #8
 8006228:	4610      	mov	r0, r2
 800622a:	4798      	blx	r3
 800622c:	60f8      	str	r0, [r7, #12]
      break;
 800622e:	e112      	b.n	8006456 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	7c1b      	ldrb	r3, [r3, #16]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10d      	bne.n	8006254 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800623e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006240:	f107 0208 	add.w	r2, r7, #8
 8006244:	4610      	mov	r0, r2
 8006246:	4798      	blx	r3
 8006248:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	3301      	adds	r3, #1
 800624e:	2202      	movs	r2, #2
 8006250:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006252:	e100      	b.n	8006456 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800625a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625c:	f107 0208 	add.w	r2, r7, #8
 8006260:	4610      	mov	r0, r2
 8006262:	4798      	blx	r3
 8006264:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	3301      	adds	r3, #1
 800626a:	2202      	movs	r2, #2
 800626c:	701a      	strb	r2, [r3, #0]
      break;
 800626e:	e0f2      	b.n	8006456 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	885b      	ldrh	r3, [r3, #2]
 8006274:	b2db      	uxtb	r3, r3
 8006276:	2b05      	cmp	r3, #5
 8006278:	f200 80ac 	bhi.w	80063d4 <USBD_GetDescriptor+0x258>
 800627c:	a201      	add	r2, pc, #4	; (adr r2, 8006284 <USBD_GetDescriptor+0x108>)
 800627e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006282:	bf00      	nop
 8006284:	0800629d 	.word	0x0800629d
 8006288:	080062d1 	.word	0x080062d1
 800628c:	08006305 	.word	0x08006305
 8006290:	08006339 	.word	0x08006339
 8006294:	0800636d 	.word	0x0800636d
 8006298:	080063a1 	.word	0x080063a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00b      	beq.n	80062c0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	7c12      	ldrb	r2, [r2, #16]
 80062b4:	f107 0108 	add.w	r1, r7, #8
 80062b8:	4610      	mov	r0, r2
 80062ba:	4798      	blx	r3
 80062bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80062be:	e091      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80062c0:	6839      	ldr	r1, [r7, #0]
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 fab2 	bl	800682c <USBD_CtlError>
            err++;
 80062c8:	7afb      	ldrb	r3, [r7, #11]
 80062ca:	3301      	adds	r3, #1
 80062cc:	72fb      	strb	r3, [r7, #11]
          break;
 80062ce:	e089      	b.n	80063e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00b      	beq.n	80062f4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	7c12      	ldrb	r2, [r2, #16]
 80062e8:	f107 0108 	add.w	r1, r7, #8
 80062ec:	4610      	mov	r0, r2
 80062ee:	4798      	blx	r3
 80062f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80062f2:	e077      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80062f4:	6839      	ldr	r1, [r7, #0]
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 fa98 	bl	800682c <USBD_CtlError>
            err++;
 80062fc:	7afb      	ldrb	r3, [r7, #11]
 80062fe:	3301      	adds	r3, #1
 8006300:	72fb      	strb	r3, [r7, #11]
          break;
 8006302:	e06f      	b.n	80063e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00b      	beq.n	8006328 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	7c12      	ldrb	r2, [r2, #16]
 800631c:	f107 0108 	add.w	r1, r7, #8
 8006320:	4610      	mov	r0, r2
 8006322:	4798      	blx	r3
 8006324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006326:	e05d      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006328:	6839      	ldr	r1, [r7, #0]
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 fa7e 	bl	800682c <USBD_CtlError>
            err++;
 8006330:	7afb      	ldrb	r3, [r7, #11]
 8006332:	3301      	adds	r3, #1
 8006334:	72fb      	strb	r3, [r7, #11]
          break;
 8006336:	e055      	b.n	80063e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00b      	beq.n	800635c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	7c12      	ldrb	r2, [r2, #16]
 8006350:	f107 0108 	add.w	r1, r7, #8
 8006354:	4610      	mov	r0, r2
 8006356:	4798      	blx	r3
 8006358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800635a:	e043      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800635c:	6839      	ldr	r1, [r7, #0]
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 fa64 	bl	800682c <USBD_CtlError>
            err++;
 8006364:	7afb      	ldrb	r3, [r7, #11]
 8006366:	3301      	adds	r3, #1
 8006368:	72fb      	strb	r3, [r7, #11]
          break;
 800636a:	e03b      	b.n	80063e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00b      	beq.n	8006390 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	7c12      	ldrb	r2, [r2, #16]
 8006384:	f107 0108 	add.w	r1, r7, #8
 8006388:	4610      	mov	r0, r2
 800638a:	4798      	blx	r3
 800638c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800638e:	e029      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006390:	6839      	ldr	r1, [r7, #0]
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 fa4a 	bl	800682c <USBD_CtlError>
            err++;
 8006398:	7afb      	ldrb	r3, [r7, #11]
 800639a:	3301      	adds	r3, #1
 800639c:	72fb      	strb	r3, [r7, #11]
          break;
 800639e:	e021      	b.n	80063e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00b      	beq.n	80063c4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	7c12      	ldrb	r2, [r2, #16]
 80063b8:	f107 0108 	add.w	r1, r7, #8
 80063bc:	4610      	mov	r0, r2
 80063be:	4798      	blx	r3
 80063c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80063c2:	e00f      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80063c4:	6839      	ldr	r1, [r7, #0]
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fa30 	bl	800682c <USBD_CtlError>
            err++;
 80063cc:	7afb      	ldrb	r3, [r7, #11]
 80063ce:	3301      	adds	r3, #1
 80063d0:	72fb      	strb	r3, [r7, #11]
          break;
 80063d2:	e007      	b.n	80063e4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80063d4:	6839      	ldr	r1, [r7, #0]
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 fa28 	bl	800682c <USBD_CtlError>
          err++;
 80063dc:	7afb      	ldrb	r3, [r7, #11]
 80063de:	3301      	adds	r3, #1
 80063e0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80063e2:	bf00      	nop
      }
      break;
 80063e4:	e037      	b.n	8006456 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	7c1b      	ldrb	r3, [r3, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d109      	bne.n	8006402 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f6:	f107 0208 	add.w	r2, r7, #8
 80063fa:	4610      	mov	r0, r2
 80063fc:	4798      	blx	r3
 80063fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006400:	e029      	b.n	8006456 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006402:	6839      	ldr	r1, [r7, #0]
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 fa11 	bl	800682c <USBD_CtlError>
        err++;
 800640a:	7afb      	ldrb	r3, [r7, #11]
 800640c:	3301      	adds	r3, #1
 800640e:	72fb      	strb	r3, [r7, #11]
      break;
 8006410:	e021      	b.n	8006456 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	7c1b      	ldrb	r3, [r3, #16]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10d      	bne.n	8006436 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006422:	f107 0208 	add.w	r2, r7, #8
 8006426:	4610      	mov	r0, r2
 8006428:	4798      	blx	r3
 800642a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3301      	adds	r3, #1
 8006430:	2207      	movs	r2, #7
 8006432:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006434:	e00f      	b.n	8006456 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006436:	6839      	ldr	r1, [r7, #0]
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 f9f7 	bl	800682c <USBD_CtlError>
        err++;
 800643e:	7afb      	ldrb	r3, [r7, #11]
 8006440:	3301      	adds	r3, #1
 8006442:	72fb      	strb	r3, [r7, #11]
      break;
 8006444:	e007      	b.n	8006456 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006446:	6839      	ldr	r1, [r7, #0]
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 f9ef 	bl	800682c <USBD_CtlError>
      err++;
 800644e:	7afb      	ldrb	r3, [r7, #11]
 8006450:	3301      	adds	r3, #1
 8006452:	72fb      	strb	r3, [r7, #11]
      break;
 8006454:	bf00      	nop
  }

  if (err != 0U)
 8006456:	7afb      	ldrb	r3, [r7, #11]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d11e      	bne.n	800649a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	88db      	ldrh	r3, [r3, #6]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d016      	beq.n	8006492 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006464:	893b      	ldrh	r3, [r7, #8]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00e      	beq.n	8006488 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	88da      	ldrh	r2, [r3, #6]
 800646e:	893b      	ldrh	r3, [r7, #8]
 8006470:	4293      	cmp	r3, r2
 8006472:	bf28      	it	cs
 8006474:	4613      	movcs	r3, r2
 8006476:	b29b      	uxth	r3, r3
 8006478:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800647a:	893b      	ldrh	r3, [r7, #8]
 800647c:	461a      	mov	r2, r3
 800647e:	68f9      	ldr	r1, [r7, #12]
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fa44 	bl	800690e <USBD_CtlSendData>
 8006486:	e009      	b.n	800649c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006488:	6839      	ldr	r1, [r7, #0]
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f9ce 	bl	800682c <USBD_CtlError>
 8006490:	e004      	b.n	800649c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fa95 	bl	80069c2 <USBD_CtlSendStatus>
 8006498:	e000      	b.n	800649c <USBD_GetDescriptor+0x320>
    return;
 800649a:	bf00      	nop
  }
}
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop

080064a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	889b      	ldrh	r3, [r3, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d131      	bne.n	800651a <USBD_SetAddress+0x76>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	88db      	ldrh	r3, [r3, #6]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d12d      	bne.n	800651a <USBD_SetAddress+0x76>
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	885b      	ldrh	r3, [r3, #2]
 80064c2:	2b7f      	cmp	r3, #127	; 0x7f
 80064c4:	d829      	bhi.n	800651a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	885b      	ldrh	r3, [r3, #2]
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b03      	cmp	r3, #3
 80064dc:	d104      	bne.n	80064e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80064de:	6839      	ldr	r1, [r7, #0]
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 f9a3 	bl	800682c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064e6:	e01d      	b.n	8006524 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	7bfa      	ldrb	r2, [r7, #15]
 80064ec:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80064f0:	7bfb      	ldrb	r3, [r7, #15]
 80064f2:	4619      	mov	r1, r3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 feb1 	bl	800725c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 fa61 	bl	80069c2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006500:	7bfb      	ldrb	r3, [r7, #15]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d004      	beq.n	8006510 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2202      	movs	r2, #2
 800650a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800650e:	e009      	b.n	8006524 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006518:	e004      	b.n	8006524 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f985 	bl	800682c <USBD_CtlError>
  }
}
 8006522:	bf00      	nop
 8006524:	bf00      	nop
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006536:	2300      	movs	r3, #0
 8006538:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	885b      	ldrh	r3, [r3, #2]
 800653e:	b2da      	uxtb	r2, r3
 8006540:	4b4c      	ldr	r3, [pc, #304]	; (8006674 <USBD_SetConfig+0x148>)
 8006542:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006544:	4b4b      	ldr	r3, [pc, #300]	; (8006674 <USBD_SetConfig+0x148>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d905      	bls.n	8006558 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800654c:	6839      	ldr	r1, [r7, #0]
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 f96c 	bl	800682c <USBD_CtlError>
    return USBD_FAIL;
 8006554:	2303      	movs	r3, #3
 8006556:	e088      	b.n	800666a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d002      	beq.n	800656a <USBD_SetConfig+0x3e>
 8006564:	2b03      	cmp	r3, #3
 8006566:	d025      	beq.n	80065b4 <USBD_SetConfig+0x88>
 8006568:	e071      	b.n	800664e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800656a:	4b42      	ldr	r3, [pc, #264]	; (8006674 <USBD_SetConfig+0x148>)
 800656c:	781b      	ldrb	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d01c      	beq.n	80065ac <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006572:	4b40      	ldr	r3, [pc, #256]	; (8006674 <USBD_SetConfig+0x148>)
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	461a      	mov	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800657c:	4b3d      	ldr	r3, [pc, #244]	; (8006674 <USBD_SetConfig+0x148>)
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	4619      	mov	r1, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7ff f992 	bl	80058ac <USBD_SetClassConfig>
 8006588:	4603      	mov	r3, r0
 800658a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800658c:	7bfb      	ldrb	r3, [r7, #15]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d004      	beq.n	800659c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006592:	6839      	ldr	r1, [r7, #0]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 f949 	bl	800682c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800659a:	e065      	b.n	8006668 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 fa10 	bl	80069c2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2203      	movs	r2, #3
 80065a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80065aa:	e05d      	b.n	8006668 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fa08 	bl	80069c2 <USBD_CtlSendStatus>
      break;
 80065b2:	e059      	b.n	8006668 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80065b4:	4b2f      	ldr	r3, [pc, #188]	; (8006674 <USBD_SetConfig+0x148>)
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d112      	bne.n	80065e2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80065c4:	4b2b      	ldr	r3, [pc, #172]	; (8006674 <USBD_SetConfig+0x148>)
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	461a      	mov	r2, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80065ce:	4b29      	ldr	r3, [pc, #164]	; (8006674 <USBD_SetConfig+0x148>)
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	4619      	mov	r1, r3
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f7ff f985 	bl	80058e4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f9f1 	bl	80069c2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80065e0:	e042      	b.n	8006668 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80065e2:	4b24      	ldr	r3, [pc, #144]	; (8006674 <USBD_SetConfig+0x148>)
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	461a      	mov	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d02a      	beq.n	8006646 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	4619      	mov	r1, r3
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f7ff f973 	bl	80058e4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80065fe:	4b1d      	ldr	r3, [pc, #116]	; (8006674 <USBD_SetConfig+0x148>)
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	461a      	mov	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006608:	4b1a      	ldr	r3, [pc, #104]	; (8006674 <USBD_SetConfig+0x148>)
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	4619      	mov	r1, r3
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f7ff f94c 	bl	80058ac <USBD_SetClassConfig>
 8006614:	4603      	mov	r3, r0
 8006616:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00f      	beq.n	800663e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800661e:	6839      	ldr	r1, [r7, #0]
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f903 	bl	800682c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	b2db      	uxtb	r3, r3
 800662c:	4619      	mov	r1, r3
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7ff f958 	bl	80058e4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800663c:	e014      	b.n	8006668 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f9bf 	bl	80069c2 <USBD_CtlSendStatus>
      break;
 8006644:	e010      	b.n	8006668 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f9bb 	bl	80069c2 <USBD_CtlSendStatus>
      break;
 800664c:	e00c      	b.n	8006668 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800664e:	6839      	ldr	r1, [r7, #0]
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f8eb 	bl	800682c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006656:	4b07      	ldr	r3, [pc, #28]	; (8006674 <USBD_SetConfig+0x148>)
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	4619      	mov	r1, r3
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f7ff f941 	bl	80058e4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006662:	2303      	movs	r3, #3
 8006664:	73fb      	strb	r3, [r7, #15]
      break;
 8006666:	bf00      	nop
  }

  return ret;
 8006668:	7bfb      	ldrb	r3, [r7, #15]
}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	200001a4 	.word	0x200001a4

08006678 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	88db      	ldrh	r3, [r3, #6]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d004      	beq.n	8006694 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800668a:	6839      	ldr	r1, [r7, #0]
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 f8cd 	bl	800682c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006692:	e023      	b.n	80066dc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b02      	cmp	r3, #2
 800669e:	dc02      	bgt.n	80066a6 <USBD_GetConfig+0x2e>
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dc03      	bgt.n	80066ac <USBD_GetConfig+0x34>
 80066a4:	e015      	b.n	80066d2 <USBD_GetConfig+0x5a>
 80066a6:	2b03      	cmp	r3, #3
 80066a8:	d00b      	beq.n	80066c2 <USBD_GetConfig+0x4a>
 80066aa:	e012      	b.n	80066d2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	3308      	adds	r3, #8
 80066b6:	2201      	movs	r2, #1
 80066b8:	4619      	mov	r1, r3
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f927 	bl	800690e <USBD_CtlSendData>
        break;
 80066c0:	e00c      	b.n	80066dc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	3304      	adds	r3, #4
 80066c6:	2201      	movs	r2, #1
 80066c8:	4619      	mov	r1, r3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f91f 	bl	800690e <USBD_CtlSendData>
        break;
 80066d0:	e004      	b.n	80066dc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80066d2:	6839      	ldr	r1, [r7, #0]
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f8a9 	bl	800682c <USBD_CtlError>
        break;
 80066da:	bf00      	nop
}
 80066dc:	bf00      	nop
 80066de:	3708      	adds	r7, #8
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	3b01      	subs	r3, #1
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d81e      	bhi.n	800673a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	88db      	ldrh	r3, [r3, #6]
 8006700:	2b02      	cmp	r3, #2
 8006702:	d004      	beq.n	800670e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006704:	6839      	ldr	r1, [r7, #0]
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f890 	bl	800682c <USBD_CtlError>
        break;
 800670c:	e01a      	b.n	8006744 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800671a:	2b00      	cmp	r3, #0
 800671c:	d005      	beq.n	800672a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f043 0202 	orr.w	r2, r3, #2
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	330c      	adds	r3, #12
 800672e:	2202      	movs	r2, #2
 8006730:	4619      	mov	r1, r3
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f8eb 	bl	800690e <USBD_CtlSendData>
      break;
 8006738:	e004      	b.n	8006744 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800673a:	6839      	ldr	r1, [r7, #0]
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 f875 	bl	800682c <USBD_CtlError>
      break;
 8006742:	bf00      	nop
  }
}
 8006744:	bf00      	nop
 8006746:	3708      	adds	r7, #8
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	885b      	ldrh	r3, [r3, #2]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d106      	bne.n	800676c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 f92b 	bl	80069c2 <USBD_CtlSendStatus>
  }
}
 800676c:	bf00      	nop
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006784:	b2db      	uxtb	r3, r3
 8006786:	3b01      	subs	r3, #1
 8006788:	2b02      	cmp	r3, #2
 800678a:	d80b      	bhi.n	80067a4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	885b      	ldrh	r3, [r3, #2]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d10c      	bne.n	80067ae <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f000 f910 	bl	80069c2 <USBD_CtlSendStatus>
      }
      break;
 80067a2:	e004      	b.n	80067ae <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80067a4:	6839      	ldr	r1, [r7, #0]
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f840 	bl	800682c <USBD_CtlError>
      break;
 80067ac:	e000      	b.n	80067b0 <USBD_ClrFeature+0x3c>
      break;
 80067ae:	bf00      	nop
  }
}
 80067b0:	bf00      	nop
 80067b2:	3708      	adds	r7, #8
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	781a      	ldrb	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	3301      	adds	r3, #1
 80067d2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	781a      	ldrb	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	3301      	adds	r3, #1
 80067e0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f7ff fa92 	bl	8005d0c <SWAPBYTE>
 80067e8:	4603      	mov	r3, r0
 80067ea:	461a      	mov	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	3301      	adds	r3, #1
 80067f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	3301      	adds	r3, #1
 80067fa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f7ff fa85 	bl	8005d0c <SWAPBYTE>
 8006802:	4603      	mov	r3, r0
 8006804:	461a      	mov	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3301      	adds	r3, #1
 800680e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	3301      	adds	r3, #1
 8006814:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f7ff fa78 	bl	8005d0c <SWAPBYTE>
 800681c:	4603      	mov	r3, r0
 800681e:	461a      	mov	r2, r3
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	80da      	strh	r2, [r3, #6]
}
 8006824:	bf00      	nop
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006836:	2180      	movs	r1, #128	; 0x80
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 fca5 	bl	8007188 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800683e:	2100      	movs	r1, #0
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 fca1 	bl	8007188 <USBD_LL_StallEP>
}
 8006846:	bf00      	nop
 8006848:	3708      	adds	r7, #8
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b086      	sub	sp, #24
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d036      	beq.n	80068d2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006868:	6938      	ldr	r0, [r7, #16]
 800686a:	f000 f836 	bl	80068da <USBD_GetLen>
 800686e:	4603      	mov	r3, r0
 8006870:	3301      	adds	r3, #1
 8006872:	b29b      	uxth	r3, r3
 8006874:	005b      	lsls	r3, r3, #1
 8006876:	b29a      	uxth	r2, r3
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800687c:	7dfb      	ldrb	r3, [r7, #23]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	4413      	add	r3, r2
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	7812      	ldrb	r2, [r2, #0]
 8006886:	701a      	strb	r2, [r3, #0]
  idx++;
 8006888:	7dfb      	ldrb	r3, [r7, #23]
 800688a:	3301      	adds	r3, #1
 800688c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800688e:	7dfb      	ldrb	r3, [r7, #23]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	4413      	add	r3, r2
 8006894:	2203      	movs	r2, #3
 8006896:	701a      	strb	r2, [r3, #0]
  idx++;
 8006898:	7dfb      	ldrb	r3, [r7, #23]
 800689a:	3301      	adds	r3, #1
 800689c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800689e:	e013      	b.n	80068c8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80068a0:	7dfb      	ldrb	r3, [r7, #23]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	4413      	add	r3, r2
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	7812      	ldrb	r2, [r2, #0]
 80068aa:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	3301      	adds	r3, #1
 80068b0:	613b      	str	r3, [r7, #16]
    idx++;
 80068b2:	7dfb      	ldrb	r3, [r7, #23]
 80068b4:	3301      	adds	r3, #1
 80068b6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80068b8:	7dfb      	ldrb	r3, [r7, #23]
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	4413      	add	r3, r2
 80068be:	2200      	movs	r2, #0
 80068c0:	701a      	strb	r2, [r3, #0]
    idx++;
 80068c2:	7dfb      	ldrb	r3, [r7, #23]
 80068c4:	3301      	adds	r3, #1
 80068c6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1e7      	bne.n	80068a0 <USBD_GetString+0x52>
 80068d0:	e000      	b.n	80068d4 <USBD_GetString+0x86>
    return;
 80068d2:	bf00      	nop
  }
}
 80068d4:	3718      	adds	r7, #24
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80068da:	b480      	push	{r7}
 80068dc:	b085      	sub	sp, #20
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80068e2:	2300      	movs	r3, #0
 80068e4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80068ea:	e005      	b.n	80068f8 <USBD_GetLen+0x1e>
  {
    len++;
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	3301      	adds	r3, #1
 80068f0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	3301      	adds	r3, #1
 80068f6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1f5      	bne.n	80068ec <USBD_GetLen+0x12>
  }

  return len;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800690e:	b580      	push	{r7, lr}
 8006910:	b084      	sub	sp, #16
 8006912:	af00      	add	r7, sp, #0
 8006914:	60f8      	str	r0, [r7, #12]
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2202      	movs	r2, #2
 800691e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	2100      	movs	r1, #0
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f000 fcb0 	bl	800729a <USBD_LL_Transmit>

  return USBD_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	68ba      	ldr	r2, [r7, #8]
 8006954:	2100      	movs	r1, #0
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 fc9f 	bl	800729a <USBD_LL_Transmit>

  return USBD_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b084      	sub	sp, #16
 800696a:	af00      	add	r7, sp, #0
 800696c:	60f8      	str	r0, [r7, #12]
 800696e:	60b9      	str	r1, [r7, #8]
 8006970:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2203      	movs	r2, #3
 8006976:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	68ba      	ldr	r2, [r7, #8]
 800698e:	2100      	movs	r1, #0
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 fca3 	bl	80072dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	2100      	movs	r1, #0
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f000 fc92 	bl	80072dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3710      	adds	r7, #16
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b082      	sub	sp, #8
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2204      	movs	r2, #4
 80069ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80069d2:	2300      	movs	r3, #0
 80069d4:	2200      	movs	r2, #0
 80069d6:	2100      	movs	r1, #0
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fc5e 	bl	800729a <USBD_LL_Transmit>

  return USBD_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3708      	adds	r7, #8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2205      	movs	r2, #5
 80069f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80069f8:	2300      	movs	r3, #0
 80069fa:	2200      	movs	r2, #0
 80069fc:	2100      	movs	r1, #0
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 fc6c 	bl	80072dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3708      	adds	r7, #8
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
	...

08006a10 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8006a14:	2200      	movs	r2, #0
 8006a16:	4912      	ldr	r1, [pc, #72]	; (8006a60 <MX_USB_Device_Init+0x50>)
 8006a18:	4812      	ldr	r0, [pc, #72]	; (8006a64 <MX_USB_Device_Init+0x54>)
 8006a1a:	f7fe fed9 	bl	80057d0 <USBD_Init>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d001      	beq.n	8006a28 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8006a24:	f7f9 fca6 	bl	8000374 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8006a28:	490f      	ldr	r1, [pc, #60]	; (8006a68 <MX_USB_Device_Init+0x58>)
 8006a2a:	480e      	ldr	r0, [pc, #56]	; (8006a64 <MX_USB_Device_Init+0x54>)
 8006a2c:	f7fe ff00 	bl	8005830 <USBD_RegisterClass>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8006a36:	f7f9 fc9d 	bl	8000374 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8006a3a:	490c      	ldr	r1, [pc, #48]	; (8006a6c <MX_USB_Device_Init+0x5c>)
 8006a3c:	4809      	ldr	r0, [pc, #36]	; (8006a64 <MX_USB_Device_Init+0x54>)
 8006a3e:	f7fe fe21 	bl	8005684 <USBD_CDC_RegisterInterface>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d001      	beq.n	8006a4c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8006a48:	f7f9 fc94 	bl	8000374 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8006a4c:	4805      	ldr	r0, [pc, #20]	; (8006a64 <MX_USB_Device_Init+0x54>)
 8006a4e:	f7fe ff16 	bl	800587e <USBD_Start>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d001      	beq.n	8006a5c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8006a58:	f7f9 fc8c 	bl	8000374 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8006a5c:	bf00      	nop
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	20000130 	.word	0x20000130
 8006a64:	200001a8 	.word	0x200001a8
 8006a68:	20000018 	.word	0x20000018
 8006a6c:	2000011c 	.word	0x2000011c

08006a70 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006a74:	2200      	movs	r2, #0
 8006a76:	4905      	ldr	r1, [pc, #20]	; (8006a8c <CDC_Init_FS+0x1c>)
 8006a78:	4805      	ldr	r0, [pc, #20]	; (8006a90 <CDC_Init_FS+0x20>)
 8006a7a:	f7fe fe18 	bl	80056ae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006a7e:	4905      	ldr	r1, [pc, #20]	; (8006a94 <CDC_Init_FS+0x24>)
 8006a80:	4803      	ldr	r0, [pc, #12]	; (8006a90 <CDC_Init_FS+0x20>)
 8006a82:	f7fe fe32 	bl	80056ea <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006a86:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	20000878 	.word	0x20000878
 8006a90:	200001a8 	.word	0x200001a8
 8006a94:	20000478 	.word	0x20000478

08006a98 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006a9c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	4603      	mov	r3, r0
 8006ab0:	6039      	str	r1, [r7, #0]
 8006ab2:	71fb      	strb	r3, [r7, #7]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006ab8:	79fb      	ldrb	r3, [r7, #7]
 8006aba:	2b23      	cmp	r3, #35	; 0x23
 8006abc:	d84a      	bhi.n	8006b54 <CDC_Control_FS+0xac>
 8006abe:	a201      	add	r2, pc, #4	; (adr r2, 8006ac4 <CDC_Control_FS+0x1c>)
 8006ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac4:	08006b55 	.word	0x08006b55
 8006ac8:	08006b55 	.word	0x08006b55
 8006acc:	08006b55 	.word	0x08006b55
 8006ad0:	08006b55 	.word	0x08006b55
 8006ad4:	08006b55 	.word	0x08006b55
 8006ad8:	08006b55 	.word	0x08006b55
 8006adc:	08006b55 	.word	0x08006b55
 8006ae0:	08006b55 	.word	0x08006b55
 8006ae4:	08006b55 	.word	0x08006b55
 8006ae8:	08006b55 	.word	0x08006b55
 8006aec:	08006b55 	.word	0x08006b55
 8006af0:	08006b55 	.word	0x08006b55
 8006af4:	08006b55 	.word	0x08006b55
 8006af8:	08006b55 	.word	0x08006b55
 8006afc:	08006b55 	.word	0x08006b55
 8006b00:	08006b55 	.word	0x08006b55
 8006b04:	08006b55 	.word	0x08006b55
 8006b08:	08006b55 	.word	0x08006b55
 8006b0c:	08006b55 	.word	0x08006b55
 8006b10:	08006b55 	.word	0x08006b55
 8006b14:	08006b55 	.word	0x08006b55
 8006b18:	08006b55 	.word	0x08006b55
 8006b1c:	08006b55 	.word	0x08006b55
 8006b20:	08006b55 	.word	0x08006b55
 8006b24:	08006b55 	.word	0x08006b55
 8006b28:	08006b55 	.word	0x08006b55
 8006b2c:	08006b55 	.word	0x08006b55
 8006b30:	08006b55 	.word	0x08006b55
 8006b34:	08006b55 	.word	0x08006b55
 8006b38:	08006b55 	.word	0x08006b55
 8006b3c:	08006b55 	.word	0x08006b55
 8006b40:	08006b55 	.word	0x08006b55
 8006b44:	08006b55 	.word	0x08006b55
 8006b48:	08006b55 	.word	0x08006b55
 8006b4c:	08006b55 	.word	0x08006b55
 8006b50:	08006b55 	.word	0x08006b55
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006b54:	bf00      	nop
  }

  return (USBD_OK);
 8006b56:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b082      	sub	sp, #8
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (Buf[0] == '1') {
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	2b31      	cmp	r3, #49	; 0x31
 8006b74:	d105      	bne.n	8006b82 <CDC_Receive_FS+0x1e>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8006b76:	2201      	movs	r2, #1
 8006b78:	2140      	movs	r1, #64	; 0x40
 8006b7a:	480a      	ldr	r0, [pc, #40]	; (8006ba4 <CDC_Receive_FS+0x40>)
 8006b7c:	f7f9 ffb8 	bl	8000af0 <HAL_GPIO_WritePin>
 8006b80:	e004      	b.n	8006b8c <CDC_Receive_FS+0x28>
	} else {
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8006b82:	2200      	movs	r2, #0
 8006b84:	2140      	movs	r1, #64	; 0x40
 8006b86:	4807      	ldr	r0, [pc, #28]	; (8006ba4 <CDC_Receive_FS+0x40>)
 8006b88:	f7f9 ffb2 	bl	8000af0 <HAL_GPIO_WritePin>
	}

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006b8c:	6879      	ldr	r1, [r7, #4]
 8006b8e:	4806      	ldr	r0, [pc, #24]	; (8006ba8 <CDC_Receive_FS+0x44>)
 8006b90:	f7fe fdab 	bl	80056ea <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006b94:	4804      	ldr	r0, [pc, #16]	; (8006ba8 <CDC_Receive_FS+0x44>)
 8006b96:	f7fe fdf1 	bl	800577c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8006b9a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3708      	adds	r7, #8
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	48000800 	.word	0x48000800
 8006ba8:	200001a8 	.word	0x200001a8

08006bac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006bbc:	4b0d      	ldr	r3, [pc, #52]	; (8006bf4 <CDC_Transmit_FS+0x48>)
 8006bbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bc2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d001      	beq.n	8006bd2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e00b      	b.n	8006bea <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006bd2:	887b      	ldrh	r3, [r7, #2]
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	6879      	ldr	r1, [r7, #4]
 8006bd8:	4806      	ldr	r0, [pc, #24]	; (8006bf4 <CDC_Transmit_FS+0x48>)
 8006bda:	f7fe fd68 	bl	80056ae <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006bde:	4805      	ldr	r0, [pc, #20]	; (8006bf4 <CDC_Transmit_FS+0x48>)
 8006be0:	f7fe fd9c 	bl	800571c <USBD_CDC_TransmitPacket>
 8006be4:	4603      	mov	r3, r0
 8006be6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	200001a8 	.word	0x200001a8

08006bf8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b087      	sub	sp, #28
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	4613      	mov	r3, r2
 8006c04:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8006c06:	2300      	movs	r3, #0
 8006c08:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8006c0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	371c      	adds	r7, #28
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
	...

08006c1c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	4603      	mov	r3, r0
 8006c24:	6039      	str	r1, [r7, #0]
 8006c26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2212      	movs	r2, #18
 8006c2c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8006c2e:	4b03      	ldr	r3, [pc, #12]	; (8006c3c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr
 8006c3c:	20000150 	.word	0x20000150

08006c40 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	4603      	mov	r3, r0
 8006c48:	6039      	str	r1, [r7, #0]
 8006c4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	2204      	movs	r2, #4
 8006c50:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006c52:	4b03      	ldr	r3, [pc, #12]	; (8006c60 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr
 8006c60:	20000164 	.word	0x20000164

08006c64 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	6039      	str	r1, [r7, #0]
 8006c6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006c70:	79fb      	ldrb	r3, [r7, #7]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d105      	bne.n	8006c82 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	4907      	ldr	r1, [pc, #28]	; (8006c98 <USBD_CDC_ProductStrDescriptor+0x34>)
 8006c7a:	4808      	ldr	r0, [pc, #32]	; (8006c9c <USBD_CDC_ProductStrDescriptor+0x38>)
 8006c7c:	f7ff fde7 	bl	800684e <USBD_GetString>
 8006c80:	e004      	b.n	8006c8c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	4904      	ldr	r1, [pc, #16]	; (8006c98 <USBD_CDC_ProductStrDescriptor+0x34>)
 8006c86:	4805      	ldr	r0, [pc, #20]	; (8006c9c <USBD_CDC_ProductStrDescriptor+0x38>)
 8006c88:	f7ff fde1 	bl	800684e <USBD_GetString>
  }
  return USBD_StrDesc;
 8006c8c:	4b02      	ldr	r3, [pc, #8]	; (8006c98 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3708      	adds	r7, #8
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	20000c78 	.word	0x20000c78
 8006c9c:	080074b4 	.word	0x080074b4

08006ca0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	6039      	str	r1, [r7, #0]
 8006caa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	4904      	ldr	r1, [pc, #16]	; (8006cc0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8006cb0:	4804      	ldr	r0, [pc, #16]	; (8006cc4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8006cb2:	f7ff fdcc 	bl	800684e <USBD_GetString>
  return USBD_StrDesc;
 8006cb6:	4b02      	ldr	r3, [pc, #8]	; (8006cc0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20000c78 	.word	0x20000c78
 8006cc4:	080074cc 	.word	0x080074cc

08006cc8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	4603      	mov	r3, r0
 8006cd0:	6039      	str	r1, [r7, #0]
 8006cd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	221a      	movs	r2, #26
 8006cd8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006cda:	f000 f843 	bl	8006d64 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8006cde:	4b02      	ldr	r3, [pc, #8]	; (8006ce8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3708      	adds	r7, #8
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	20000168 	.word	0x20000168

08006cec <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	6039      	str	r1, [r7, #0]
 8006cf6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006cf8:	79fb      	ldrb	r3, [r7, #7]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d105      	bne.n	8006d0a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8006cfe:	683a      	ldr	r2, [r7, #0]
 8006d00:	4907      	ldr	r1, [pc, #28]	; (8006d20 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8006d02:	4808      	ldr	r0, [pc, #32]	; (8006d24 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8006d04:	f7ff fda3 	bl	800684e <USBD_GetString>
 8006d08:	e004      	b.n	8006d14 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8006d0a:	683a      	ldr	r2, [r7, #0]
 8006d0c:	4904      	ldr	r1, [pc, #16]	; (8006d20 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8006d0e:	4805      	ldr	r0, [pc, #20]	; (8006d24 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8006d10:	f7ff fd9d 	bl	800684e <USBD_GetString>
  }
  return USBD_StrDesc;
 8006d14:	4b02      	ldr	r3, [pc, #8]	; (8006d20 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	20000c78 	.word	0x20000c78
 8006d24:	080074e0 	.word	0x080074e0

08006d28 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	4603      	mov	r3, r0
 8006d30:	6039      	str	r1, [r7, #0]
 8006d32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006d34:	79fb      	ldrb	r3, [r7, #7]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d105      	bne.n	8006d46 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8006d3a:	683a      	ldr	r2, [r7, #0]
 8006d3c:	4907      	ldr	r1, [pc, #28]	; (8006d5c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8006d3e:	4808      	ldr	r0, [pc, #32]	; (8006d60 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8006d40:	f7ff fd85 	bl	800684e <USBD_GetString>
 8006d44:	e004      	b.n	8006d50 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	4904      	ldr	r1, [pc, #16]	; (8006d5c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8006d4a:	4805      	ldr	r0, [pc, #20]	; (8006d60 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8006d4c:	f7ff fd7f 	bl	800684e <USBD_GetString>
  }
  return USBD_StrDesc;
 8006d50:	4b02      	ldr	r3, [pc, #8]	; (8006d5c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3708      	adds	r7, #8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	20000c78 	.word	0x20000c78
 8006d60:	080074ec 	.word	0x080074ec

08006d64 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006d6a:	4b0f      	ldr	r3, [pc, #60]	; (8006da8 <Get_SerialNum+0x44>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006d70:	4b0e      	ldr	r3, [pc, #56]	; (8006dac <Get_SerialNum+0x48>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006d76:	4b0e      	ldr	r3, [pc, #56]	; (8006db0 <Get_SerialNum+0x4c>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4413      	add	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d009      	beq.n	8006d9e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006d8a:	2208      	movs	r2, #8
 8006d8c:	4909      	ldr	r1, [pc, #36]	; (8006db4 <Get_SerialNum+0x50>)
 8006d8e:	68f8      	ldr	r0, [r7, #12]
 8006d90:	f000 f814 	bl	8006dbc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006d94:	2204      	movs	r2, #4
 8006d96:	4908      	ldr	r1, [pc, #32]	; (8006db8 <Get_SerialNum+0x54>)
 8006d98:	68b8      	ldr	r0, [r7, #8]
 8006d9a:	f000 f80f 	bl	8006dbc <IntToUnicode>
  }
}
 8006d9e:	bf00      	nop
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	1fff7590 	.word	0x1fff7590
 8006dac:	1fff7594 	.word	0x1fff7594
 8006db0:	1fff7598 	.word	0x1fff7598
 8006db4:	2000016a 	.word	0x2000016a
 8006db8:	2000017a 	.word	0x2000017a

08006dbc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006dce:	2300      	movs	r3, #0
 8006dd0:	75fb      	strb	r3, [r7, #23]
 8006dd2:	e027      	b.n	8006e24 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	0f1b      	lsrs	r3, r3, #28
 8006dd8:	2b09      	cmp	r3, #9
 8006dda:	d80b      	bhi.n	8006df4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	0f1b      	lsrs	r3, r3, #28
 8006de0:	b2da      	uxtb	r2, r3
 8006de2:	7dfb      	ldrb	r3, [r7, #23]
 8006de4:	005b      	lsls	r3, r3, #1
 8006de6:	4619      	mov	r1, r3
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	440b      	add	r3, r1
 8006dec:	3230      	adds	r2, #48	; 0x30
 8006dee:	b2d2      	uxtb	r2, r2
 8006df0:	701a      	strb	r2, [r3, #0]
 8006df2:	e00a      	b.n	8006e0a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	0f1b      	lsrs	r3, r3, #28
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	7dfb      	ldrb	r3, [r7, #23]
 8006dfc:	005b      	lsls	r3, r3, #1
 8006dfe:	4619      	mov	r1, r3
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	440b      	add	r3, r1
 8006e04:	3237      	adds	r2, #55	; 0x37
 8006e06:	b2d2      	uxtb	r2, r2
 8006e08:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	011b      	lsls	r3, r3, #4
 8006e0e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006e10:	7dfb      	ldrb	r3, [r7, #23]
 8006e12:	005b      	lsls	r3, r3, #1
 8006e14:	3301      	adds	r3, #1
 8006e16:	68ba      	ldr	r2, [r7, #8]
 8006e18:	4413      	add	r3, r2
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006e1e:	7dfb      	ldrb	r3, [r7, #23]
 8006e20:	3301      	adds	r3, #1
 8006e22:	75fb      	strb	r3, [r7, #23]
 8006e24:	7dfa      	ldrb	r2, [r7, #23]
 8006e26:	79fb      	ldrb	r3, [r7, #7]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d3d3      	bcc.n	8006dd4 <IntToUnicode+0x18>
  }
}
 8006e2c:	bf00      	nop
 8006e2e:	bf00      	nop
 8006e30:	371c      	adds	r7, #28
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr
	...

08006e3c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b094      	sub	sp, #80	; 0x50
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006e44:	f107 030c 	add.w	r3, r7, #12
 8006e48:	2244      	movs	r2, #68	; 0x44
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f000 fb1d 	bl	800748c <memset>
  if(pcdHandle->Instance==USB)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a15      	ldr	r2, [pc, #84]	; (8006eac <HAL_PCD_MspInit+0x70>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d123      	bne.n	8006ea4 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006e5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006e60:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8006e62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e66:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006e68:	f107 030c 	add.w	r3, r7, #12
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f7fc f903 	bl	8003078 <HAL_RCCEx_PeriphCLKConfig>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8006e78:	f7f9 fa7c 	bl	8000374 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006e7c:	4b0c      	ldr	r3, [pc, #48]	; (8006eb0 <HAL_PCD_MspInit+0x74>)
 8006e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e80:	4a0b      	ldr	r2, [pc, #44]	; (8006eb0 <HAL_PCD_MspInit+0x74>)
 8006e82:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e86:	6593      	str	r3, [r2, #88]	; 0x58
 8006e88:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <HAL_PCD_MspInit+0x74>)
 8006e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e90:	60bb      	str	r3, [r7, #8]
 8006e92:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8006e94:	2200      	movs	r2, #0
 8006e96:	2100      	movs	r1, #0
 8006e98:	2014      	movs	r0, #20
 8006e9a:	f7f9 fc72 	bl	8000782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8006e9e:	2014      	movs	r0, #20
 8006ea0:	f7f9 fc89 	bl	80007b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006ea4:	bf00      	nop
 8006ea6:	3750      	adds	r7, #80	; 0x50
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	40005c00 	.word	0x40005c00
 8006eb0:	40021000 	.word	0x40021000

08006eb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f8d3 22d8 	ldr.w	r2, [r3, #728]	; 0x2d8
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4610      	mov	r0, r2
 8006ecc:	f7fe fd22 	bl	8005914 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8006ed0:	bf00      	nop
 8006ed2:	3708      	adds	r7, #8
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 02d8 	ldr.w	r0, [r3, #728]	; 0x2d8
 8006eea:	78fa      	ldrb	r2, [r7, #3]
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4413      	add	r3, r2
 8006ef4:	00db      	lsls	r3, r3, #3
 8006ef6:	440b      	add	r3, r1
 8006ef8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	78fb      	ldrb	r3, [r7, #3]
 8006f00:	4619      	mov	r1, r3
 8006f02:	f7fe fd5c 	bl	80059be <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8006f06:	bf00      	nop
 8006f08:	3708      	adds	r7, #8
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}

08006f0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f0e:	b580      	push	{r7, lr}
 8006f10:	b082      	sub	sp, #8
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
 8006f16:	460b      	mov	r3, r1
 8006f18:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	; 0x2d8
 8006f20:	78fa      	ldrb	r2, [r7, #3]
 8006f22:	6879      	ldr	r1, [r7, #4]
 8006f24:	4613      	mov	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	00db      	lsls	r3, r3, #3
 8006f2c:	440b      	add	r3, r1
 8006f2e:	3324      	adds	r3, #36	; 0x24
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	78fb      	ldrb	r3, [r7, #3]
 8006f34:	4619      	mov	r1, r3
 8006f36:	f7fe fda5 	bl	8005a84 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8006f3a:	bf00      	nop
 8006f3c:	3708      	adds	r7, #8
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b082      	sub	sp, #8
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fe feb9 	bl	8005cc8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8006f56:	bf00      	nop
 8006f58:	3708      	adds	r7, #8
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f5e:	b580      	push	{r7, lr}
 8006f60:	b084      	sub	sp, #16
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006f66:	2301      	movs	r3, #1
 8006f68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	795b      	ldrb	r3, [r3, #5]
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d001      	beq.n	8006f76 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006f72:	f7f9 f9ff 	bl	8000374 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006f7c:	7bfa      	ldrb	r2, [r7, #15]
 8006f7e:	4611      	mov	r1, r2
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fe fe63 	bl	8005c4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7fe fe0f 	bl	8005bb0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8006f92:	bf00      	nop
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7fe fe5e 	bl	8005c6c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	7a5b      	ldrb	r3, [r3, #9]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d005      	beq.n	8006fc4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006fb8:	4b04      	ldr	r3, [pc, #16]	; (8006fcc <HAL_PCD_SuspendCallback+0x30>)
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	4a03      	ldr	r2, [pc, #12]	; (8006fcc <HAL_PCD_SuspendCallback+0x30>)
 8006fbe:	f043 0306 	orr.w	r3, r3, #6
 8006fc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8006fc4:	bf00      	nop
 8006fc6:	3708      	adds	r7, #8
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	e000ed00 	.word	0xe000ed00

08006fd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	7a5b      	ldrb	r3, [r3, #9]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d007      	beq.n	8006ff0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006fe0:	4b08      	ldr	r3, [pc, #32]	; (8007004 <HAL_PCD_ResumeCallback+0x34>)
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	4a07      	ldr	r2, [pc, #28]	; (8007004 <HAL_PCD_ResumeCallback+0x34>)
 8006fe6:	f023 0306 	bic.w	r3, r3, #6
 8006fea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8006fec:	f000 f9f8 	bl	80073e0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7fe fe4e 	bl	8005c98 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8006ffc:	bf00      	nop
 8006ffe:	3708      	adds	r7, #8
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	e000ed00 	.word	0xe000ed00

08007008 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8007010:	4a2b      	ldr	r2, [pc, #172]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8c2 32d8 	str.w	r3, [r2, #728]	; 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a29      	ldr	r2, [pc, #164]	; (80070c0 <USBD_LL_Init+0xb8>)
 800701c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 8007020:	4b27      	ldr	r3, [pc, #156]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007022:	4a28      	ldr	r2, [pc, #160]	; (80070c4 <USBD_LL_Init+0xbc>)
 8007024:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007026:	4b26      	ldr	r3, [pc, #152]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007028:	2208      	movs	r2, #8
 800702a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800702c:	4b24      	ldr	r3, [pc, #144]	; (80070c0 <USBD_LL_Init+0xb8>)
 800702e:	2202      	movs	r2, #2
 8007030:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007032:	4b23      	ldr	r3, [pc, #140]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007034:	2202      	movs	r2, #2
 8007036:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8007038:	4b21      	ldr	r3, [pc, #132]	; (80070c0 <USBD_LL_Init+0xb8>)
 800703a:	2200      	movs	r2, #0
 800703c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800703e:	4b20      	ldr	r3, [pc, #128]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007040:	2200      	movs	r2, #0
 8007042:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007044:	4b1e      	ldr	r3, [pc, #120]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007046:	2200      	movs	r2, #0
 8007048:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800704a:	4b1d      	ldr	r3, [pc, #116]	; (80070c0 <USBD_LL_Init+0xb8>)
 800704c:	2200      	movs	r2, #0
 800704e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007050:	481b      	ldr	r0, [pc, #108]	; (80070c0 <USBD_LL_Init+0xb8>)
 8007052:	f7f9 fd65 	bl	8000b20 <HAL_PCD_Init>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800705c:	f7f9 f98a 	bl	8000374 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007066:	2318      	movs	r3, #24
 8007068:	2200      	movs	r2, #0
 800706a:	2100      	movs	r1, #0
 800706c:	f7fb f9ed 	bl	800244a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007076:	2358      	movs	r3, #88	; 0x58
 8007078:	2200      	movs	r2, #0
 800707a:	2180      	movs	r1, #128	; 0x80
 800707c:	f7fb f9e5 	bl	800244a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007086:	23c0      	movs	r3, #192	; 0xc0
 8007088:	2200      	movs	r2, #0
 800708a:	2181      	movs	r1, #129	; 0x81
 800708c:	f7fb f9dd 	bl	800244a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007096:	f44f 7388 	mov.w	r3, #272	; 0x110
 800709a:	2200      	movs	r2, #0
 800709c:	2101      	movs	r1, #1
 800709e:	f7fb f9d4 	bl	800244a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80070a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070ac:	2200      	movs	r2, #0
 80070ae:	2182      	movs	r1, #130	; 0x82
 80070b0:	f7fb f9cb 	bl	800244a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80070b4:	2300      	movs	r3, #0
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3708      	adds	r7, #8
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	20000e78 	.word	0x20000e78
 80070c4:	40005c00 	.word	0x40005c00

080070c8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070d0:	2300      	movs	r3, #0
 80070d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80070de:	4618      	mov	r0, r3
 80070e0:	f7f9 fdec 	bl	8000cbc <HAL_PCD_Start>
 80070e4:	4603      	mov	r3, r0
 80070e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80070e8:	7bfb      	ldrb	r3, [r7, #15]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f000 f97e 	bl	80073ec <USBD_Get_USB_Status>
 80070f0:	4603      	mov	r3, r0
 80070f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80070f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b084      	sub	sp, #16
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
 8007106:	4608      	mov	r0, r1
 8007108:	4611      	mov	r1, r2
 800710a:	461a      	mov	r2, r3
 800710c:	4603      	mov	r3, r0
 800710e:	70fb      	strb	r3, [r7, #3]
 8007110:	460b      	mov	r3, r1
 8007112:	70bb      	strb	r3, [r7, #2]
 8007114:	4613      	mov	r3, r2
 8007116:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800711c:	2300      	movs	r3, #0
 800711e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007126:	78bb      	ldrb	r3, [r7, #2]
 8007128:	883a      	ldrh	r2, [r7, #0]
 800712a:	78f9      	ldrb	r1, [r7, #3]
 800712c:	f7f9 ff33 	bl	8000f96 <HAL_PCD_EP_Open>
 8007130:	4603      	mov	r3, r0
 8007132:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007134:	7bfb      	ldrb	r3, [r7, #15]
 8007136:	4618      	mov	r0, r3
 8007138:	f000 f958 	bl	80073ec <USBD_Get_USB_Status>
 800713c:	4603      	mov	r3, r0
 800713e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007140:	7bbb      	ldrb	r3, [r7, #14]
}
 8007142:	4618      	mov	r0, r3
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}

0800714a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b084      	sub	sp, #16
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
 8007152:	460b      	mov	r3, r1
 8007154:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007156:	2300      	movs	r3, #0
 8007158:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007164:	78fa      	ldrb	r2, [r7, #3]
 8007166:	4611      	mov	r1, r2
 8007168:	4618      	mov	r0, r3
 800716a:	f7f9 ff73 	bl	8001054 <HAL_PCD_EP_Close>
 800716e:	4603      	mov	r3, r0
 8007170:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007172:	7bfb      	ldrb	r3, [r7, #15]
 8007174:	4618      	mov	r0, r3
 8007176:	f000 f939 	bl	80073ec <USBD_Get_USB_Status>
 800717a:	4603      	mov	r3, r0
 800717c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800717e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007180:	4618      	mov	r0, r3
 8007182:	3710      	adds	r7, #16
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	460b      	mov	r3, r1
 8007192:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007198:	2300      	movs	r3, #0
 800719a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80071a2:	78fa      	ldrb	r2, [r7, #3]
 80071a4:	4611      	mov	r1, r2
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fa f81c 	bl	80011e4 <HAL_PCD_EP_SetStall>
 80071ac:	4603      	mov	r3, r0
 80071ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f000 f91a 	bl	80073ec <USBD_Get_USB_Status>
 80071b8:	4603      	mov	r3, r0
 80071ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80071bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b084      	sub	sp, #16
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
 80071ce:	460b      	mov	r3, r1
 80071d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80071d2:	2300      	movs	r3, #0
 80071d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80071d6:	2300      	movs	r3, #0
 80071d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80071e0:	78fa      	ldrb	r2, [r7, #3]
 80071e2:	4611      	mov	r1, r2
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fa f84f 	bl	8001288 <HAL_PCD_EP_ClrStall>
 80071ea:	4603      	mov	r3, r0
 80071ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80071ee:	7bfb      	ldrb	r3, [r7, #15]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f000 f8fb 	bl	80073ec <USBD_Get_USB_Status>
 80071f6:	4603      	mov	r3, r0
 80071f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80071fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	460b      	mov	r3, r1
 800720e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007216:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007218:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800721c:	2b00      	cmp	r3, #0
 800721e:	da0b      	bge.n	8007238 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007220:	78fb      	ldrb	r3, [r7, #3]
 8007222:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007226:	68f9      	ldr	r1, [r7, #12]
 8007228:	4613      	mov	r3, r2
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	4413      	add	r3, r2
 800722e:	00db      	lsls	r3, r3, #3
 8007230:	440b      	add	r3, r1
 8007232:	3312      	adds	r3, #18
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	e00b      	b.n	8007250 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007238:	78fb      	ldrb	r3, [r7, #3]
 800723a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800723e:	68f9      	ldr	r1, [r7, #12]
 8007240:	4613      	mov	r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	4413      	add	r3, r2
 8007246:	00db      	lsls	r3, r3, #3
 8007248:	440b      	add	r3, r1
 800724a:	f503 73a9 	add.w	r3, r3, #338	; 0x152
 800724e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007250:	4618      	mov	r0, r3
 8007252:	3714      	adds	r7, #20
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	460b      	mov	r3, r1
 8007266:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007268:	2300      	movs	r3, #0
 800726a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800726c:	2300      	movs	r3, #0
 800726e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007276:	78fa      	ldrb	r2, [r7, #3]
 8007278:	4611      	mov	r1, r2
 800727a:	4618      	mov	r0, r3
 800727c:	f7f9 fe67 	bl	8000f4e <HAL_PCD_SetAddress>
 8007280:	4603      	mov	r3, r0
 8007282:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007284:	7bfb      	ldrb	r3, [r7, #15]
 8007286:	4618      	mov	r0, r3
 8007288:	f000 f8b0 	bl	80073ec <USBD_Get_USB_Status>
 800728c:	4603      	mov	r3, r0
 800728e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007290:	7bbb      	ldrb	r3, [r7, #14]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3710      	adds	r7, #16
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b086      	sub	sp, #24
 800729e:	af00      	add	r7, sp, #0
 80072a0:	60f8      	str	r0, [r7, #12]
 80072a2:	607a      	str	r2, [r7, #4]
 80072a4:	603b      	str	r3, [r7, #0]
 80072a6:	460b      	mov	r3, r1
 80072a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80072ae:	2300      	movs	r3, #0
 80072b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80072b8:	7af9      	ldrb	r1, [r7, #11]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	f7f9 ff5a 	bl	8001176 <HAL_PCD_EP_Transmit>
 80072c2:	4603      	mov	r3, r0
 80072c4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80072c6:	7dfb      	ldrb	r3, [r7, #23]
 80072c8:	4618      	mov	r0, r3
 80072ca:	f000 f88f 	bl	80073ec <USBD_Get_USB_Status>
 80072ce:	4603      	mov	r3, r0
 80072d0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80072d2:	7dbb      	ldrb	r3, [r7, #22]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3718      	adds	r7, #24
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	607a      	str	r2, [r7, #4]
 80072e6:	603b      	str	r3, [r7, #0]
 80072e8:	460b      	mov	r3, r1
 80072ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80072ec:	2300      	movs	r3, #0
 80072ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80072fa:	7af9      	ldrb	r1, [r7, #11]
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	f7f9 fef0 	bl	80010e4 <HAL_PCD_EP_Receive>
 8007304:	4603      	mov	r3, r0
 8007306:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007308:	7dfb      	ldrb	r3, [r7, #23]
 800730a:	4618      	mov	r0, r3
 800730c:	f000 f86e 	bl	80073ec <USBD_Get_USB_Status>
 8007310:	4603      	mov	r3, r0
 8007312:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007314:	7dbb      	ldrb	r3, [r7, #22]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3718      	adds	r7, #24
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b082      	sub	sp, #8
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
 8007326:	460b      	mov	r3, r1
 8007328:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007330:	78fa      	ldrb	r2, [r7, #3]
 8007332:	4611      	mov	r1, r2
 8007334:	4618      	mov	r0, r3
 8007336:	f7f9 ff06 	bl	8001146 <HAL_PCD_EP_GetRxCount>
 800733a:	4603      	mov	r3, r0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	460b      	mov	r3, r1
 800734e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8007350:	78fb      	ldrb	r3, [r7, #3]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_PCDEx_LPM_Callback+0x18>
 8007356:	2b01      	cmp	r3, #1
 8007358:	d013      	beq.n	8007382 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800735a:	e023      	b.n	80073a4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	7a5b      	ldrb	r3, [r3, #9]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d007      	beq.n	8007374 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007364:	f000 f83c 	bl	80073e0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007368:	4b10      	ldr	r3, [pc, #64]	; (80073ac <HAL_PCDEx_LPM_Callback+0x68>)
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	4a0f      	ldr	r2, [pc, #60]	; (80073ac <HAL_PCDEx_LPM_Callback+0x68>)
 800736e:	f023 0306 	bic.w	r3, r3, #6
 8007372:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800737a:	4618      	mov	r0, r3
 800737c:	f7fe fc8c 	bl	8005c98 <USBD_LL_Resume>
    break;
 8007380:	e010      	b.n	80073a4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007388:	4618      	mov	r0, r3
 800738a:	f7fe fc6f 	bl	8005c6c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	7a5b      	ldrb	r3, [r3, #9]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007396:	4b05      	ldr	r3, [pc, #20]	; (80073ac <HAL_PCDEx_LPM_Callback+0x68>)
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	4a04      	ldr	r2, [pc, #16]	; (80073ac <HAL_PCDEx_LPM_Callback+0x68>)
 800739c:	f043 0306 	orr.w	r3, r3, #6
 80073a0:	6113      	str	r3, [r2, #16]
    break;
 80073a2:	bf00      	nop
}
 80073a4:	bf00      	nop
 80073a6:	3708      	adds	r7, #8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	e000ed00 	.word	0xe000ed00

080073b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80073b8:	4b03      	ldr	r3, [pc, #12]	; (80073c8 <USBD_static_malloc+0x18>)
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr
 80073c6:	bf00      	nop
 80073c8:	20001154 	.word	0x20001154

080073cc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]

}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80073e4:	f7f8 ff32 	bl	800024c <SystemClock_Config>
}
 80073e8:	bf00      	nop
 80073ea:	bd80      	pop	{r7, pc}

080073ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	4603      	mov	r3, r0
 80073f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80073f6:	2300      	movs	r3, #0
 80073f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80073fa:	79fb      	ldrb	r3, [r7, #7]
 80073fc:	2b03      	cmp	r3, #3
 80073fe:	d817      	bhi.n	8007430 <USBD_Get_USB_Status+0x44>
 8007400:	a201      	add	r2, pc, #4	; (adr r2, 8007408 <USBD_Get_USB_Status+0x1c>)
 8007402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007406:	bf00      	nop
 8007408:	08007419 	.word	0x08007419
 800740c:	0800741f 	.word	0x0800741f
 8007410:	08007425 	.word	0x08007425
 8007414:	0800742b 	.word	0x0800742b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007418:	2300      	movs	r3, #0
 800741a:	73fb      	strb	r3, [r7, #15]
    break;
 800741c:	e00b      	b.n	8007436 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800741e:	2303      	movs	r3, #3
 8007420:	73fb      	strb	r3, [r7, #15]
    break;
 8007422:	e008      	b.n	8007436 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007424:	2301      	movs	r3, #1
 8007426:	73fb      	strb	r3, [r7, #15]
    break;
 8007428:	e005      	b.n	8007436 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800742a:	2303      	movs	r3, #3
 800742c:	73fb      	strb	r3, [r7, #15]
    break;
 800742e:	e002      	b.n	8007436 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007430:	2303      	movs	r3, #3
 8007432:	73fb      	strb	r3, [r7, #15]
    break;
 8007434:	bf00      	nop
  }
  return usb_status;
 8007436:	7bfb      	ldrb	r3, [r7, #15]
}
 8007438:	4618      	mov	r0, r3
 800743a:	3714      	adds	r7, #20
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <__libc_init_array>:
 8007444:	b570      	push	{r4, r5, r6, lr}
 8007446:	4d0d      	ldr	r5, [pc, #52]	; (800747c <__libc_init_array+0x38>)
 8007448:	4c0d      	ldr	r4, [pc, #52]	; (8007480 <__libc_init_array+0x3c>)
 800744a:	1b64      	subs	r4, r4, r5
 800744c:	10a4      	asrs	r4, r4, #2
 800744e:	2600      	movs	r6, #0
 8007450:	42a6      	cmp	r6, r4
 8007452:	d109      	bne.n	8007468 <__libc_init_array+0x24>
 8007454:	4d0b      	ldr	r5, [pc, #44]	; (8007484 <__libc_init_array+0x40>)
 8007456:	4c0c      	ldr	r4, [pc, #48]	; (8007488 <__libc_init_array+0x44>)
 8007458:	f000 f820 	bl	800749c <_init>
 800745c:	1b64      	subs	r4, r4, r5
 800745e:	10a4      	asrs	r4, r4, #2
 8007460:	2600      	movs	r6, #0
 8007462:	42a6      	cmp	r6, r4
 8007464:	d105      	bne.n	8007472 <__libc_init_array+0x2e>
 8007466:	bd70      	pop	{r4, r5, r6, pc}
 8007468:	f855 3b04 	ldr.w	r3, [r5], #4
 800746c:	4798      	blx	r3
 800746e:	3601      	adds	r6, #1
 8007470:	e7ee      	b.n	8007450 <__libc_init_array+0xc>
 8007472:	f855 3b04 	ldr.w	r3, [r5], #4
 8007476:	4798      	blx	r3
 8007478:	3601      	adds	r6, #1
 800747a:	e7f2      	b.n	8007462 <__libc_init_array+0x1e>
 800747c:	0800750c 	.word	0x0800750c
 8007480:	0800750c 	.word	0x0800750c
 8007484:	0800750c 	.word	0x0800750c
 8007488:	08007510 	.word	0x08007510

0800748c <memset>:
 800748c:	4402      	add	r2, r0
 800748e:	4603      	mov	r3, r0
 8007490:	4293      	cmp	r3, r2
 8007492:	d100      	bne.n	8007496 <memset+0xa>
 8007494:	4770      	bx	lr
 8007496:	f803 1b01 	strb.w	r1, [r3], #1
 800749a:	e7f9      	b.n	8007490 <memset+0x4>

0800749c <_init>:
 800749c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749e:	bf00      	nop
 80074a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074a2:	bc08      	pop	{r3}
 80074a4:	469e      	mov	lr, r3
 80074a6:	4770      	bx	lr

080074a8 <_fini>:
 80074a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074aa:	bf00      	nop
 80074ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ae:	bc08      	pop	{r3}
 80074b0:	469e      	mov	lr, r3
 80074b2:	4770      	bx	lr
