INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangz/FPGA/Peter/Day3/Day3.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangz/FPGA/Peter/Day3/Day3.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangz/FPGA/Peter/Day3/Day3.srcs/sim_1/new/stimuli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimuli
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangz/FPGA/Peter/Day3/Day3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
