
# Generated by vmake version 10.3c

# Define path to each library
LIB_WORK = modelsim/grlib
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_GRLIB = modelsim/grlib

# Define path to each design unit
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__xxor2__xxor_true = $(LIB_GRLIB)/_lib.qdb
GRLIB__xxor2 = $(LIB_GRLIB)/_lib.qdb
GRLIB__xxor1__xxor_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__xxor1 = $(LIB_GRLIB)/_lib.qdb
GRLIB__xorstage_64__xorstage = $(LIB_GRLIB)/_lib.qdb
GRLIB__xorstage_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__xorstage_32__xorstage = $(LIB_GRLIB)/_lib.qdb
GRLIB__xorstage_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__xorstage_128__xorstage = $(LIB_GRLIB)/_lib.qdb
GRLIB__xorstage_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_34_34__wallace = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_34_34 = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_34_18__wallace = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_34_18 = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_34_10__wallace = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_34_10 = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_18_18__wallace = $(LIB_GRLIB)/_lib.qdb
GRLIB__wallace_18_18 = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
GRLIB__stdlib__body = $(LIB_GRLIB)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__stdio__body = $(LIB_GRLIB)/_lib.qdb
GRLIB__stdio = $(LIB_GRLIB)/_lib.qdb
GRLIB__sparc_disas__body = $(LIB_GRLIB)/_lib.qdb
GRLIB__sparc_disas = $(LIB_GRLIB)/_lib.qdb
GRLIB__sparc = $(LIB_GRLIB)/_lib.qdb
GRLIB__report_version__beh = $(LIB_GRLIB)/_lib.qdb
GRLIB__report_version = $(LIB_GRLIB)/_lib.qdb
GRLIB__r_gate__r_gate = $(LIB_GRLIB)/_lib.qdb
GRLIB__r_gate = $(LIB_GRLIB)/_lib.qdb
GRLIB__prestage_64__prestage = $(LIB_GRLIB)/_lib.qdb
GRLIB__prestage_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__prestage_32__prestage = $(LIB_GRLIB)/_lib.qdb
GRLIB__prestage_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__prestage_128__prestage = $(LIB_GRLIB)/_lib.qdb
GRLIB__prestage_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__pp_middle__pp_middle = $(LIB_GRLIB)/_lib.qdb
GRLIB__pp_middle = $(LIB_GRLIB)/_lib.qdb
GRLIB__pp_low__pp_low = $(LIB_GRLIB)/_lib.qdb
GRLIB__pp_low = $(LIB_GRLIB)/_lib.qdb
GRLIB__pp_high__pp_high = $(LIB_GRLIB)/_lib.qdb
GRLIB__pp_high = $(LIB_GRLIB)/_lib.qdb
GRLIB__multlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_34_34__multiplier = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_34_34 = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_34_18__multiplier = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_34_18 = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_34_10__multiplier = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_34_10 = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_18_18__multiplier = $(LIB_GRLIB)/_lib.qdb
GRLIB__multiplier_18_18 = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_33_9__a = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_33_9 = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_33_33__a = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_33_33 = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_33_17__a = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_33_17 = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_17_17__a = $(LIB_GRLIB)/_lib.qdb
GRLIB__mul_17_17 = $(LIB_GRLIB)/_lib.qdb
GRLIB__invblock__invblock_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__invblock = $(LIB_GRLIB)/_lib.qdb
GRLIB__half_adder__half_adder = $(LIB_GRLIB)/_lib.qdb
GRLIB__half_adder = $(LIB_GRLIB)/_lib.qdb
GRLIB__full_adder__full_adder = $(LIB_GRLIB)/_lib.qdb
GRLIB__full_adder = $(LIB_GRLIB)/_lib.qdb
GRLIB__fpu_disas__behav = $(LIB_GRLIB)/_lib.qdb
GRLIB__fpu_disas = $(LIB_GRLIB)/_lib.qdb
GRLIB__flipflop__flipflop = $(LIB_GRLIB)/_lib.qdb
GRLIB__flipflop = $(LIB_GRLIB)/_lib.qdb
GRLIB__dma2ahb_testpackage__body = $(LIB_GRLIB)/_lib.qdb
GRLIB__dma2ahb_testpackage = $(LIB_GRLIB)/_lib.qdb
GRLIB__dma2ahb_package = $(LIB_GRLIB)/_lib.qdb
GRLIB__dma2ahb__rtl = $(LIB_GRLIB)/_lib.qdb
GRLIB__dma2ahb = $(LIB_GRLIB)/_lib.qdb
GRLIB__devices = $(LIB_GRLIB)/_lib.qdb
GRLIB__decoder__decoder = $(LIB_GRLIB)/_lib.qdb
GRLIB__decoder = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblctree_64__dblctree = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblctree_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblctree_32__dblctree = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblctree_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblctree_128__dblctree = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblctree_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblcadder_64_64__dblcadder = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblcadder_64_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblcadder_32_32__dblcadder = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblcadder_32_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblcadder_128_128__dblcadder = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblcadder_128_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_6_128__dblc_6 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_6_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_5_64__dblc_5 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_5_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_5_128__dblc_5 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_5_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_4_64__dblc_4 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_4_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_4_32__dblc_4 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_4_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_4_128__dblc_4 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_4_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_3_64__dblc_3 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_3_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_3_32__dblc_3 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_3_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_3_128__dblc_3 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_3_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_2_64__dblc_2 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_2_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_2_32__dblc_2 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_2_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_2_128__dblc_2 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_2_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_1_64__dblc_1 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_1_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_1_32__dblc_1 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_1_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_1_128__dblc_1 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_1_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_0_64__dblc_0 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_0_64 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_0_32__dblc_0 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_0_32 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_0_128__dblc_0 = $(LIB_GRLIB)/_lib.qdb
GRLIB__dblc_0_128 = $(LIB_GRLIB)/_lib.qdb
GRLIB__cpu_disas__behav = $(LIB_GRLIB)/_lib.qdb
GRLIB__cpu_disas = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_34_34__boothcoder = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_34_34 = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_34_18__boothcoder = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_34_18 = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_34_10__boothcoder = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_34_10 = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_18_18__boothcoder = $(LIB_GRLIB)/_lib.qdb
GRLIB__boothcoder_18_18 = $(LIB_GRLIB)/_lib.qdb
GRLIB__blocks = $(LIB_GRLIB)/_lib.qdb
GRLIB__block2a__block2a_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__block2a = $(LIB_GRLIB)/_lib.qdb
GRLIB__block2__block2_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__block2 = $(LIB_GRLIB)/_lib.qdb
GRLIB__block1a__block1a_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__block1a = $(LIB_GRLIB)/_lib.qdb
GRLIB__block1__block1_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__block1 = $(LIB_GRLIB)/_lib.qdb
GRLIB__block0__block0_regular = $(LIB_GRLIB)/_lib.qdb
GRLIB__block0 = $(LIB_GRLIB)/_lib.qdb
GRLIB__apbctrl__rtl = $(LIB_GRLIB)/_lib.qdb
GRLIB__apbctrl = $(LIB_GRLIB)/_lib.qdb
GRLIB__amba__body = $(LIB_GRLIB)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
GRLIB__ahbdefmst__rtl = $(LIB_GRLIB)/_lib.qdb
GRLIB__ahbdefmst = $(LIB_GRLIB)/_lib.qdb
GRLIB__ahbctrl__rtl = $(LIB_GRLIB)/_lib.qdb
GRLIB__ahbctrl = $(LIB_GRLIB)/_lib.qdb
GRLIB__add32__a = $(LIB_GRLIB)/_lib.qdb
GRLIB__add32 = $(LIB_GRLIB)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_GRLIB)/_lib.qdb

$(LIB_GRLIB)/_lib.qdb : ../../lib/grlib/amba/ahbctrl.vhd \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/defmst.vhd \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/amba.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/apbctrl.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/devices.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/dma2ahb.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/dma2ahb_pkg.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/amba/dma2ahb_tp.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/sparc/cpu_disas.vhd \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/modgen/multlib.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/util/util.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/sparc/sparc.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/sparc/sparc_disas.vhd \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/stdlib/stdio.vhd \
		$(IEEE__std_logic_1164) \
		$(STD__textio) ../../lib/grlib/stdlib/stdlib.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/grlib/stdlib/version.vhd \
		$(STD__textio) ../../lib/grlib/modgen/leaves.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/ahbctrl.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/defmst.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/apbctrl.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/devices.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_tp.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/cpu_disas.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/multlib.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/util/util.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc_disas.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdio.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdlib.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/version.vhd
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/leaves.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_WORK = modelsim/proasic3
LIB_PROASIC3 = modelsim/proasic3

# Define path to each design unit
IEEE__vital_primitives = $(LIB_IEEE)/_lib.qdb
IEEE__vital_timing = $(LIB_IEEE)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
PROASIC3__ujtag__behav = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__ujtag = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__ram512x18__sim = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__ram512x18 = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__ram4k9__sim = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__ram4k9 = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pllprim__vital_act = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pllprim = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pllint__rtl = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pllint = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pll__vital_act = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pll = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__components = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__clkint__rtl = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__clkint = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__clkbuf_pci__rtl = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__clkbuf_pci = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__clkbuf__rtl = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__clkbuf = $(LIB_PROASIC3)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_PROASIC3)/_lib.qdb

$(LIB_PROASIC3)/_lib.qdb : ../../lib/tech/proasic3/components/proasic3.vhd \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work proasic3 ../../lib/tech/proasic3/components/proasic3.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_WORK = modelsim/dw02
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_GRLIB = modelsim/grlib
LIB_DW02 = modelsim/dw02

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
DW02__dw02_mult_2_stage__behav = $(LIB_DW02)/_lib.qdb
DW02__dw02_mult_2_stage = $(LIB_DW02)/_lib.qdb
DW02__dw02_components = $(LIB_DW02)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_DW02)/_lib.qdb

$(LIB_DW02)/_lib.qdb : ../../lib/tech/dw02/comp/DW02_components.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work dw02 ../../lib/tech/dw02/comp/DW02_components.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/synplify
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_SYNPLIFY = modelsim/synplify

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
SYNPLIFY__zeroohm1__zeroohm1_a = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__zeroohm1 = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_sdff__beh = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_sdff = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_ramd__beh = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_ramd = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_latch__beh = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_latch = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_dff__beh = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_dff = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_counter__beh = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__prim_counter = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__components = $(LIB_SYNPLIFY)/_lib.qdb
SYNPLIFY__attributes = $(LIB_SYNPLIFY)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_SYNPLIFY)/_lib.qdb

$(LIB_SYNPLIFY)/_lib.qdb : ../../lib/synplify/sim/synattr.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/synplify/sim/synplify.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synattr.vhd
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synplify.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_DW02 = modelsim/dw02
LIB_PROASIC3 = modelsim/proasic3
LIB_WORK = modelsim/techmap
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_GRLIB = modelsim/grlib
LIB_TECHMAP = modelsim/techmap

# Define path to each design unit
PROASIC3__clkint = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pll = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__pllint = $(LIB_PROASIC3)/_lib.qdb
IEEE__vital_timing = $(LIB_IEEE)/_lib.qdb
DW02__dw02_components = $(LIB_DW02)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
GRLIB__sparc = $(LIB_GRLIB)/_lib.qdb
GRLIB__sparc_disas = $(LIB_GRLIB)/_lib.qdb
PROASIC3__ram4k9 = $(LIB_PROASIC3)/_lib.qdb
PROASIC3__ram512x18 = $(LIB_PROASIC3)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
TECHMAP__toutpadvv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__toutpadvv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__toutpadv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__toutpadv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__toutpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__toutpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__techbuf__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__techbuf = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__tap__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__tap = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram_dp__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram_dp = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram_2p__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram_2p = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram64__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram64 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncram = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncfifo__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__syncfifo = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ssrctrl_net__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ssrctrl_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__skew_outpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__skew_outpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ringosc__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ringosc = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__regfile_3p__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__regfile_3p = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_tap__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_tap = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_syncram_dp__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_syncram_dp = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_syncram_2p__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_syncram_2p = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_syncram__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_syncram = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_ram512x18__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_ram512x18 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_ram4k9__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__proasic3_ram4k9 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpadv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpadv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpad_dsv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpad_dsv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpad_ds__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpad_ds = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__outpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__odpadv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__odpadv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__odpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__odpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__netcomp = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__mul_61x61__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__mul_61x61 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__lvds_combo__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__lvds_combo = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopadvv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopadvv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopadv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopadv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad_dsvv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad_dsvv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad_dsv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad_dsv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad_ds__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad_ds = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iopad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iodpadv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iodpadv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iodpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__iodpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpadv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpadv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpad_dsv__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpad_dsv = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpad_ds__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpad_ds = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__inpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grusbhc_net__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grusbhc_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grspwc_net__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grspwc_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grlfpw_net__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grlfpw_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grfpw_net__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__grfpw_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_syncram_2p__behav = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_syncram_2p = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_syncram__behavioral = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_syncram = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_regfile_3p__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_regfile_3p = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_ddr_phy__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__generic_ddr_phy = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gencomp = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_oddr_reg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_oddr_reg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_mul_61x61__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_mul_61x61 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_iddr_reg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_iddr_reg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_ddr_phy_reg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_ddr_phy_reg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_ddr_phy_oreg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_ddr_phy_oreg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_ddr_phy_ireg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__gen_ddr_phy_ireg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__fpu_disas_net__behav = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__fpu_disas_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__dw_mul_61x61__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__dw_mul_61x61 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddrphy__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddrphy = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddr_oreg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddr_oreg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddr_ireg__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddr_ireg = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddr2phy__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__ddr2phy = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__cpu_disas_net__behav = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__cpu_disas_net = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkpad_ds__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkpad_ds = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkpad__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkpad = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkmux__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkmux = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkgen_proasic3__struct = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkgen_proasic3 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkgen__struct = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkgen = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkbuf_apa3__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkbuf_apa3 = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkand__rtl = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__clkand = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__alltap = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__allpads = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__allmem = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__allddr = $(LIB_TECHMAP)/_lib.qdb
TECHMAP__allclkgen = $(LIB_TECHMAP)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_TECHMAP)/_lib.qdb

$(LIB_TECHMAP)/_lib.qdb : ../../lib/techmap/maps/allclkgen.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/allddr.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/allmem.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/allpads.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/alltap.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/clkand.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/proasic3/buffer_apa3.vhd \
		$(PROASIC3__clkint) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/clkgen.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/proasic3/clkgen_proasic3.vhd \
		$(PROASIC3__pllint) \
		$(PROASIC3__pll) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(IEEE__vital_timing) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/clkmux.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/clkpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/clkpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/ddr_ireg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/ddr_oreg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/ddrphy.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/dw02/mul_dw_gen.vhd \
		$(IEEE__std_logic_arith) \
		$(DW02__dw02_components) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/cpu_disas_net.vhd \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/inferred/mul_inferred.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/inferred/ddr_inferred.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/gencomp/gencomp.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/inferred/ddr_phy_inferred.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/inferred/memory_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/grfpw_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/grlfpw_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/grspwc_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/grusbhc_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/inpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/inpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/iodpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/iopad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/iopad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/lvds_combo.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/mul_61x61.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/gencomp/netcomp.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/odpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/outpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/proasic3/memory_apa3.vhd \
		$(PROASIC3__ram4k9) \
		$(PROASIC3__ram512x18) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/proasic3/tap_proasic3.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/regfile_3p.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/ringosc.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/skew_outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/ssrctrl_net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/syncfifo.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/syncram.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/syncram64.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/syncram_2p.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/syncram_dp.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/tap.vhd \
		$(TECHMAP__alltap) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/techbuf.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/techmap/maps/toutpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allclkgen.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allddr.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allmem.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allpads.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/alltap.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkand.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/proasic3/buffer_apa3.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkgen.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/proasic3/clkgen_proasic3.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkmux.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad_ds.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_ireg.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_oreg.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddrphy.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/dw02/mul_dw_gen.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/cpu_disas_net.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/mul_inferred.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_inferred.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/gencomp.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/memory_inferred.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grfpw_net.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grlfpw_net.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grspwc_net.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grusbhc_net.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ds.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iodpad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ds.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/lvds_combo.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/mul_61x61.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/netcomp.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/odpad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ds.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/proasic3/memory_apa3.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/proasic3/tap_proasic3.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/regfile_3p.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ringosc.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/skew_outpad.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ssrctrl_net.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncfifo.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram64.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_2p.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_dp.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/tap.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/techbuf.vhd
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/toutpad.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_TECHMAP = modelsim/techmap
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/eth
LIB_ETH = modelsim/eth

# Define path to each design unit
TECHMAP__gencomp = $(LIB_TECHMAP)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
ETH__grethpkg__body = $(LIB_ETH)/_lib.qdb
ETH__grethpkg = $(LIB_ETH)/_lib.qdb
ETH__grethc__rtl = $(LIB_ETH)/_lib.qdb
ETH__grethc = $(LIB_ETH)/_lib.qdb
ETH__greth_tx__rtl = $(LIB_ETH)/_lib.qdb
ETH__greth_tx = $(LIB_ETH)/_lib.qdb
ETH__greth_rx__rtl = $(LIB_ETH)/_lib.qdb
ETH__greth_rx = $(LIB_ETH)/_lib.qdb
ETH__greth_gen__rtl = $(LIB_ETH)/_lib.qdb
ETH__greth_gen = $(LIB_ETH)/_lib.qdb
ETH__greth_gbit_gen__rtl = $(LIB_ETH)/_lib.qdb
ETH__greth_gbit_gen = $(LIB_ETH)/_lib.qdb
ETH__ethcomp = $(LIB_ETH)/_lib.qdb
ETH__eth_rstgen__rtl = $(LIB_ETH)/_lib.qdb
ETH__eth_rstgen = $(LIB_ETH)/_lib.qdb
ETH__eth_ahb_mst__rtl = $(LIB_ETH)/_lib.qdb
ETH__eth_ahb_mst = $(LIB_ETH)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_ETH)/_lib.qdb

$(LIB_ETH)/_lib.qdb : ../../lib/eth/core/eth_ahb_mst.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/core/eth_rstgen.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/comp/ethcomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/wrapper/greth_gbit_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/wrapper/greth_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/core/greth_rx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/core/greth_tx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/core/grethc.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/eth/core/greth_pkg.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_ahb_mst.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_rstgen.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/comp/ethcomp.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gbit_gen.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gen.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_rx.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_tx.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/grethc.vhd
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_pkg.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_WORK = modelsim/opencores
LIB_GRLIB = modelsim/grlib
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_OPENCORES = modelsim/opencores

# Define path to each design unit
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
OPENCORES__simple_spi_top = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__occomp = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__fifo4 = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__cancomp = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_top_core_sync__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_top_core_sync = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_top__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_top = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_registers__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_registers = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register_syn__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register_syn = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register_asyn_syn__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register_asyn_syn = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register_asyn__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register_asyn = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_register = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_ibo_core_sync__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_ibo_core_sync = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_ibo__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_ibo = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_fifo__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_fifo = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_crc_core_sync__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_crc_core_sync = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_crc__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_crc = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_btl_core_sync__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_btl_core_sync = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_btl__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_btl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_bsp_core_sync__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_bsp_core_sync = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_bsp__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_bsp = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_acf__rtl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__can_acf = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_wb_if = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_top = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_sout = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_soc = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_sin = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_rst = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_rf = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_prc = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_out_fifo = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_int = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_in_fifo = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_fifo_ctrl = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_dma_req = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_dma_if = $(LIB_OPENCORES)/_lib.qdb
OPENCORES__ac97_cra = $(LIB_OPENCORES)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_OPENCORES)/_lib.qdb

$(LIB_OPENCORES)/_lib.qdb : ../../lib/opencores/ac97/ac97_top.v ../../lib/opencores/can/can_top.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/opencores/can/can_top_core_sync.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/opencores/can/cancomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/opencores/occomp/occomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/opencores/spi/simple_spi_top.v
	$(VLOG) -quiet -work opencores +incdir+../../lib/opencores/ac97 \
		 ../../lib/opencores/ac97/ac97_top.v
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/can/can_top.vhd
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/can/can_top_core_sync.vhd
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/can/cancomp.vhd
	$(VCOM) -quiet -93 -work opencores ../../lib/opencores/occomp/occomp.vhd
	$(VLOG) -quiet -work opencores +incdir+../../lib/opencores/spi \
		 ../../lib/opencores/spi/simple_spi_top.v

# Generated by vmake version 10.3c

# Define path to each library
LIB_OPENCORES = modelsim/opencores
LIB_ETH = modelsim/eth
LIB_TECHMAP = modelsim/techmap
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/gaisler
LIB_GAISLER = modelsim/gaisler

# Define path to each design unit
OPENCORES__cancomp = $(LIB_OPENCORES)/_lib.qdb
GRLIB__cpu_disas = $(LIB_GRLIB)/_lib.qdb
GRLIB__sparc_disas = $(LIB_GRLIB)/_lib.qdb
ETH__ethcomp = $(LIB_ETH)/_lib.qdb
TECHMAP__netcomp = $(LIB_TECHMAP)/_lib.qdb
GRLIB__sparc = $(LIB_GRLIB)/_lib.qdb
GRLIB__multlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__stdio = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_unsigned = $(LIB_IEEE)/_lib.qdb
TECHMAP__gencomp = $(LIB_TECHMAP)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
GRLIB__devices = $(LIB_GRLIB)/_lib.qdb
GRLIB__dma2ahb_package = $(LIB_GRLIB)/_lib.qdb
GAISLER__wild2ahb__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__wild2ahb = $(LIB_GAISLER)/_lib.qdb
GAISLER__wild = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_we_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_we_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_we_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_we_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_mux_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_mux_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_mux_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_mux_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__wb_mux = $(LIB_GAISLER)/_lib.qdb
GAISLER__uart = $(LIB_GAISLER)/_lib.qdb
GAISLER__top__behavioral = $(LIB_GAISLER)/_lib.qdb
GAISLER__top = $(LIB_GAISLER)/_lib.qdb
GAISLER__tbufmem__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__tbufmem = $(LIB_GAISLER)/_lib.qdb
GAISLER__svgactrl__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__svgactrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__srctrl__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__srctrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__sram16__sim = $(LIB_GAISLER)/_lib.qdb
GAISLER__sram16 = $(LIB_GAISLER)/_lib.qdb
GAISLER__sram__sim = $(LIB_GAISLER)/_lib.qdb
GAISLER__sram = $(LIB_GAISLER)/_lib.qdb
GAISLER__spimctrl__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__spimctrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__spictrl__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__spictrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__spc_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__spc_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__spc_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__spc_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__sim__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__sim = $(LIB_GAISLER)/_lib.qdb
GAISLER__shifter_tak = $(LIB_GAISLER)/_lib.qdb
GAISLER__shifter_ff = $(LIB_GAISLER)/_lib.qdb
GAISLER__sdmctrl__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__sdmctrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__sdctrl__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__sdctrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__rstgen__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__rstgen = $(LIB_GAISLER)/_lib.qdb
GAISLER__rf_stage = $(LIB_GAISLER)/_lib.qdb
GAISLER__reg_zero__behavioural = $(LIB_GAISLER)/_lib.qdb
GAISLER__reg_zero = $(LIB_GAISLER)/_lib.qdb
GAISLER__reg_array = $(LIB_GAISLER)/_lib.qdb
GAISLER__rd_sel_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__rd_sel_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__rd_sel_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__rd_sel_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__rd_sel = $(LIB_GAISLER)/_lib.qdb
GAISLER__r5_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r5_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r5_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__r5_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r4_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r4_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r4_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__r4_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r4_rdaddr_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r4_asi_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r3_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r3_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r3_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__r3_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_pc_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_inst_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r32_data_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r2_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r2_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r2_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__r2_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__r1_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r1_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__r1_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__r1_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__proc3__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__proc3 = $(LIB_GAISLER)/_lib.qdb
GAISLER__pipelinedregs = $(LIB_GAISLER)/_lib.qdb
GAISLER__phy__behavioral = $(LIB_GAISLER)/_lib.qdb
GAISLER__phy = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_gen_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_gen_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_gen_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_gen_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__pc_gen = $(LIB_GAISLER)/_lib.qdb
GAISLER__or32 = $(LIB_GAISLER)/_lib.qdb
GAISLER__net = $(LIB_GAISLER)/_lib.qdb
GAISLER__my_mux__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__my_mux = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxb_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxb_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxb_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxb_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxa_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxa_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxa_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__muxa_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__muldiv_ff = $(LIB_GAISLER)/_lib.qdb
GAISLER__muldiv = $(LIB_GAISLER)/_lib.qdb
GAISLER__mul32__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mul32 = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmutw__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmutw = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmutlbcam__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmutlbcam = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmutlb__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmutlb = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmulrue__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmulrue = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmulru__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmulru = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmuiface = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmuconfig = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_icache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_icache = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_dcache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_dcache = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_cache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_cache = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_acache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu_acache = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mmu = $(LIB_GAISLER)/_lib.qdb
GAISLER__misc__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__misc = $(LIB_GAISLER)/_lib.qdb
GAISLER__mips_core = $(LIB_GAISLER)/_lib.qdb
GAISLER__mips_alu = $(LIB_GAISLER)/_lib.qdb
GAISLER__mfpwx__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__mfpwx = $(LIB_GAISLER)/_lib.qdb
GAISLER__memctrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__logan__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__logan = $(LIB_GAISLER)/_lib.qdb
GAISLER__libproc3 = $(LIB_GAISLER)/_lib.qdb
GAISLER__libmmu__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__libmmu = $(LIB_GAISLER)/_lib.qdb
GAISLER__libjtagcom = $(LIB_GAISLER)/_lib.qdb
GAISLER__libiu = $(LIB_GAISLER)/_lib.qdb
GAISLER__libdcom__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__libdcom = $(LIB_GAISLER)/_lib.qdb
GAISLER__libcache__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__libcache = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3sh__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3sh = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3s__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3s = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3cg__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3cg = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3 = $(LIB_GAISLER)/_lib.qdb
GAISLER__jtagtst__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__jtagtst = $(LIB_GAISLER)/_lib.qdb
GAISLER__jtagcom__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__jtagcom = $(LIB_GAISLER)/_lib.qdb
GAISLER__jtag = $(LIB_GAISLER)/_lib.qdb
GAISLER__jack = $(LIB_GAISLER)/_lib.qdb
GAISLER__irqmp__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__irqmp = $(LIB_GAISLER)/_lib.qdb
GAISLER__ins_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__ins_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__ins_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__ins_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__icache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__icache = $(LIB_GAISLER)/_lib.qdb
GAISLER__i2cslv__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__i2cslv = $(LIB_GAISLER)/_lib.qdb
GAISLER__i2c_slave_model = $(LIB_GAISLER)/_lib.qdb
GAISLER__hazard_unit = $(LIB_GAISLER)/_lib.qdb
GAISLER__grlfpwx__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__grlfpwx = $(LIB_GAISLER)/_lib.qdb
GAISLER__grgpio__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__grgpio = $(LIB_GAISLER)/_lib.qdb
GAISLER__grfpwxsh__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__grfpwxsh = $(LIB_GAISLER)/_lib.qdb
GAISLER__grfpwx__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__grfpwx = $(LIB_GAISLER)/_lib.qdb
GAISLER__grfpushwx__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__grfpushwx = $(LIB_GAISLER)/_lib.qdb
GAISLER__grethm__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__grethm = $(LIB_GAISLER)/_lib.qdb
GAISLER__greth_gbit__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__greth_gbit = $(LIB_GAISLER)/_lib.qdb
GAISLER__greth__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__greth = $(LIB_GAISLER)/_lib.qdb
GAISLER__gptimer__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__gptimer = $(LIB_GAISLER)/_lib.qdb
GAISLER__fwd_mux = $(LIB_GAISLER)/_lib.qdb
GAISLER__fw_latch5 = $(LIB_GAISLER)/_lib.qdb
GAISLER__fw_latch1 = $(LIB_GAISLER)/_lib.qdb
GAISLER__fsm_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__fsm_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__fsm_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__fsm_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__forward_node = $(LIB_GAISLER)/_lib.qdb
GAISLER__forward = $(LIB_GAISLER)/_lib.qdb
GAISLER__ext_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__ext_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__ext_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__ext_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__ext = $(LIB_GAISLER)/_lib.qdb
GAISLER__exec_stage = $(LIB_GAISLER)/_lib.qdb
GAISLER__ethernet_mac = $(LIB_GAISLER)/_lib.qdb
GAISLER__dsu3x__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__dsu3x = $(LIB_GAISLER)/_lib.qdb
GAISLER__dsu3__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__dsu3 = $(LIB_GAISLER)/_lib.qdb
GAISLER__dmem_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__dmem_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__dmem_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__dmem_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__div32__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__div32 = $(LIB_GAISLER)/_lib.qdb
GAISLER__decoder = $(LIB_GAISLER)/_lib.qdb
GAISLER__decode_pipe = $(LIB_GAISLER)/_lib.qdb
GAISLER__dcom_uart__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__dcom_uart = $(LIB_GAISLER)/_lib.qdb
GAISLER__dcom__struct = $(LIB_GAISLER)/_lib.qdb
GAISLER__dcom = $(LIB_GAISLER)/_lib.qdb
GAISLER__dcache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__dcache = $(LIB_GAISLER)/_lib.qdb
GAISLER__ctl_FSM = $(LIB_GAISLER)/_lib.qdb
GAISLER__cpu_disasx__behav = $(LIB_GAISLER)/_lib.qdb
GAISLER__cpu_disasx = $(LIB_GAISLER)/_lib.qdb
GAISLER__compare = $(LIB_GAISLER)/_lib.qdb
GAISLER__cmp_ctl_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__cmp_ctl_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__cmp_ctl_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__cmp_ctl_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__charrom_package = $(LIB_GAISLER)/_lib.qdb
GAISLER__charrom__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__charrom = $(LIB_GAISLER)/_lib.qdb
GAISLER__canmux__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__canmux = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_rd__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_rd = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_oc__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_oc = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_mod__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_mod = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_mc__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__can_mc = $(LIB_GAISLER)/_lib.qdb
GAISLER__can = $(LIB_GAISLER)/_lib.qdb
GAISLER__cal_cpi = $(LIB_GAISLER)/_lib.qdb
GAISLER__cachemem__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__cachemem = $(LIB_GAISLER)/_lib.qdb
GAISLER__cache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__cache = $(LIB_GAISLER)/_lib.qdb
GAISLER__branch_reg_whold = $(LIB_GAISLER)/_lib.qdb
GAISLER__ata_device__behaveioral = $(LIB_GAISLER)/_lib.qdb
GAISLER__ata_device = $(LIB_GAISLER)/_lib.qdb
GAISLER__arith__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__arith = $(LIB_GAISLER)/_lib.qdb
GAISLER__apbvga__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__apbvga = $(LIB_GAISLER)/_lib.qdb
GAISLER__apbuart__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__apbuart = $(LIB_GAISLER)/_lib.qdb
GAISLER__apbps2__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__apbps2 = $(LIB_GAISLER)/_lib.qdb
GAISLER__ambatest__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__ambatest = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_we_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_we_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_we_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_we_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_muxb = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_muxa = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_func_reg_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_func_reg_clr_cls = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_func_reg_clr = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu_func_reg = $(LIB_GAISLER)/_lib.qdb
GAISLER__alu = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbuart__struct = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbuart = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtrace__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtrace = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtbs__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtbs = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtbp__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtbp = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtbm__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbtbm = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbstat__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbstat = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbslv_em__tb = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbslv_em = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbrep__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbrep = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbram__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbram = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbmst_em__tb = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbmst_em = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbmst__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbmst = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbjtag_bsd__struct = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbjtag_bsd = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbjtag__struct = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbjtag = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbdma__struct = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahbdma = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahb_tb__body = $(LIB_GAISLER)/_lib.qdb
GAISLER__ahb_tb = $(LIB_GAISLER)/_lib.qdb
GAISLER__add32 = $(LIB_GAISLER)/_lib.qdb
GAISLER__acache__rtl = $(LIB_GAISLER)/_lib.qdb
GAISLER__acache = $(LIB_GAISLER)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_GAISLER)/_lib.qdb

$(LIB_GAISLER)/_lib.qdb : ../../lib/gaisler/leon3/acache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ahb_tbfunct.vhd \
		$(GRLIB__devices) \
		$(GAISLER__ambatest) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/ahbdma.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/jtag/ahbjtag.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/jtag/ahbjtag_bsd.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/ahbmst.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ahbmst_em.vhd \
		$(GAISLER__ambatest) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/ahbram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/sim/ahbrep.vhd \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ahbslv_em.vhd \
		$(GAISLER__ambatest) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/ahbstat.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ahbtbm.vhd \
		$(GAISLER__ahbtbp) \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ahbtbp.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ahbtbs.vhd \
		$(GAISLER__ahbtbp) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/ahbtrace.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/uart/ahbuart.vhd \
		$(GAISLER__libdcom) \
		$(GAISLER__uart) \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/ambatest/ambatest.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/apbps2.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/uart/apbuart.vhd \
		$(GAISLER__uart) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/apbvga.vhd \
		$(GAISLER__charrom_package) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/arith/arith.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/sim/ata_device.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/cache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/cachemem.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/can/can.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/can/can_mc.vhd \
		$(GAISLER__can) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/can/can_mod.vhd \
		$(OPENCORES__cancomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/can/can_oc.vhd \
		$(GAISLER__can) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/can/can_rd.vhd \
		$(GAISLER__can) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/can/canmux.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/charrom.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/charrom_package.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/cpu_disasx.vhd \
		$(GRLIB__cpu_disas) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/ctl_fsm1.v \
		 ../../lib/gaisler/leon3/dcache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/uart/dcom.vhd \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/uart/dcom_uart.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/arith/div32.vhd \
		$(GAISLER__arith) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/dsu3.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/dsu3x.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/greth/ethernet_mac.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/forward.v \
		 ../../lib/gaisler/misc/gptimer.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/greth/greth.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__misc) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/greth/greth_gbit.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__misc) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/greth/grethm.vhd \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/grfpushwx.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/grfpwx.vhd \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/grfpwxsh.vhd \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/grgpio.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/grlfpwx.vhd \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/hazard_unit.v \
		 ../../lib/gaisler/sim/i2c_slave_model.v ../../lib/gaisler/misc/i2cslv.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__misc) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/icache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/irqmp.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/jtag/jtag.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/jtag/jtagcom.vhd \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/jtag/jtagtst.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/leon3.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/leon3cg.vhd \
		$(GAISLER__libproc3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/leon3s.vhd \
		$(GAISLER__libproc3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/leon3sh.vhd \
		$(GAISLER__libproc3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/libcache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/uart/libdcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/libiu.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/jtag/libjtagcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/libmmu.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/libproc3.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__libcache) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/logan.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/memctrl/memctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mfpwx.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/core1.v \
		 ../../lib/gaisler/misc/misc.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmu.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmu_acache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmu_cache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmu_dcache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmu_icache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmuconfig.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmuiface.vhd \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmulru.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmulrue.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmutlb.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmutlbcam.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/mmutw.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/arith/mul32.vhd \
		$(GAISLER__arith) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/my_mux.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/net/net.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/sim/phy.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/decode_pipe1.v \
		 ../../lib/gaisler/leon3/proc3.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/RF_components1.v \
		 ../../lib/gaisler/leon3/reg_zero.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/RF_stage1.v \
		 ../../lib/gaisler/misc/rstgen.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/memctrl/sdctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/memctrl/sdmctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/EXEC_stage.v \
		 ../../lib/gaisler/sim/sim.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/spictrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std) ../../lib/gaisler/memctrl/spimctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/sim/sram.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/sim/sram16.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/memctrl/srctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/svgactrl.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/tbufmem.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/leon3/top.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/uart/uart.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/vlog/ulit.v \
		 ../../lib/gaisler/misc/wild.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gaisler/misc/wild2ahb.vhd \
		$(GAISLER__wild) \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/acache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ahb_tbfunct.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbdma.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbmst.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ahbmst_em.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbram.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ahbrep.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ahbslv_em.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbstat.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ahbtbm.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ahbtbp.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ahbtbs.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/ahbuart.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ambatest/ambatest.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbps2.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/apbuart.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbvga.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/arith.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ata_device.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cachemem.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/can/can.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/can/can_mc.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/can/can_mod.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/can/can_oc.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/can/can_rd.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/can/canmux.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom_package.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cpu_disasx.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/ctl_fsm1.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dcache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom_uart.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/div32.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dsu3.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dsu3x.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/ethernet_mac.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/forward.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gptimer.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_gbit.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/grethm.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpushwx.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpwx.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpwxsh.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpio.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grlfpwx.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/hazard_unit.v
	$(VLOG) -quiet -work gaisler ../../lib/gaisler/sim/i2c_slave_model.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/i2cslv.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/icache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/irqmp.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtag.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagcom.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagtst.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3cg.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3s.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3sh.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libcache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/libdcom.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libiu.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/libjtagcom.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libmmu.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libproc3.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/logan.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/memctrl.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mfpwx.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/core1.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/misc.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_acache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_cache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_dcache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_icache.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmuconfig.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmuiface.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmulru.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmulrue.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutlb.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutlbcam.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutw.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/mul32.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/my_mux.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/net/net.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/phy.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/decode_pipe1.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/proc3.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/RF_components1.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/reg_zero.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/RF_stage1.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/rstgen.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/EXEC_stage.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sim.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/spictrl.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/spimctrl.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram16.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/srctrl.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/svgactrl.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/tbufmem.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/top.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/uart.vhd
	$(VLOG) -quiet -work gaisler +incdir+../../lib/gaisler/vlog \
		 ../../lib/gaisler/vlog/ulit.v
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/wild.vhd
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/wild2ahb.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_WORK = modelsim/esa
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_GRLIB = modelsim/grlib
LIB_GAISLER = modelsim/gaisler
LIB_TECHMAP = modelsim/techmap
LIB_ESA = modelsim/esa

# Define path to each design unit
GRLIB__devices = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
GAISLER__memctrl = $(LIB_GAISLER)/_lib.qdb
TECHMAP__gencomp = $(LIB_TECHMAP)/_lib.qdb
ESA__memoryctrl = $(LIB_ESA)/_lib.qdb
ESA__mctrl__rtl = $(LIB_ESA)/_lib.qdb
ESA__mctrl = $(LIB_ESA)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_ESA)/_lib.qdb

$(LIB_ESA)/_lib.qdb : ../../lib/esa/memoryctrl/mctrl.vhd \
		$(ESA__memoryctrl) \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/esa/memoryctrl/memoryctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/mctrl.vhd
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/memoryctrl.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_WORK = modelsim/fmf
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_FMF = modelsim/fmf

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__vital_timing = $(LIB_IEEE)/_lib.qdb
IEEE__vital_primitives = $(LIB_IEEE)/_lib.qdb
FMF__s25fl064a__vhdl_behavioral = $(LIB_FMF)/_lib.qdb
FMF__s25fl064a = $(LIB_FMF)/_lib.qdb
FMF__m25p80__vhdl_behavioral = $(LIB_FMF)/_lib.qdb
FMF__m25p80 = $(LIB_FMF)/_lib.qdb
FMF__gen_utils__body = $(LIB_FMF)/_lib.qdb
FMF__gen_utils = $(LIB_FMF)/_lib.qdb
FMF__flash = $(LIB_FMF)/_lib.qdb
FMF__conversions__body = $(LIB_FMF)/_lib.qdb
FMF__conversions = $(LIB_FMF)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_FMF)/_lib.qdb

$(LIB_FMF)/_lib.qdb : ../../lib/fmf/utilities/conversions.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/fmf/flash/flash.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/fmf/utilities/gen_utils.vhd \
		$(IEEE__vital_timing) \
		$(IEEE__vital_primitives) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/fmf/flash/m25p80.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/fmf/flash/s25fl064a.vhd \
		$(FMF__conversions) \
		$(FMF__gen_utils) \
		$(IEEE__vital_primitives) \
		$(IEEE__vital_timing) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/utilities/conversions.vhd
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/flash.vhd
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/utilities/gen_utils.vhd
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/m25p80.vhd
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/s25fl064a.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_SPANSION = modelsim/spansion

# Define path to each design unit
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_SPANSION)/_lib.qdb

$(LIB_SPANSION)/_lib.qdb :

# Generated by vmake version 10.3c

# Define path to each library
LIB_WORK = modelsim/gsi
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_GRLIB = modelsim/grlib
LIB_GSI = modelsim/gsi

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
GSI__vhdl_burst_core__gsi_burst_core = $(LIB_GSI)/_lib.qdb
GSI__vhdl_burst_core = $(LIB_GSI)/_lib.qdb
GSI__g880e18bt__burst_8meg_x18 = $(LIB_GSI)/_lib.qdb
GSI__g880e18bt = $(LIB_GSI)/_lib.qdb
GSI__functions__body = $(LIB_GSI)/_lib.qdb
GSI__functions = $(LIB_GSI)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_GSI)/_lib.qdb

$(LIB_GSI)/_lib.qdb : ../../lib/gsi/ssram/functions.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gsi/ssram/g880e18bt.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GSI__functions) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/gsi/ssram/core_burst.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GSI__functions) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/functions.vhd
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/g880e18bt.vhd
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/core_burst.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_GRLIB = modelsim/grlib
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_WORK = modelsim/cypress
LIB_CYPRESS = modelsim/cypress

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
GAISLER__sim = $(LIB_GAISLER)/_lib.qdb
GRLIB__stdio = $(LIB_GRLIB)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
CYPRESS__package_utility__body = $(LIB_CYPRESS)/_lib.qdb
CYPRESS__package_utility = $(LIB_CYPRESS)/_lib.qdb
CYPRESS__cy7c1380d__cy7c1380d_arch = $(LIB_CYPRESS)/_lib.qdb
CYPRESS__cy7c1380d = $(LIB_CYPRESS)/_lib.qdb
CYPRESS__cy7c1354__behave = $(LIB_CYPRESS)/_lib.qdb
CYPRESS__cy7c1354 = $(LIB_CYPRESS)/_lib.qdb
CYPRESS__components = $(LIB_CYPRESS)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_CYPRESS)/_lib.qdb

$(LIB_CYPRESS)/_lib.qdb : ../../lib/cypress/ssram/components.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/cypress/ssram/cy7c1354b.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(CYPRESS__package_utility) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/cypress/ssram/cy7c1380d.vhd \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(CYPRESS__package_utility) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/cypress/ssram/package_utility.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/components.vhd
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1354b.vhd
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1380d.vhd
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/package_utility.vhd

# Generated by vmake version 10.3c

# Define path to each library
LIB_STD = c:/altera/14.1/modelsim_ase/win32aloem/../std
LIB_IEEE = c:/altera/14.1/modelsim_ase/win32aloem/../ieee
LIB_TECHMAP = modelsim/techmap
LIB_GRLIB = modelsim/grlib
LIB_GAISLER = modelsim/gaisler
LIB_ESA = modelsim/esa
LIB_GSI = modelsim/gsi
LIB_WORK = modelsim/work

# Define path to each design unit
GRLIB__sparc = $(LIB_GRLIB)/_lib.qdb
GRLIB__sparc_disas = $(LIB_GRLIB)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GAISLER__libdcom = $(LIB_GAISLER)/_lib.qdb
GRLIB__amba = $(LIB_GRLIB)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/_lib.qdb
GAISLER__uart = $(LIB_GAISLER)/_lib.qdb
GAISLER__misc = $(LIB_GAISLER)/_lib.qdb
GRLIB__devices = $(LIB_GRLIB)/_lib.qdb
TECHMAP__gencomp = $(LIB_TECHMAP)/_lib.qdb
GAISLER__sim = $(LIB_GAISLER)/_lib.qdb
GRLIB__stdio = $(LIB_GRLIB)/_lib.qdb
GAISLER__jtagtst = $(LIB_GAISLER)/_lib.qdb
GAISLER__memctrl = $(LIB_GAISLER)/_lib.qdb
GAISLER__leon3 = $(LIB_GAISLER)/_lib.qdb
GAISLER__net = $(LIB_GAISLER)/_lib.qdb
GAISLER__can = $(LIB_GAISLER)/_lib.qdb
GAISLER__jtag = $(LIB_GAISLER)/_lib.qdb
ESA__memoryctrl = $(LIB_ESA)/_lib.qdb
GSI__g880e18bt = $(LIB_GSI)/_lib.qdb
WORK__testbench__behav = $(LIB_WORK)/_lib.qdb
WORK__testbench = $(LIB_WORK)/_lib.qdb
WORK__leon3mp__rtl = $(LIB_WORK)/_lib.qdb
WORK__leon3mp = $(LIB_WORK)/_lib.qdb
WORK__grtestmod__sim = $(LIB_WORK)/_lib.qdb
WORK__grtestmod = $(LIB_WORK)/_lib.qdb
WORK__gaisler_cpu_disas__behav = $(LIB_WORK)/_lib.qdb
WORK__gaisler_cpu_disas = $(LIB_WORK)/_lib.qdb
WORK__debug = $(LIB_WORK)/_lib.qdb
WORK__cpu_disas__behav = $(LIB_WORK)/_lib.qdb
WORK__cpu_disas = $(LIB_WORK)/_lib.qdb
WORK__config = $(LIB_WORK)/_lib.qdb
WORK__ahbrom__rtl = $(LIB_WORK)/_lib.qdb
WORK__ahbrom = $(LIB_WORK)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_WORK)/_lib.qdb

$(LIB_WORK)/_lib.qdb : ahbrom.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) config.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(TECHMAP__gencomp) ../../lib/work/debug/debug.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/work/debug/cpu_disas.vhd \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) ../../lib/work/debug/grtestmod.vhd \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) leon3mp.vhd \
		$(WORK__ahbrom) \
		$(WORK__config) \
		$(ESA__memoryctrl) \
		$(GAISLER__jtag) \
		$(GAISLER__can) \
		$(GAISLER__net) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__leon3) \
		$(GAISLER__memctrl) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) testbench.vhd \
		$(GSI__g880e18bt) \
		$(ESA__memoryctrl) \
		$(GAISLER__jtag) \
		$(GAISLER__can) \
		$(GAISLER__net) \
		$(GAISLER__leon3) \
		$(GAISLER__memctrl) \
		$(WORK__leon3mp) \
		$(WORK__config) \
		$(WORK__debug) \
		$(GAISLER__jtagtst) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__libdcom) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -93 -work work ahbrom.vhd
	$(VCOM) -quiet -93 -work work config.vhd
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/debug.vhd
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/cpu_disas.vhd
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/grtestmod.vhd
	$(VCOM) -quiet -93 -work work leon3mp.vhd
	$(VCOM) -quiet -93 -work work testbench.vhd

