\hypertarget{stm32f1xx__hal__adc__ex_8h}{}\doxysection{STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.h File Reference}
\label{stm32f1xx__hal__adc__ex_8h}\index{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_adc\_ex.h@{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_adc\_ex.h}}


Header file of ADC HAL extension module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration injected Channel structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+1}~0x00000001U
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+2}~0x00000002U
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+3}~0x00000003U
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+4}~0x00000004U
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+NONE}~0x00000000U
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+RISING}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+EXT\+\_\+\+IT11}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga3f562fb50959d72533aecd761175521a}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}}~ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3
\item 
\#define {\bfseries ADC\+\_\+\+SOFTWARE\+\_\+\+START}~ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga5408c05ebc9a0a16c08b0be0e79506dc}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T2\+\_\+\+TRGO}}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+TRGO
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T2\+\_\+\+CC1}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+CC1
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T3\+\_\+\+CC4}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC4
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T4\+\_\+\+TRGO}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+TRGO
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EXT\+\_\+\+IT15}~ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT15
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga50c7351afe9cf0960de8f2ae831d8a0b}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T1\+\_\+\+CC4}}~ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC4
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T1\+\_\+\+TRGO}~ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO
\item 
\#define {\bfseries ADC\+\_\+\+INJECTED\+\_\+\+SOFTWARE\+\_\+\+START}~ADC1\+\_\+2\+\_\+3\+\_\+\+JSWSTART
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1}~0x00000000U
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}                                      ))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}                    ))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+CC1}~((uint32\+\_\+t)(                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}                                        ))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} $\vert$                     \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT15}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}                    ))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO}~0x00000000U
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC4}~((uint32\+\_\+t)(                                        \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC1\+\_\+2\+\_\+3\+\_\+\+JSWSTART}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga08652deb6ad9a73620490807ac8c6053}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+CONV\+\_\+\+\_\+)~  (\+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+CONV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em For devices with 3 ADCs\+: Defines the external trigger source for regular group according to ADC into common group ADC1\&ADC2 or ADC3 (some triggers with same source have different value to be programmed into ADC EXTSEL bits of CR2 register). For devices with 2 ADCs or less\+: this macro makes no change. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_gafe312b4271f46a1a24243e3021dc9e2a}{ADC\+\_\+\+CFGR\+\_\+\+JEXTSEL}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+INJECTCONV\+\_\+\+\_\+)~   (\+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+INJECTCONV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em For devices with 3 ADCs\+: Defines the external trigger source for injected group according to ADC into common group ADC1\&ADC2 or ADC3 (some triggers with same source have different value to be programmed into ADC JEXTSEL bits of CR2 register). For devices with 2 ADCs or less\+: this macro makes no change. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga44487b8068ac9f116ab789148f8d48c3}{ADC\+\_\+\+MULTIMODE\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (RESET)
\begin{DoxyCompactList}\small\item\em Verification if multimode is enabled for the selected ADC (multimode ADC master or ADC slave) (applicable for devices with several ADCs) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga0b97545981bf2d7f767a98fd018c78af}{ADC\+\_\+\+NONMULTIMODE\+\_\+\+OR\+\_\+\+MULTIMODEMASTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (!RESET)
\begin{DoxyCompactList}\small\item\em Verification of condition for ADC start conversion\+: ADC must be in non-\/multimode, or multimode with handle of ADC master (applicable for devices with several ADCs) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_gaa359107fadfc631d25f798aad7c857fd}{ADC\+\_\+\+MULTIMODE\+\_\+\+AUTO\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (RESET)
\begin{DoxyCompactList}\small\item\em Check ADC multimode setting\+: In case of multimode, check whether ADC master of the selected ADC has feature auto-\/injection enabled (applicable for devices with several ADCs) \end{DoxyCompactList}\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}(CHANNEL)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+EXTTRIGINJEC\+\_\+\+EDGE}(EDGE)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+NB\+\_\+\+CONV}(LENGTH)~(((LENGTH) $>$= 1U) \&\& ((LENGTH) $<$= 4U))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Start} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Poll\+For\+Conversion} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start\+\_\+\+IT} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop\+\_\+\+IT} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Injected\+Rank)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Conv\+Cplt\+Callback} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Config\+Channel} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} $\ast$s\+Config\+Injected)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of ADC HAL extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 