Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sat Nov 16 22:40:50 2024
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: A_cols_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A_cols_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  A_cols_reg[15]/CK (DFF_X1)             0.0000     0.0000 r
  A_cols_reg[15]/Q (DFF_X1)              0.0543     0.0543 r
  U7337/Z (MUX2_X1)                      0.0353     0.0896 r
  A_cols_reg[15]/D (DFF_X1)              0.0000     0.0896 r
  data arrival time                                 0.0896

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  A_cols_reg[15]/CK (DFF_X1)             0.0000     0.0500 r
  library hold time                     -0.0159     0.0341
  data required time                                0.0341
  -----------------------------------------------------------
  data required time                                0.0341
  data arrival time                                -0.0896
  -----------------------------------------------------------
  slack (MET)                                       0.0556


1
