#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fe9edf07ca0 .scope module, "DMATestBench" "DMATestBench" 2 15;
 .timescale -12 -12;
v0x7fe9edf19f40_0 .net *"_ivl_0", 31 0, L_0x7fe9edf1ab90;  1 drivers
v0x7fe9edf1a000_0 .net *"_ivl_10", 31 0, L_0x7fe9edf1ba20;  1 drivers
v0x7fe9edf1a0a0_0 .net *"_ivl_12", 31 0, L_0x7fe9edf1bb80;  1 drivers
L_0x7fe9e00400e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf1a130_0 .net/2u *"_ivl_14", 31 0, L_0x7fe9e00400e0;  1 drivers
v0x7fe9edf1a1e0_0 .net *"_ivl_16", 31 0, L_0x7fe9edf1bcc0;  1 drivers
v0x7fe9edf1a2d0_0 .net *"_ivl_18", 31 0, L_0x7fe9edf1be30;  1 drivers
L_0x7fe9e0040128 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf1a380_0 .net *"_ivl_21", 23 0, L_0x7fe9e0040128;  1 drivers
L_0x7fe9e0040170 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf1a430_0 .net/2u *"_ivl_22", 31 0, L_0x7fe9e0040170;  1 drivers
v0x7fe9edf1a4e0_0 .net *"_ivl_24", 31 0, L_0x7fe9edf1bf50;  1 drivers
v0x7fe9edf1a5f0_0 .net *"_ivl_26", 31 0, L_0x7fe9edf1c0d0;  1 drivers
L_0x7fe9e0040008 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf1a6a0_0 .net *"_ivl_3", 21 0, L_0x7fe9e0040008;  1 drivers
v0x7fe9edf1a750_0 .net *"_ivl_4", 31 0, L_0x7fe9edf1b8b0;  1 drivers
L_0x7fe9e0040050 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf1a800_0 .net *"_ivl_7", 23 0, L_0x7fe9e0040050;  1 drivers
L_0x7fe9e0040098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf1a8b0_0 .net/2u *"_ivl_8", 31 0, L_0x7fe9e0040098;  1 drivers
v0x7fe9edf1a960_0 .var "block_size", 9 0;
v0x7fe9edf1aa10_0 .var "burst_counter", 9 0;
v0x7fe9edf1aac0_0 .var "burst_size", 7 0;
v0x7fe9edf1ac50_0 .var "busGrants", 0 0;
v0x7fe9edf1ace0_0 .var "busIn_address_data", 31 0;
v0x7fe9edf1ad80_0 .var "busIn_busy", 0 0;
v0x7fe9edf1ae20_0 .var "busIn_data_valid", 0 0;
v0x7fe9edf1aec0_0 .var "busIn_end_transaction", 0 0;
v0x7fe9edf1af60_0 .var "busIn_error", 0 0;
v0x7fe9edf1b000_0 .var "ciN", 7 0;
v0x7fe9edf1b0c0_0 .var "clock", 0 0;
v0x7fe9edf1b150_0 .net "done", 0 0, L_0x7fe9edf1ceb0;  1 drivers
v0x7fe9edf1b1e0_0 .var "memory_start_address", 8 0;
v0x7fe9edf1b270_0 .net "nb_transfers", 9 0, L_0x7fe9edf1c1f0;  1 drivers
v0x7fe9edf1b300_0 .var "reset", 0 0;
v0x7fe9edf1b390_0 .net "result", 31 0, L_0x7fe9edf1cfa0;  1 drivers
v0x7fe9edf1b420_0 .var "start", 0 0;
v0x7fe9edf1b4d0_0 .var "valueA", 31 0;
v0x7fe9edf1b580_0 .var "valueB", 31 0;
L_0x7fe9edf1ab90 .concat [ 10 22 0 0], v0x7fe9edf1a960_0, L_0x7fe9e0040008;
L_0x7fe9edf1b8b0 .concat [ 8 24 0 0], v0x7fe9edf1aac0_0, L_0x7fe9e0040050;
L_0x7fe9edf1ba20 .arith/sum 32, L_0x7fe9edf1b8b0, L_0x7fe9e0040098;
L_0x7fe9edf1bb80 .arith/sum 32, L_0x7fe9edf1ab90, L_0x7fe9edf1ba20;
L_0x7fe9edf1bcc0 .arith/sub 32, L_0x7fe9edf1bb80, L_0x7fe9e00400e0;
L_0x7fe9edf1be30 .concat [ 8 24 0 0], v0x7fe9edf1aac0_0, L_0x7fe9e0040128;
L_0x7fe9edf1bf50 .arith/sum 32, L_0x7fe9edf1be30, L_0x7fe9e0040170;
L_0x7fe9edf1c0d0 .arith/div 32, L_0x7fe9edf1bcc0, L_0x7fe9edf1bf50;
L_0x7fe9edf1c1f0 .part L_0x7fe9edf1c0d0, 0, 10;
S_0x7fe9edf07e10 .scope module, "DUT" "ramDmaCi" 2 42, 3 1 0, S_0x7fe9edf07ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x7fe9edf05fc0 .param/l "customId" 0 3 1, C4<00000000>;
L_0x7fe9edf1c9a0 .functor AND 1, L_0x7fe9edf1c880, L_0x7fe9edf1c400, C4<1>, C4<1>;
L_0x7fe9edf1cb70 .functor AND 1, L_0x7fe9edf1ca90, L_0x7fe9edf1c9a0, C4<1>, C4<1>;
L_0x7fe9edf1ceb0 .functor AND 1, L_0x7fe9edf1cdc0, L_0x7fe9edf1c5e0, C4<1>, C4<1>;
L_0x7fe9e00401b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf18c20_0 .net/2u *"_ivl_0", 7 0, L_0x7fe9e00401b8;  1 drivers
v0x7fe9edf18cb0_0 .net *"_ivl_13", 21 0, L_0x7fe9edf1c680;  1 drivers
v0x7fe9edf18d40_0 .net *"_ivl_14", 31 0, L_0x7fe9edf1c760;  1 drivers
L_0x7fe9e0040290 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf18dd0_0 .net *"_ivl_17", 9 0, L_0x7fe9e0040290;  1 drivers
L_0x7fe9e00402d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf18e70_0 .net/2u *"_ivl_18", 31 0, L_0x7fe9e00402d8;  1 drivers
v0x7fe9edf18f60_0 .net *"_ivl_2", 0 0, L_0x7fe9edf1c320;  1 drivers
v0x7fe9edf19000_0 .net *"_ivl_20", 0 0, L_0x7fe9edf1c880;  1 drivers
v0x7fe9edf190a0_0 .net *"_ivl_25", 0 0, L_0x7fe9edf1ca90;  1 drivers
L_0x7fe9e00403f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf19150_0 .net/2u *"_ivl_36", 0 0, L_0x7fe9e00403f8;  1 drivers
v0x7fe9edf19260_0 .net *"_ivl_38", 0 0, L_0x7fe9edf1cdc0;  1 drivers
L_0x7fe9e0040200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf19310_0 .net/2u *"_ivl_4", 0 0, L_0x7fe9e0040200;  1 drivers
L_0x7fe9e0040440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf193c0_0 .net/2u *"_ivl_42", 31 0, L_0x7fe9e0040440;  1 drivers
L_0x7fe9e0040248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf19470_0 .net/2u *"_ivl_8", 7 0, L_0x7fe9e0040248;  1 drivers
v0x7fe9edf19520_0 .net "ciN", 7 0, v0x7fe9edf1b000_0;  1 drivers
v0x7fe9edf195d0_0 .net "clock", 0 0, v0x7fe9edf1b0c0_0;  1 drivers
v0x7fe9edf19660_0 .net "done", 0 0, L_0x7fe9edf1ceb0;  alias, 1 drivers
v0x7fe9edf19700_0 .net "enWR", 0 0, L_0x7fe9edf1c9a0;  1 drivers
v0x7fe9edf19890_0 .var "read_done", 0 0;
v0x7fe9edf19920_0 .net "reset", 0 0, v0x7fe9edf1b300_0;  1 drivers
v0x7fe9edf199c0_0 .net "result", 31 0, L_0x7fe9edf1cfa0;  alias, 1 drivers
v0x7fe9edf19a70_0 .net "resultSRAM", 31 0, v0x7fe9edf18790_0;  1 drivers
v0x7fe9edf19b30_0 .net "s_isCustom", 0 0, L_0x7fe9edf1c5e0;  1 drivers
v0x7fe9edf19bc0_0 .net "s_isMyCi", 0 0, L_0x7fe9edf1c400;  1 drivers
v0x7fe9edf19c50_0 .net "start", 0 0, v0x7fe9edf1b420_0;  1 drivers
v0x7fe9edf19ce0_0 .net "valueA", 31 0, v0x7fe9edf1b4d0_0;  1 drivers
v0x7fe9edf19d70_0 .net "valueB", 31 0, v0x7fe9edf1b580_0;  1 drivers
v0x7fe9edf19e00_0 .net "writeEnableA", 0 0, L_0x7fe9edf1cb70;  1 drivers
L_0x7fe9edf1c320 .cmp/eq 8, v0x7fe9edf1b000_0, L_0x7fe9e00401b8;
L_0x7fe9edf1c400 .functor MUXZ 1, L_0x7fe9e0040200, v0x7fe9edf1b420_0, L_0x7fe9edf1c320, C4<>;
L_0x7fe9edf1c5e0 .cmp/eq 8, v0x7fe9edf1b000_0, L_0x7fe9e0040248;
L_0x7fe9edf1c680 .part v0x7fe9edf1b4d0_0, 10, 22;
L_0x7fe9edf1c760 .concat [ 22 10 0 0], L_0x7fe9edf1c680, L_0x7fe9e0040290;
L_0x7fe9edf1c880 .cmp/eq 32, L_0x7fe9edf1c760, L_0x7fe9e00402d8;
L_0x7fe9edf1ca90 .part v0x7fe9edf1b4d0_0, 9, 1;
L_0x7fe9edf1cca0 .part v0x7fe9edf1b4d0_0, 0, 9;
L_0x7fe9edf1cdc0 .functor MUXZ 1, v0x7fe9edf19890_0, L_0x7fe9e00403f8, L_0x7fe9edf1cb70, C4<>;
L_0x7fe9edf1cfa0 .functor MUXZ 32, L_0x7fe9e0040440, v0x7fe9edf18790_0, L_0x7fe9edf1ceb0, C4<>;
S_0x7fe9edf08080 .scope module, "SSRAM" "dualPortSSRAM" 3 23, 4 1 0, S_0x7fe9edf07e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x7fe9edf081f0 .param/l "bitwidth" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x7fe9edf08230 .param/l "nrOfEntries" 0 4 2, +C4<00000000000000000000001000000000>;
v0x7fe9edf08500_0 .net "addressA", 8 0, L_0x7fe9edf1cca0;  1 drivers
L_0x7fe9e0040368 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf18470_0 .net "addressB", 8 0, L_0x7fe9e0040368;  1 drivers
v0x7fe9edf18510_0 .net "clockA", 0 0, v0x7fe9edf1b0c0_0;  alias, 1 drivers
v0x7fe9edf185a0_0 .net "clockB", 0 0, v0x7fe9edf1b0c0_0;  alias, 1 drivers
v0x7fe9edf18630_0 .net "dataInA", 31 0, v0x7fe9edf1b580_0;  alias, 1 drivers
L_0x7fe9e00403b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf18700_0 .net "dataInB", 31 0, L_0x7fe9e00403b0;  1 drivers
v0x7fe9edf18790_0 .var "dataOutA", 31 0;
v0x7fe9edf18840_0 .var "dataOutB", 31 0;
v0x7fe9edf188f0 .array "memoryContent", 0 511, 31 0;
v0x7fe9edf18a00_0 .net "writeEnableA", 0 0, L_0x7fe9edf1cb70;  alias, 1 drivers
L_0x7fe9e0040320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe9edf18a90_0 .net "writeEnableB", 0 0, L_0x7fe9e0040320;  1 drivers
E_0x7fe9edf084c0 .event posedge, v0x7fe9edf18510_0;
    .scope S_0x7fe9edf08080;
T_0 ;
    %wait E_0x7fe9edf084c0;
    %load/vec4 v0x7fe9edf18a00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fe9edf18630_0;
    %load/vec4 v0x7fe9edf08500_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fe9edf188f0, 4, 0;
T_0.0 ;
    %load/vec4 v0x7fe9edf08500_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fe9edf188f0, 4;
    %store/vec4 v0x7fe9edf18790_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe9edf08080;
T_1 ;
    %wait E_0x7fe9edf084c0;
    %load/vec4 v0x7fe9edf18a90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fe9edf18700_0;
    %load/vec4 v0x7fe9edf18470_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fe9edf188f0, 4, 0;
T_1.0 ;
    %load/vec4 v0x7fe9edf18470_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fe9edf188f0, 4;
    %store/vec4 v0x7fe9edf18840_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe9edf07e10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf19890_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe9edf07e10;
T_3 ;
    %wait E_0x7fe9edf084c0;
    %load/vec4 v0x7fe9edf19920_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x7fe9edf19700_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7fe9edf19890_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe9edf07ca0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1b300_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe9edf1b4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe9edf1b580_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe9edf1b000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1ac50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe9edf1ace0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1aec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1ad80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1af60_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe9edf1b1e0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe9edf1aac0_0, 0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe9edf1a960_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe9edf1aa10_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x7fe9edf07ca0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9edf1b0c0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fe9edf1b0c0_0;
    %inv;
    %store/vec4 v0x7fe9edf1b0c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7fe9edf07ca0;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fe9edf07e10 {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fe9edf08080 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe9edf1b4d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9edf1b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1b420_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe9edf084c0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1b300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9edf1b420_0, 0, 1;
    %load/vec4 v0x7fe9edf1b4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe9edf1b4d0_0, 0, 32;
    %vpi_func 2 79 "$random" 32 {0 0 0};
    %pad/s 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe9edf1b580_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1b420_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 83 "$display", "\012[W_CPU] Write value %0d to address %0d", v0x7fe9edf1b580_0, &PV<v0x7fe9edf1b4d0_0, 0, 9> {0 0 0};
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe9edf084c0;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %vpi_call 2 88 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe9edf1b4d0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_6.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.7, 5;
    %jmp/1 T_6.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe9edf1b420_0, 0, 1;
    %load/vec4 v0x7fe9edf1b4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe9edf1b4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe9edf1b420_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 100 "$display", "[R_CPU] Read value %0d from address %0d", v0x7fe9edf1b390_0, &PV<v0x7fe9edf1b4d0_0, 0, 9> {0 0 0};
    %delay 10, 0;
    %jmp T_6.6;
T_6.7 ;
    %pop/vec4 1;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
