
AVRASM ver. 2.2.8  C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm Sun Mar 21 14:53:35 2021

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(8): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328pdef.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(15): Including file 'C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\screen.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(16): Including file 'C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\keyboard.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(17): Including file 'C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\timer.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(8): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328pdef.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(15): Including file 'C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\screen.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(16): Including file 'C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\keyboard.inc'
C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\main.asm(17): Including file 'C:\Users\theol\OneDrive\Cours\MA1\ELEC-Y418 - Sensors And Microsystems Electronics\ATMEL\Battleship\Battleship\timer.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Battleship.asm
                                 ;
                                 ;   Authors: Mathieu Philipart
                                 ;			 Tho    Lepoutte
                                 ;
                                 
                                 .INCLUDE "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .ORG 0x0000
000000 c29a                      RJMP init
                                 .ORG 0x001A
00001a c278                      RJMP Timer1OverflowInterrupt
                                 .ORG 0x0020
000020 c24c                      RJMP Timer0OverflowInterrupt
                                 .INCLUDE "screen.inc"
                                 
                                  * screen.inc
                                  *
                                  *   Authors: Mathieu Philipart
                                  *			  Tho    Lepoutte
                                  */
                                 
                                  // MACROS
                                 .macro draw_char
                                 	LDI R16, @0		; X
                                 	MOV R10, R16	
                                 	LDI R16, @1		; Y
                                 	MOV R11, R16	
                                 	LDI R16, @2		; On/Off
                                 	MOV R12, R16	
                                 	LDI R16, @3		; G
                                 	MOV R13, R16	
                                 	RCALL screen_set_char
                                 .endmacro
                                 
                                 .macro draw_rect
                                 	LDI R16, @0		; X
                                 	MOV R10, R16	
                                 	LDI R16, @1		; Y
                                 	MOV R11, R16	
                                 	LDI R16, @2		; On/Off
                                 	MOV R12, R16	
                                 	LDI R16, @3		; Width
                                 	MOV R13, R16	
                                 	LDI R16, @4		; Height
                                 	MOV R14, R16	
                                 	RCALL screen_set_rect
                                 .endmacro
                                 
                                 .macro draw_line
                                 	LDI R16, @0		; X
                                 	MOV R10, R16	
                                 	LDI R16, @1		; Y
                                 	MOV R11, R16	
                                 	LDI R16, @2		; On/Off
                                 	MOV R12, R16	
                                 	LDI R16, @3		; Width
                                 	MOV R13, R16
                                 	RCALL screen_set_hline
                                 .endmacro
                                 
                                 .macro draw_point
                                 	LDI R16, @0		; X
                                 	MOV R10, R16	
                                 	LDI R16, @1		; Y
                                 	MOV R11, R16	
                                 	LDI R16, @2		; On/Off
                                 	MOV R12, R16	
                                 	RCALL screen_set_point
                                 .endmacro
                                 
                                 .macro draw_battleship
                                 	draw_point 
                                 
                                 .endmacro
                                 
                                  // DEFINITIONS
                                 #define _A 10
                                 #define _B 11
                                 #define _C 12
                                 #define _D 13
                                 #define _E 14
                                 #define _F 15
                                 #define _G 16
                                 #define _H 17
                                 #define _I 18
                                 #define _J 19
                                 #define _K 20
                                 #define _L 21
                                 #define _M 22
                                 #define _N 23
                                 #define _O 24
                                 #define _P 25
                                 #define _Q 26
                                 #define _R 27
                                 #define _S 28
                                 #define _T 29
                                 #define _U 30
                                 #define _V 31
                                 #define _W 32
                                 #define _X 33
                                 #define _Y 34
                                 #define _Z 35
                                 #define _EXC 36
                                 #define _INT 37
                                 
                                 
                                 // TABLE
                                 CharTable:
000021 0507
000022 0505
000023 0007                      	.db 0b00000111, 0b00000101, 0b00000101, 0b00000101, 0b00000111, 0b00000000 ;0
000024 0404
000025 0404
000026 0004                      	.db 0b00000100, 0b00000100, 0b00000100, 0b00000100, 0b00000100, 0b00000000 ;1
000027 0407
000028 0107
000029 0007                      	.db 0b00000111, 0b00000100, 0b00000111, 0b00000001, 0b00000111, 0b00000000 ;2
00002a 0407
00002b 0407
00002c 0007                      	.db 0b00000111, 0b00000100, 0b00000111, 0b00000100, 0b00000111, 0b00000000 ;3
00002d 0505
00002e 0407
00002f 0004                      	.db 0b00000101, 0b00000101, 0b00000111, 0b00000100, 0b00000100, 0b00000000 ;4
000030 0107
000031 0407
000032 0007                      	.db 0b00000111, 0b00000001, 0b00000111, 0b00000100, 0b00000111, 0b00000000 ;5
000033 0107
000034 0507
000035 0007                      	.db 0b00000111, 0b00000001, 0b00000111, 0b00000101, 0b00000111, 0b00000000 ;6
000036 0407
000037 0404
000038 0004                      	.db 0b00000111, 0b00000100, 0b00000100, 0b00000100, 0b00000100, 0b00000000 ;7
000039 0507
00003a 0507
00003b 0007                      	.db 0b00000111, 0b00000101, 0b00000111, 0b00000101, 0b00000111, 0b00000000 ;8
00003c 0507
00003d 0407
00003e 0007                      	.db 0b00000111, 0b00000101, 0b00000111, 0b00000100, 0b00000111, 0b00000000 ;9
                                 
00003f 0502
000040 0507
000041 0005                      	.db 0b00000010, 0b00000101, 0b00000111, 0b00000101, 0b00000101, 0b00000000 ;A
000042 0503
000043 0503
000044 0003                      	.db 0b00000011, 0b00000101, 0b00000011, 0b00000101, 0b00000011, 0b00000000 ;B
000045 0106
000046 0101
000047 0006                      	.db 0b00000110, 0b00000001, 0b00000001, 0b00000001, 0b00000110, 0b00000000 ;C
000048 0503
000049 0505
00004a 0003                      	.db 0b00000011, 0b00000101, 0b00000101, 0b00000101, 0b00000011, 0b00000000 ;D
00004b 0107
00004c 0103
00004d 0007                      	.db 0b00000111, 0b00000001, 0b00000011, 0b00000001, 0b00000111, 0b00000000 ;E
00004e 0107
00004f 0103
000050 0001                      	.db 0b00000111, 0b00000001, 0b00000011, 0b00000001, 0b00000001, 0b00000000 ;F
000051 0106
000052 0505
000053 0006                      	.db 0b00000110, 0b00000001, 0b00000101, 0b00000101, 0b00000110, 0b00000000 ;G
000054 0505
000055 0507
000056 0005                      	.db 0b00000101, 0b00000101, 0b00000111, 0b00000101, 0b00000101, 0b00000000 ;H
000057 0207
000058 0202
000059 0007                      	.db 0b00000111, 0b00000010, 0b00000010, 0b00000010, 0b00000111, 0b00000000 ;I
00005a 0407
00005b 0504
00005c 0006                      	.db 0b00000111, 0b00000100, 0b00000100, 0b00000101, 0b00000110, 0b00000000 ;J
00005d 0505
00005e 0503
00005f 0005                      	.db 0b00000101, 0b00000101, 0b00000011, 0b00000101, 0b00000101, 0b00000000 ;K
000060 0101
000061 0101
000062 0007                      	.db 0b00000001, 0b00000001, 0b00000001, 0b00000001, 0b00000111, 0b00000000 ;L
000063 0705
000064 0507
000065 0005                      	.db 0b00000101, 0b00000111, 0b00000111, 0b00000101, 0b00000101, 0b00000000 ;M
000066 0503
000067 0505
000068 0005                      	.db 0b00000011, 0b00000101, 0b00000101, 0b00000101, 0b00000101, 0b00000000 ;N
000069 0502
00006a 0505
00006b 0002                      	.db 0b00000010, 0b00000101, 0b00000101, 0b00000101, 0b00000010, 0b00000000 ;O
00006c 0503
00006d 0103
00006e 0001                      	.db 0b00000011, 0b00000101, 0b00000011, 0b00000001, 0b00000001, 0b00000000 ;P
00006f 0502
000070 0705
000071 0006                      	.db 0b00000010, 0b00000101, 0b00000101, 0b00000111, 0b00000110, 0b00000000 ;Q
000072 0503
000073 0503
000074 0005                      	.db 0b00000011, 0b00000101, 0b00000011, 0b00000101, 0b00000101, 0b00000000 ;R
000075 0107
000076 0407
000077 0007                      	.db 0b00000111, 0b00000001, 0b00000111, 0b00000100, 0b00000111, 0b00000000 ;S
000078 0207
000079 0202
00007a 0002                      	.db 0b00000111, 0b00000010, 0b00000010, 0b00000010, 0b00000010, 0b00000000 ;T
00007b 0505
00007c 0505
00007d 0007                      	.db 0b00000101, 0b00000101, 0b00000101, 0b00000101, 0b00000111, 0b00000000 ;U
00007e 0505
00007f 0505
000080 0002                      	.db 0b00000101, 0b00000101, 0b00000101, 0b00000101, 0b00000010, 0b00000000 ;V
000081 0505
000082 0705
000083 0007                      	.db 0b00000101, 0b00000101, 0b00000101, 0b00000111, 0b00000111, 0b00000000 ;W
000084 0505
000085 0502
000086 0005                      	.db 0b00000101, 0b00000101, 0b00000010, 0b00000101, 0b00000101, 0b00000000 ;X
000087 0505
000088 0202
000089 0002                      	.db 0b00000101, 0b00000101, 0b00000010, 0b00000010, 0b00000010, 0b00000000 ;Y
00008a 0407
00008b 0102
00008c 0007                      	.db 0b00000111, 0b00000100, 0b00000010, 0b00000001, 0b00000111, 0b00000000 ;Z
                                 
00008d 0101
00008e 0001
00008f 0001                      	.db 0b00000001, 0b00000001, 0b00000001, 0b00000000, 0b00000001, 0b00000000 ;!
000090 0406
000091 0002
000092 0002                      	.db 0b00000110, 0b00000100, 0b00000010, 0b00000000, 0b00000010, 0b00000000 ;?
                                 
                                 // FUNCTIONS //
                                 init_screen:
                                 	; Data In (PB3) is output
000093 9a23                      	SBI DDRB, 3	
000094 982b                      	CBI PORTB, 3
                                 	; Clock (PB5) is output
000095 9a25                      	SBI DDRB, 5		
000096 982d                      	CBI PORTB, 5
                                 	; Output Enable/Latch CLK (PB4) is output
000097 9a24                      	SBI DDRB, 4		
000098 982c                      	CBI PORTB, 4
000099 9508                      	RET
                                 
                                 
                                 screen_fill:
                                 	; Fill the screen data memory with a byte (repeat a pattern on the screen)
                                 	; R10: Data byte pattern
                                 	; NOTE: this function changes the registers: R16
                                 
00009a e406                      	LDI R16,70
                                 
                                 	; Place the Y pointer to address 0x0100
00009b e0c0                      	LDI YL,0x00
00009c e0d1                      	LDI YH,0x01
                                 	
                                 	sf_loop:
                                 		; Store the data for the screen to the RAM
00009d 92a9                      		ST Y+,R10			; Write the byte at address Y and increment Y
                                 
00009e 950a                      		DEC R16
00009f f7e9                      		BRNE sf_loop
0000a0 9508                      	RET
                                 
                                 screen_set_char:
                                 	; Write a number in data memory (3px*5px)
                                 	; R10 : X position (from 0 to 37)
                                 	; R11 : Y position (from 0 to 9)
                                 	; R12 : LED status (On/Off)
                                 	; R13 : number (0 to 9)
                                 	; Note : this function changes the registers : R0, R16, R17, R18, R19, R20, R21
                                 	; Load 
0000a1 e0f0                      	LDI ZH, high(CharTable<<1)	
0000a2 e4e2                      	LDI ZL, low(CharTable<<1)
                                 	
0000a3 e006                      	LDI R16, 6
0000a4 e030                      	LDI R19, 0
                                 
0000a5 9ed0                      	MUL R13, R16
0000a6 0de0                      	ADD ZL, R0
0000a7 f410                      	BRCC swc_draw	; Skip if no need to INC ZH
0000a8 e001                      		LDI R16, 1
0000a9 0ff0                      		ADD ZH, R16
                                 
                                 	swc_draw:
                                 		; Get the address of the start of the row
0000aa e00a                      		LDI R16, 10
0000ab 2d1b                      		MOV R17, R11			; Y -> R17
0000ac 0f13                      		ADD R17, R19			; Y + row -> R17
0000ad 3017                      		CPI R17,7				; If the row index >= 7,
0000ae f02c                      		BRLT swc_less			; Then 
0000af 5017                      			SUBI R17,7			; Remove 7 from the row index
0000b0 9f10                      			MUL R17,R16			; Multiply row index with row length
0000b1 e015                      			LDI R17,5			; Add an offset of 5 (8*5 pixels / 8 bits)
0000b2 0e01                      			ADD R0,R17
0000b3 c001                      			RJMP swc_addr
                                 
                                 		swc_less:				; If the row index < 7
0000b4 9f10                      			MUL R17,R16			; Then simply multiply row index with row length
                                 
                                 		swc_addr:
                                 		; Extract the X index of the data block (8-bit block)
0000b5 2d0a                      		MOV R16, R10
0000b6 9506                      		LSR R16					; Divide the X index by 8 (three successive shift left)
0000b7 9506                      		LSR R16												
0000b8 9506                      		LSR R16
                                 
0000b9 0d00                      		ADD R16, R0				; Add the X index of the data block to the starting index of the row
                                 		; NOTE: R0 is the result of the previous MUL operation
                                 		; Init Y-pointer to the right address
0000ba 2fc0                      		MOV YL, R16
0000bb e0d1                      		LDI YH, 0x01
                                 		; Extract the index of the bit inside the 8-bit block
0000bc 2d1a                      		MOV R17,R10
0000bd 7017                      		ANDI R17,0b00000111		; Mask the last three bits
                                 
0000be e050                      		LDI R21, 0
0000bf 9125                      		LPM R18, Z+				; Put the actual row of the character to R18
0000c0 8148                      		LD R20, Y				; Put the displayed bits to R20
0000c1 2f01                      		MOV R16, R17
0000c2 3010                      		CPI R17, 0
0000c3 f039                      		BREQ swc_no_shift
                                 		swc_shift:
0000c4 0f55                      			LSL R21
0000c5 1f22                      			ROL R18
0000c6 f410                      			BRCC swc_shift_no_carry			; If a character is written at the end of the register then continue writting in the following
0000c7 6051                      				SBR R21, 1					; Register
0000c8 9488                      				CLC
                                 			swc_shift_no_carry:
0000c9 950a                      			DEC R16							; Dec until the pixels are set in the two registers
0000ca f7c9                      			BRNE swc_shift
                                 		swc_no_shift:
                                 		
                                 		
0000cb fcc0                      		SBRC R12,0				; Skip next if we want LED OFF
0000cc c005                      		RJMP swc_enable
0000cd 1b42                      			SUB R20, R18		; Sub the char pixels from the actual displayed pixels
0000ce 9349                      			ST Y+, R20
0000cf 8108                      			LD R16, Y
0000d0 1b05                      			SUB R16, R21
0000d1 c004                      			RJMP swc_end
                                 
                                 		swc_enable:
0000d2 2b42                      			OR R20, R18			; Add the char pixels to the actual displayed pixels
0000d3 9349                      			ST Y+, R20
0000d4 8108                      			LD R16, Y
0000d5 2b05                      			OR R16, R21
                                 			
                                 		swc_end:
0000d6 8308                      		ST Y, R16				; Store in the second register
0000d7 9533                      		INC R19
0000d8 3035                      		CPI R19, 5
0000d9 f681                      		BRNE swc_draw			; Branch until the 5 rows of the character are written
0000da 9508                      	RET
                                 
                                 screen_set_hline:
                                 	; Draw an horizontal line on the screen
                                 	; R10: X position
                                 	; R11: Y position
                                 	; R12: LED status (0 = Off; 1 = On)
                                 	; R13: Line width (must be at least 1)
                                 	; NOTE: this function changes the registers: R0, R1, R16, R17, R18, R19
                                 
                                 	; Compute and add the row offset to the address of the data block
0000db e00a                      	LDI R16,10				; One row in the screen = 5*16 pixels = 5*2 bytes
                                 
                                 	; Get the address of the start of the row
0000dc 2d1b                      	MOV R17,R11
0000dd 3017                      	CPI R17,7				; If the row index >= 7,
0000de f02c                      	BRLT ssh_less			; Then 
0000df 5017                      		SUBI R17,7			; Remove 7 from the row index
0000e0 9f10                      		MUL R17,R16			; Multiply row index with row length
0000e1 e015                      		LDI R17,5			; Add an offset of 5 bytes (8*5 [pixels/line] / 8 [bits/byte])
0000e2 0e01                      		ADD R0,R17
0000e3 c001                      		RJMP ssh_addr
                                 
                                 	ssh_less:				; If the row index < 7
0000e4 9eb0                      		MUL R11,R16			; Then simply multiply row index with row length
                                 
                                 	ssh_addr:
                                 	; Extract the X index of the data block (8-bit block)
0000e5 2d0a                      	MOV R16,R10
0000e6 9506                      	LSR R16					; Divide the X index by 8 (three successive shift left)
0000e7 9506                      	LSR R16
0000e8 9506                      	LSR R16
                                 
0000e9 0d00                      	ADD R16,R0				; Add the X index of the data block to the starting index of the row
                                 	; NOTE: R0 is the result of the previous MUL operation
                                 	
                                 	; Init Y-pointer to the right address
0000ea 2fc0                      	MOV YL,R16
0000eb e0d1                      	LDI YH,0x01
                                 	
                                 	; Store the line width in R19
0000ec 2d3d                      	MOV R19,R13
                                 
                                 	; Extract the index of the bit inside the 8-bit block
0000ed 2d1a                      	MOV R17,R10
0000ee 7017                      	ANDI R17,0b00000111		; Mask the last three bits
                                 
0000ef 5017                      	SUBI R17,7				; Get the dual bit index of the 8-bit block (b = 7 - a)
0000f0 9511                      	NEG R17
                                 
                                 	ssh_width_loop:
                                 
                                 	; Get the data block from the RAM
0000f1 8108                      	LD R16,Y
                                 	
                                 	; Prepare the mask
0000f2 e820                      	LDI R18,0b10000000
                                 
0000f3 3010                      	CPI R17,0
                                 	; Set the bit to 1 at the index position
                                 	ssh_bit_loop:
0000f4 f039                      	BREQ ssh_bit_select		; Initially: BREQ on result of CPI operation, next: BREQ on result of DEC
0000f5 9526                      		LSR R18				; Shift the bit mask left
0000f6 3031                      		CPI R19,1			; Check if the remaining width (R19) == 1
0000f7 f011                      		BREQ ssh_bl_next	; Skip the next part if the remaining width (R19) == 1
0000f8 953a                      			DEC R19			; Decrement the remaining Width
0000f9 6820                      			ORI R18,0b10000000	; Set LSB to 1 (add a pixel to the currently drawn line)
                                 
                                 		ssh_bl_next:
0000fa 951a                      		DEC R17
0000fb cff8                      		RJMP ssh_bit_loop
                                 
                                 	ssh_bit_select:
                                 
                                 	; Action depending on the wanted LED status
0000fc fcc0                      	SBRC R12,0				; Skip next if we want LED OFF
0000fd c003                      	RJMP ssh_enable
0000fe 9520                      		COM R18				; Get the invert of the mask
0000ff 2302                      		AND R16,R18			; Mask the current data block to clear only the selected bit
000100 c001                      		RJMP ssh_write
                                 
                                 	ssh_enable:
000101 2b02                      		OR R16,R18			; Then overlap the mask to the data block to set only the selected bit
                                 
                                 	; Write the modified data block into the SRAM
                                 	ssh_write:
000102 9309                      	ST Y+,R16
                                 
                                 	; In case of overlapping over the next data block(s):
                                 
000103 e018                      	LDI R17,8				; Prepare R17 (the line continues on the first byte of the next data block)
                                 
000104 3031                      	CPI R19,1				; If the line overlaps on another 8-bit data block, redo an iteration on the next data block
000105 f759                      	BRNE ssh_width_loop
                                 
000106 9508                      	RET
                                 
                                 screen_set_rect:
                                 	; Draw a rectangle on the screen
                                 	; R10: X position
                                 	; R11: Y position
                                 	; R12: LED status (0 = Off; 1 = On)
                                 	; R13: Rectangle width (must be at least 1)
                                 	; R14: Rectangle height (must be at least 1)
                                 	; NOTE: this function changes the registers: *R11*, *R14*, R16, R17, R18, R19
                                 
                                 	; Repeat drawing lines of the same width across the height
                                 	ssr_height_loop:
                                 		; Draw an horizontal line at this Y position
000107 dfd3                      		RCALL screen_set_hline
000108 94b3                      		INC R11				; Increment the Y position
000109 94ea                      		DEC R14				; Decrement the remaining height
00010a f7e1                      		BRNE ssr_height_loop
00010b 9508                      	RET
                                 
                                 screen_set_point:
                                 	; Draw a point on the screen
                                 	; R10: X position
                                 	; R11: Y position
                                 	; R12: point status (0 = Off; 1 = On)
                                 
                                 	; Compute and add the row offset to the address of the data block
00010c e00a                      	LDI R16,10				; One row in the screen = 5*16 pixels = 5*2 bytes
                                 
                                 	; Get the address of the start of the row
00010d 2d1b                      	MOV R17,R11
00010e 3017                      	CPI R17,7				; If the row index >= 7,
00010f f02c                      	BRLT ssp_less			; Then 
000110 5017                      		SUBI R17,7			; Remove 7 from the row index
000111 9f10                      		MUL R17,R16			; Multiply row index with row length
000112 e015                      		LDI R17,5			; Add an offset of 5 (8*5 pixels / 8 bits)
000113 0e01                      		ADD R0,R17
000114 c001                      		RJMP ssp_addr
                                 
                                 	ssp_less:				; If the row index < 7
000115 9eb0                      		MUL R11,R16			; Then simply multiply row index with row length
                                 
                                 	ssp_addr:
                                 	; Extract the X index of the data block (8-bit block)
000116 2d0a                      	MOV R16,R10
000117 9506                      	LSR R16					; Divide the X index by 8 (three successive shift left)
000118 9506                      	LSR R16
000119 9506                      	LSR R16
                                 
00011a 0d00                      	ADD R16,R0				; Add the X index of the data block to the starting index of the row
                                 	; NOTE: R0 is the result of the previous MUL operation
                                 	
                                 	; Init Y-pointer to the right address
00011b 2fc0                      	MOV YL,R16
00011c e0d1                      	LDI YH,0x01
                                 	
                                 	; Get the data block from the RAM
00011d 8108                      	LD R16,Y
                                 
                                 	; Extract the index of the bit inside the 8-bit block
00011e 2d1a                      	MOV R17,R10
00011f 7017                      	ANDI R17,0b00000111		; Mask the last three bits
                                 	
                                 	; Prepare the mask
000120 e021                      	LDI R18,1
                                 
                                 	; Set the bit to 1 at the index position
                                 	ssp_bit_loop:
000121 f019                      	BREQ ssp_bit_select		; Initially: BRNE on result of ANDI operation, next: BRNE on result of DEC
000122 0f22                      		LSL R18				; Shift the bit mask left
000123 951a                      		DEC R17
000124 cffc                      		RJMP ssp_bit_loop
                                 
                                 	; Get the invert of the mask
                                 	ssp_bit_select:
000125 9520                      	COM R18
                                 
                                 	; Action depending on the wanted LED status
000126 fcc0                      	SBRC R12,0				; Skip next if we want LED OFF
000127 c002                      	RJMP ssp_enable
000128 2302                      		AND R16,R18			; Mask the current data block to clear only the selected bit
000129 c003                      		RJMP ssp_write
                                 
                                 	ssp_enable:
00012a 9500                      		COM R16				; Invert the current data block
00012b 2302                      		AND R16,R18			; Then mask the inverted data block to (un)clear only the selected bit
00012c 9500                      		COM R16				; Finally, invert the masked set the selected bit
                                 
                                 	; Write the modified data block into the SRAM
                                 	ssp_write:
00012d 8308                      	ST Y,R16
                                 
00012e 9508                      	RET
                                 
                                 write_go:
00012f e00e
000130 2ea0
000131 e002
000132 2eb0
000133 e001
000134 2ec0
000135 e00c
000136 2ed0
000137 e009
000138 2ee0
000139 dfcd                      	draw_rect 14, 2, 1, 12, 9
00013a e00f
00013b 2ea0
00013c e003
00013d 2eb0
00013e e000
00013f 2ec0
000140 e00a
000141 2ed0
000142 e007
000143 2ee0
000144 dfc2                      	draw_rect 15, 3, 0, 10, 7
000145 e100
000146 2ea0
000147 e004
000148 2eb0
000149 e001
00014a 2ec0
00014b e100
00014c 2ed0
00014d df53                      	draw_char 16, 4, 1, _G
00014e e104
00014f 2ea0
000150 e004
000151 2eb0
000152 e001
000153 2ec0
000154 e108
000155 2ed0
000156 df4a                      	draw_char 20, 4, 1, _O
000157 e108
000158 2ea0
000159 e004
00015a 2eb0
00015b e001
00015c 2ec0
00015d e204
00015e 2ed0
00015f df41                      	draw_char 24, 4, 1, _EXC
000160 9508                      	RET
                                 
                                 write_battleship:
000161 e001
000162 2ea0
000163 e005
000164 2eb0
000165 e001
000166 2ec0
000167 e00b
000168 2ed0
000169 df37                      	draw_char 1, 5, 1, _B 
00016a e005
00016b 2ea0
00016c e005
00016d 2eb0
00016e e001
00016f 2ec0
000170 e00a
000171 2ed0
000172 df2e                      	draw_char 5, 5, 1, _A
000173 e009
000174 2ea0
000175 e005
000176 2eb0
000177 e001
000178 2ec0
000179 e10d
00017a 2ed0
00017b df25                      	draw_char 9, 5, 1, _T
00017c e00d
00017d 2ea0
00017e e005
00017f 2eb0
000180 e001
000181 2ec0
000182 e10d
000183 2ed0
000184 df1c                      	draw_char 13, 5, 1, _T
000185 e101
000186 2ea0
000187 e005
000188 2eb0
000189 e001
00018a 2ec0
00018b e105
00018c 2ed0
00018d df13                      	draw_char 17, 5, 1, _L
00018e e105
00018f 2ea0
000190 e005
000191 2eb0
000192 e001
000193 2ec0
000194 e00e
000195 2ed0
000196 df0a                      	draw_char 21, 5, 1, _E
000197 e109
000198 2ea0
000199 e005
00019a 2eb0
00019b e001
00019c 2ec0
00019d e10c
00019e 2ed0
00019f df01                      	draw_char 25, 5, 1, _S
0001a0 e10d
0001a1 2ea0
0001a2 e005
0001a3 2eb0
0001a4 e001
0001a5 2ec0
0001a6 e101
0001a7 2ed0
0001a8 def8                      	draw_char 29, 5, 1, _H
0001a9 e201
0001aa 2ea0
0001ab e005
0001ac 2eb0
0001ad e001
0001ae 2ec0
0001af e102
0001b0 2ed0
0001b1 deef                      	draw_char 33, 5, 1, _I
0001b2 e205
0001b3 2ea0
0001b4 e005
0001b5 2eb0
0001b6 e001
0001b7 2ec0
0001b8 e109
0001b9 2ed0
0001ba dee6                      	draw_char 37, 5, 1, _P
0001bb e000
0001bc 2ea0
0001bd e003
0001be 2eb0
0001bf e001
0001c0 2ec0
0001c1 e208
0001c2 2ed0
0001c3 df17                      	draw_line 0, 3, 1, 40
0001c4 e000
0001c5 2ea0
0001c6 e00b
0001c7 2eb0
0001c8 e001
0001c9 2ec0
0001ca e208
0001cb 2ed0
0001cc df0e                      	draw_line 0, 11, 1, 40
0001cd 9508                      	RET
                                 .INCLUDE "keyboard.inc"
                                 
                                  * keyboard.inc
                                  *
                                  *   Authors: Mathieu Philipart
                                  *			  Tho    Lepoutte
                                  */ 
                                 
                                 
                                 // MACROS
                                 
                                 // FUNCTIONS
                                 
                                 main_keyboard:
                                 	; 2-step method
                                 	step1:
0001ce e000                      		LDI R16, 0x00	; Columns register
0001cf e020                      		LDI R18, 0x00	; Temp register
                                 		; Row -> LOW
0001d0 985c                      		CBI PORTD, 4
0001d1 985d                      		CBI PORTD, 5
0001d2 985e                      		CBI PORTD, 6
0001d3 985f                      		CBI PORTD, 7
                                 		; Row -> output
0001d4 9a54                      		SBI DDRD, 4
0001d5 9a55                      		SBI DDRD, 5
0001d6 9a56                      		SBI DDRD, 6
0001d7 9a57                      		SBI DDRD, 7
                                 		; Columns -> enable pull-up
0001d8 9a58                      		SBI PORTD, 0
0001d9 9a59                      		SBI PORTD, 1
0001da 9a5a                      		SBI PORTD, 2
0001db 9a5b                      		SBI PORTD, 3
                                 		; Columns -> input
0001dc 9850                      		CBI DDRD, 0
0001dd 9851                      		CBI DDRD, 1
0001de 9852                      		CBI DDRD, 2
0001df 9853                      		CBI DDRD, 3
                                 
0001e0 9b48                      		SBIS PIND, 0 ; Skip if no button pressed on C3
0001e1 d013                      		RCALL Column3
                                 
0001e2 9b49                      		SBIS PIND, 1 ; Skip if no button pressed on C2
0001e3 d00e                      		RCALL Column2
                                 
0001e4 9b4a                      		SBIS PIND, 2 ; Skip if no button pressed on C1
0001e5 d009                      		RCALL Column1
                                 
0001e6 9b4b                      		SBIS PIND, 3 ; Skip if no button pressed on C0
0001e7 d004                      		RCALL Column0
                                 
0001e8 e020                      		LDI R18, 0x00
0001e9 1702                      		CP R16, R18
0001ea f069                      		BREQ NoButtonPressed
0001eb c00d                      		RJMP step2
                                 
                                 		Column0:
0001ec e021                      			LDI R18, 0b00000001
0001ed 0f02                      			ADD R16, R18
0001ee 9508                      			RET
                                 		Column1: 
0001ef e022                      			LDI R18, 0b00000010
0001f0 0f02                      			ADD R16, R18
0001f1 9508                      			RET
                                 		Column2:
0001f2 e024                      			LDI R18, 0b00000100
0001f3 0f02                      			ADD R16, R18
0001f4 9508                      			RET
                                 		Column3:
0001f5 e028                      			LDI R18, 0b00001000
0001f6 0f02                      			ADD R16, R18
0001f7 9508                      			RET
                                 
                                 	NoButtonPressed:
0001f8 cfd5                      		RJMP main_keyboard
                                 
                                 	step2:
                                 		; Columns -> LOW
0001f9 9858                      		CBI PORTD, 0
0001fa 9859                      		CBI PORTD, 1
0001fb 985a                      		CBI PORTD, 2
0001fc 985b                      		CBI PORTD, 3
                                 		; Columns -> output
0001fd 9a50                      		SBI DDRD, 0
0001fe 9a51                      		SBI DDRD, 1
0001ff 9a52                      		SBI DDRD, 2
000200 9a53                      		SBI DDRD, 3
                                 		; Row -> enable pull-up
000201 9a5c                      		SBI PORTD, 4
000202 9a5d                      		SBI PORTD, 5
000203 9a5e                      		SBI PORTD, 6
000204 9a5f                      		SBI PORTD, 7
                                 		; Row -> input
000205 9854                      		CBI DDRD, 4
000206 9855                      		CBI DDRD, 5
000207 9856                      		CBI DDRD, 6
000208 9857                      		CBI DDRD, 7
                                 
000209 9b4c                      		SBIS PIND, 4 ; Skip if no button pressed on R3
00020a d010                      		RCALL Row3
                                 
00020b 9b4d                      		SBIS PIND, 5 ; Skip if no button pressed on R2
00020c d00b                      		RCALL Row2
                                 
00020d 9b4e                      		SBIS PIND, 6 ; Skip if no button pressed on R1
00020e d006                      		RCALL Row1
                                 
00020f 9b4f                      		SBIS PIND, 7 ; Skip if no button pressed on R0
000210 d001                      		RCALL Row0
                                 
000211 c00c                      		RJMP test
                                 
                                 		Row0:
000212 e120                      			LDI R18, 0b00010000
000213 0f02                      			ADD R16, R18
000214 9508                      			RET
                                 		Row1: 
000215 e220                      			LDI R18, 0b00100000
000216 0f02                      			ADD R16, R18
000217 9508                      			RET
                                 		Row2:
000218 e420                      			LDI R18, 0b01000000
000219 0f02                      			ADD R16, R18
00021a 9508                      			RET
                                 		Row3:
00021b e820                      			LDI R18, 0b10000000
00021c 0f02                      			ADD R16, R18
00021d 9508                      			RET
                                 
                                 	test:
                                 		CheckC0:
00021e ff00                      			SBRS R16, 0
00021f c008                      			RJMP CheckC1
                                 			C0High:
000220 fd04                      				SBRC R16, 4
000221 d02c                      				RCALL Btn7
000222 fd05                      				SBRC R16, 5
000223 d02b                      				RCALL Btn8
000224 fd06                      				SBRC R16, 6
000225 d02a                      				RCALL Btn9
000226 fd07                      				SBRC R16, 7
000227 d02e                      				RCALL BtnF
                                 		CheckC1:
000228 ff01                      			SBRS R16, 1
000229 c008                      			RJMP CheckC2
                                 			C1High:
00022a fd04                      				SBRC R16, 4
00022b d01f                      				RCALL Btn4
00022c fd05                      				SBRC R16, 5
00022d d01e                      				RCALL Btn5
00022e fd06                      				SBRC R16, 6
00022f d01d                      				RCALL Btn6
000230 fd07                      				SBRC R16, 7
000231 d023                      				RCALL BtnE
                                 		CheckC2:
000232 ff02                      			SBRS R16, 2
000233 c008                      			RJMP CheckC3
                                 			C2High:
000234 fd04                      				SBRC R16, 4
000235 d012                      				RCALL Btn1
000236 fd05                      				SBRC R16, 5
000237 d011                      				RCALL Btn2
000238 fd06                      				SBRC R16, 6
000239 d010                      				RCALL Btn3
00023a fd07                      				SBRC R16, 7
00023b d018                      				RCALL BtnD
                                 		CheckC3:
00023c ff03                      			SBRS R16, 3
00023d cf90                      			RJMP main_keyboard
                                 			C3High:
00023e fd04                      				SBRC R16, 4
00023f d011                      				RCALL BtnA
000240 fd05                      				SBRC R16, 5
000241 d005                      				RCALL Btn0
000242 fd06                      				SBRC R16, 6
000243 d00e                      				RCALL BtnB
000244 fd07                      				SBRC R16, 7
000245 d00d                      				RCALL BtnC
000246 9508                      		RET
                                 
                                 
                                 
                                 Btn0:
                                 	;RCALL BuzzerOn
000247 9508                      	RET
                                 Btn1:
                                 	;RCALL BuzzerOn
000248 9508                      	RET
                                 Btn2:
                                 	;RCALL BuzzerOn
000249 9508                      	RET
                                 Btn3:
                                 	;RCALL BuzzerOn
00024a 9508                      	RET
                                 Btn4:
                                 	;RCALL LEDPC2On
00024b 9508                      	RET
                                 Btn5:
                                 	;RCALL BuzzerOn
00024c 9508                      	RET
                                 Btn6:
                                 	;RCALL BuzzerOn
00024d 9508                      	RET
                                 Btn7:
                                 	;RCALL LEDPC2On
                                 	;RCALL LEDPC3On
00024e 9508                      	RET
                                 Btn8:
                                 	;RCALL LEDPC3On
00024f 9508                      	RET
                                 Btn9:
                                 	;RCALL BuzzerOn
000250 9508                      	RET
                                 BtnA:
                                 	;RCALL BuzzerOn
000251 9508                      	RET
                                 BtnB:
                                 	;RCALL BuzzerOn
000252 9508                      	RET
                                 BtnC:
                                 	;RCALL BuzzerOn
000253 9508                      	RET
                                 BtnD:
                                 	;RCALL BuzzerOn
000254 9508                      	RET
                                 BtnE:
                                 	;RCALL BuzzerOn
000255 9508                      	RET
                                 BtnF:
                                 	;RCALL BuzzerOn
                                 .INCLUDE "timer.inc"
000256 9508                      
                                  * timer.inc
                                  *
                                  *   Authors: Mathieu Philipart
                                  *			  Tho    Lepoutte
                                  */ 
                                 
                                  #define TCNT1_INIT 40536	; 65536 - 25000 because we are working in overflow
                                 
                                  .macro sleep_ts
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 	; This macro suspend the process for the time given
                                 	; in argument (integer number of tenths of a second).
                                 	; The maximum sleep duration is 25.5 seconds.
                                 	; NOTE: this macro uses the register R16.
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 
                                 	// Reset the interrupt counter
                                 	LDI R16, high(TCNT1_INIT)
                                 	STS TCNT1H,R16
                                 	LDI R16, low(TCNT1_INIT)
                                 	STS TCNT1L,R16
                                 
                                 	// Prepare the time counter
                                 	LDI R16, @0		; Time in tenths of a second (integer number)
                                 	MOV R7, R16
                                 
                                 	// Prepare R16 to compare R2 with 1
                                 	LDI R16,1
                                 	m_ss_loop:
                                 		CP R7,R16		; The sleep counter R7 is decremented by Timer1 interrupt
                                 		BRSH m_ss_loop	; Loop if R7 >= R16
                                 .endmacro
                                 
                                 
                                 
                                 init_timer0:
000257 e004                       	LDI R16, 0x04	
000258 bd05                      	OUT TCCR0B, R16 ; Setting 1024 prescaler	
                                 		
000259 ea07                      	LDI R16, 167	; 256 - 89 because we are working in overflow
00025a 2e20                      	MOV R2, R16
00025b bc26                      	OUT TCNT0, R2	; Setting init value of interrupt counter
                                 
00025c e001                      	LDI R16, 0x01
00025d 9300 006e                 	STS TIMSK0, R16	; Enable Overflow interrupt
00025f 9508                      	RET
                                 
                                 init_timer1:
                                 	; Configure prescaler
000260 e003                      	LDI R16, (1<<CS11)|(1<<CS10)
000261 9300 0081                 	STS TCCR1B,R16				; Set prescaler to 64 (f_tmr = 16e6/64 = 250000 Hz)
                                 
                                 	; Frequency: 10Hz -> (16e6/64) / 25000 = 10Hz;
000263 e90e                      	LDI R16, high(TCNT1_INIT)
000264 9300 0085                 	STS TCNT1H,R16
000266 e508                      	LDI R16, low(TCNT1_INIT)
000267 9300 0084                 	STS TCNT1L,R16				; Set initial counter value to 25000 to have 10Hz (16-bit counter)
                                 
000269 e001                      	LDI R16,0x01
00026a 9300 006f                 	STS TIMSK1,R16				; Enable Overflow interrupt of Timer1
00026c 9508                      	RET
                                 
                                 Timer0OverflowInterrupt:
00026d bc26                      	OUT TCNT0,R2			; Set initial counter value
                                 	
                                 	; Reset the falling edge
00026e 9a2c                      	SBI PORTB,4
                                 
                                 	; Decrement the Row counter
00026f 948a                      	DEC R8
                                 
                                 	; If R8 != 0 -> Don't reset the Row counter
000270 f431                      	BRNE skip_row_cnt_rst
                                 		; Reset the Row counter to 7
000271 e097                      		LDI R25,7
000272 2e89                      		MOV R8,R25
                                 
                                 		; Reset the Row selector to the last row (refreshing from bottom to top)
000273 e490                      		LDI R25,0b01000000
000274 2e99                      		MOV R9,R25
                                 
                                 		; Place the X pointer to address 0x0146 (0x0100 + 70 => refreshing from end to start)
000275 e4a6                      		LDI XL,0x46
000276 e0b1                      		LDI XH,0x01
                                 	
                                 	skip_row_cnt_rst:
                                 
000277 e09a                      	LDI R25,10
000278 2e79                      	MOV R7,R25				; Register loop counter (#shift registers)
                                 	reg_loop:
                                 		; Get the data for this shift register from the RAM
000279 905e                      		LD R5,-X				; Decrement X and read the byte at address X
                                 
00027a e098                      		LDI R25,8
00027b 2e69                      		MOV R6,R25			; Shift loop counter (8 shifts per register)
                                 		shift_loop:
                                 			; Put data into shift registers
00027c 982b                      			CBI PORTB,3		; Set PB3 to 0 initially
00027d 1c55                      			ROL R5
00027e f408                      			BRCC next_clk	; Let PB3 to 0 (skip next instruction) if C==0
00027f 9a2b                      			SBI PORTB,3
                                 
                                 			next_clk:		; Send a clock signal
000280 982d                      			CBI PORTB,5
000281 9a2d                      			SBI PORTB,5
                                 
000282 946a                      			DEC R6
000283 f7c1                      			BRNE shift_loop
                                 
000284 947a                      		DEC R7
000285 f799                      		BRNE reg_loop
                                 
                                 	; Send the row select data
000286 e098                      	LDI R25,8
000287 2e69                      	MOV R6,R25			; Shift loop counter (8 shifts per register)
000288 9488                      	CLC					; Ensure the C flag is cleared
                                 	shift_loop_rs:
                                 		; Put data into shift registers
000289 982b                      		CBI PORTB,3		; Set PB3 to 0 initially
00028a 1c99                      		ROL R9
00028b f408                      		BRCC nxt_clk_rs ; Let PB3 to 0 (skip next instruction) if C==0
00028c 9a2b                      		SBI PORTB,3
                                 
                                 		nxt_clk_rs:		; Send a clock signal
00028d 982d                      		CBI PORTB,5
00028e 9a2d                      		SBI PORTB,5
                                 
00028f 946a                      		DEC R6
000290 f7c1                      		BRNE shift_loop_rs
                                 
                                 	; After row written -> enable latch output
000291 982c                      	CBI PORTB,4			; Send falling edge to registers
                                 
000292 9518                      	RETI
                                 
                                 Timer1OverflowInterrupt:
                                 	; Reset initial timer counter value to 40536 to have 10Hz (16-bit counter)
000293 e99e                      	LDI R25, high(TCNT1_INIT)
000294 9390 0085                 	STS TCNT1H,R25
000296 e598                      	LDI R25, low(TCNT1_INIT)
000297 9390 0084                 	STS TCNT1L,R25
                                 
                                 	; Decrement the sleep counter
000299 947a                      	DEC  R7
                                 
00029a 9518                      
                                 
                                 
                                 ; Replace with your application code
                                 init:
00029b ddf7                          RCALL init_screen
00029c dfba                      	RCALL init_timer0
                                 
00029d 9478                      	SEI
                                 
                                 	
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   1 y  :  11 z  :   1 r0 :   7 r1 :   0 r2 :   3 r3 :   0 r4 :   0 
r5 :   2 r6 :   4 r7 :   3 r8 :   2 r9 :   2 r10:  24 r11:  23 r12:  20 
r13:  19 r14:   3 r15:   0 r16: 234 r17:  34 r18:  34 r19:   8 r20:   5 
r21:   5 r22:   0 r23:   0 r24:   0 r25:  14 r26:   1 r27:   1 r28:   4 
r29:   4 r30:   2 r31:   2 
Registers used: 28 out of 35 (80.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  17 adiw  :   0 and   :   3 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   4 brcs  :   0 break :   0 breq  :   5 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   3 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  24 cbr   :   0 
clc   :   2 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   4 cp    :   1 cpc   :   0 
cpi   :   8 cpse  :   0 dec   :  11 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   2 jmp   :   0 
ld    :   6 ldd   :   0 ldi   : 118 lds   :   0 lpm   :   1 lsl   :   2 
lsr   :  10 mov   :  90 movw  :   0 mul   :   7 muls  :   0 mulsu :   0 
neg   :   1 nop   :   0 or    :   3 ori   :   1 out   :   3 pop   :   0 
push  :   0 rcall :  44 ret   :  35 reti  :   2 rjmp  :  21 rol   :   3 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  24 sbic  :   0 sbis  :   8 
sbiw  :   0 sbr   :   1 sbrc  :  19 sbrs  :   4 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   6 std   :   0 sts   :   7 
sub   :   2 subi  :   4 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 40 out of 113 (35.4%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00053c   1052    228   1280   32768   3.9%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
