
---------- Begin Simulation Statistics ----------
final_tick                                11662234000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726140                       # Number of bytes of host memory used
host_op_rate                                   136816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   342.49                       # Real time elapsed on the host
host_tick_rate                               34051717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011662                       # Number of seconds simulated
sim_ticks                                 11662234000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  26038177                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25328288                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.777482                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.777482                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2446516                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1690302                       # number of floating regfile writes
system.cpu.idleCycles                          135582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               129900                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3591868                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.187714                       # Inst execution rate
system.cpu.iew.exec_refs                     13465804                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4237826                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1553885                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9839689                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                907                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2124                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4300229                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            54125595                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9227978                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            288639                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              51027276                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10220                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2320562                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 119201                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2334724                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            650                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        65217                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          64683                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  68315403                       # num instructions consuming a value
system.cpu.iew.wb_count                      50765845                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556164                       # average fanout of values written-back
system.cpu.iew.wb_producers                  37994558                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.176506                       # insts written-back per cycle
system.cpu.iew.wb_sent                       50876636                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 86484916                       # number of integer regfile reads
system.cpu.int_regfile_writes                40839595                       # number of integer regfile writes
system.cpu.ipc                               1.286203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.286203                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            618184      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              35595757     69.37%     70.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   46      0.00%     70.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43923      0.09%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              475189      0.93%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1421      0.00%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9209      0.02%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                49831      0.10%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20400      0.04%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              948893      1.85%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4680      0.01%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           19008      0.04%     73.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          10103      0.02%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9212688     17.95%     91.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3719862      7.25%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           57076      0.11%     98.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         529644      1.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               51315920                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2362226                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4608341                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2219811                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2422920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      834685                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016266                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  347796     41.67%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    149      0.02%     41.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    777      0.09%     41.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                113907     13.65%     55.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   92      0.01%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 362054     43.38%     98.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8518      1.02%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               580      0.07%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              809      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               49170195                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          122065933                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     48546034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          58971332                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   54124298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  51315920                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7268013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18867                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13064168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      23188887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.212953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.222829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7733320     33.35%     33.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3123621     13.47%     46.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3216097     13.87%     60.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3123108     13.47%     74.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1738866      7.50%     81.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1598538      6.89%     88.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1656732      7.14%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              486605      2.10%     97.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              512000      2.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23188887                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.200090                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            843824                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           296022                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9839689                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4300229                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                20870349                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         23324469                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        66762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       134545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            878                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 4942405                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3552987                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            118462                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545246                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2543507                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.931677                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  609603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           17932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10581                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7351                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1596                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1472673                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       651059                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1498484                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        14886                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1125                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       451959                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        92254                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         9605                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          555                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1928                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        38211                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         6227                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       271301                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       186848                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       417634                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       180612                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5       134097                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       197884                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7       156827                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        35958                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        20043                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        10241                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         2191                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         1593                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       428295                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       111260                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       408281                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       302024                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4       126629                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        87806                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       107554                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        32164                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         5825                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         3740                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         1322                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11          329                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         7261987                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            117772                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     22219521                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.108846                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.499549                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7701390     34.66%     34.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4324500     19.46%     54.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3674550     16.54%     70.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2169578      9.76%     80.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          399615      1.80%     82.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1152738      5.19%     87.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          410308      1.85%     89.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          243530      1.10%     90.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2143312      9.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     22219521                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2143312                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10168012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10168012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10168012                       # number of overall hits
system.cpu.dcache.overall_hits::total        10168012                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117148                       # number of overall misses
system.cpu.dcache.overall_misses::total        117148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5918778993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5918778993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5918778993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5918778993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10285160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10285160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10285160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10285160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011390                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011390                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50523.944011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50523.944011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50523.944011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50523.944011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29737                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.655875                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.343750                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48876                       # number of writebacks
system.cpu.dcache.writebacks::total             48876                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51841                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65307                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3588095493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3588095493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3588095493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3588095493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54941.973954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54941.973954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54941.973954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54941.973954                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6105257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6105257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3206431500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3206431500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6184735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6184735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012851                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012851                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40343.635975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40343.635975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    913874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    913874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33051.500904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33051.500904                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2712347493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2712347493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72002.853544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72002.853544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2674221493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2674221493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009184                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009184                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71015.255942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71015.255942                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.576410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10233319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.695592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.576410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20635627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20635627                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3036762                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12335031                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   5532430                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2165463                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 119201                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2431050                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1446                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               55899709                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7009                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9226553                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4237836                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2992                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16723                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3257329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       35667363                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     4942405                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3163691                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19805036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  241238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  762                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5098                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3117570                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 24404                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           23188887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.472680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.364297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 13883122     59.87%     59.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   401051      1.73%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   847592      3.66%     65.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   531798      2.29%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   520752      2.25%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   655007      2.82%     72.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1099515      4.74%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   308473      1.33%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4941577     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             23188887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211898                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.529182                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3114434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3114434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3114434                       # number of overall hits
system.cpu.icache.overall_hits::total         3114434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3136                       # number of overall misses
system.cpu.icache.overall_misses::total          3136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    194175000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    194175000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    194175000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    194175000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3117570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3117570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3117570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3117570                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61918.048469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61918.048469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61918.048469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61918.048469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1967                       # number of writebacks
system.cpu.icache.writebacks::total              1967                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156018500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156018500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000794                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000794                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63012.318255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63012.318255                       # average overall mshr miss latency
system.cpu.icache.replacements                   1967                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3114434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3114434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    194175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    194175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3117570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3117570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61918.048469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61918.048469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63012.318255                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.766142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3116910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1258.848950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.766142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6237616                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6237616                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3118376                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1118                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3040133                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1206196                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8120                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 650                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 199809                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  11662234000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 119201                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3903431                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4167988                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13699                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   6793815                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8190753                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               55231752                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 16580                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2209545                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2796384                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3295906                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             166                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            73369040                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   151196280                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 94067066                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2552970                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9737467                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     746                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11035329                       # count of insts added to the skid buffer
system.cpu.rob.reads                         74183202                       # The number of ROB reads
system.cpu.rob.writes                       109210048                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19716                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20146                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 430                       # number of overall hits
system.l2.overall_hits::.cpu.data               19716                       # number of overall hits
system.l2.overall_hits::total                   20146                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45591                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47635                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2044                       # number of overall misses
system.l2.overall_misses::.cpu.data             45591                       # number of overall misses
system.l2.overall_misses::total                 47635                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3278920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3426517000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3278920500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3426517000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            65307                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67781                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           65307                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67781                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.826192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.698103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.826192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.698103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702778                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72209.637965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71920.346121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71932.759526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72209.637965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71920.346121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71932.759526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28929                       # number of writebacks
system.l2.writebacks::total                     28929                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47635                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47635                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2812682750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2939396250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2812682750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2939396250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.698103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.698103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702778                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61693.815665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61706.649522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61693.815665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61706.649522                       # average overall mshr miss latency
system.l2.replacements                          39880                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48876                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48876                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1963                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1182                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36476                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2604525500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2604525500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71403.813466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71403.813466                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36476                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36476                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2231268750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2231268750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61170.872629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61170.872629                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.826192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72209.637965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72209.637965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61992.906067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    674395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    674395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.329668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73987.383434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73987.383434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    581414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    581414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.329668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63786.505760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63786.505760                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7945.603301                       # Cycle average of tags in use
system.l2.tags.total_refs                      134534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.798594                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.358750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       176.532897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7707.711654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.940883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969922                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1124352                       # Number of tag accesses
system.l2.tags.data_accesses                  1124352                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001403610250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28929                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47635                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28929                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.601676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.159098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.648887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1778     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.61%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.549523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1666     93.07%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.28%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              105      5.87%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.73%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3048640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    261.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   11651564000                       # Total gap between requests
system.mem_ctrls.avgGap                     152180.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       130816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2917568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1849600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 11217061.842525197193                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 250172308.324459940195                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 158597400.806740790606                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45591                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28929                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59260500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1308215500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 258265962500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28992.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28694.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8927580.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       130816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2917824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3048640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45591                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47635                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28929                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28929                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     11217062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    250194260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        261411321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     11217062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11217062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    158756547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       158756547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    158756547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     11217062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    250194260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       420167868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47631                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28900                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               474394750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238155000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1367476000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9959.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28709.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40013                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26255                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   477.246809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   266.694236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   419.225375                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3318     32.33%     32.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1545     15.05%     47.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          666      6.49%     53.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          405      3.95%     57.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          303      2.95%     60.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          216      2.10%     62.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          386      3.76%     66.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          305      2.97%     69.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3119     30.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3048384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1849600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              261.389370                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              158.597401                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40205340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21369645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178592820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77464800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 920116080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2263815420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2571927360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6073491465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.782850                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6646442750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    389220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4626571250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33072480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17578440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161492520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73393200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 920116080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1654020870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3085438560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    5945112150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   509.774727                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   7993245500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    389220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3279768500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28929                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10074                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36476                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4900096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4900096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4900096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47635                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50588500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59543750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             30125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1967                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37658                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27649                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       195409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                202326                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       284224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7307712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7591936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39882                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           107663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 106775     99.18%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    888      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             107663                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11662234000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118115500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3714998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          97960500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
