# 8-Bit Project

![8bit-computer](https://github.com/user-attachments/assets/1d2e3fc5-06de-4ce0-973f-8dd1edc25fda)

# 8-Bit Instructions

## Ben Eater 8-Bit Computer Instructions Overview

| Opcode  | Dec  | Bin   | Step 0  | Step 1    | Step 2  | Step 3  | Step 4       | Usage      | Description                                                    |
|---------|------|-------|---------|-----------|---------|---------|--------------|------------|----------------------------------------------------------------|
| NOP     | 00   | 0000  | CO|MI   | RO|II|CE  | 0       | 0       | 0            | 0000 XXXX  | No operation                                                   |
| LDA     | 01   | 0001  | CO|MI   | RO|II|CE  | IO|MI   | RO|AI   | 0            | 0001 AAAA  | Load contents of memory address AAAA into A register           |
| ADD     | 02   | 0010  | CO|MI   | RO|II|CE  | IO|MI   | RO|BI   | EO|AI|FI     | 0010 AAAA  | Load memory[AAAA] into B, add A + B, store result in A         |
| SUB     | 03   | 0011  | CO|MI   | RO|II|CE  | IO|MI   | RO|BI   | EO|AI|SU|FI  | 0011 AAAA  | Load memory[AAAA] into B, subtract B from A, store result in A |
| STA     | 04   | 0100  | CO|MI   | RO|II|CE  | IO|MI   | AO|RI   | 0            | 0100 AAAA  | Store contents of A at memory address AAAA                     |
| LDI     | 05   | 0101  | CO|MI   | RO|II|CE  | IO|AI   | 0       | 0            | 0101 VVVV  | Load immediate 4-bit value VVVV into A register                |
| JMP     | 06   | 0110  | CO|MI   | RO|II|CE  | IO|J    | 0       | 0            | 0110 AAAA  | Unconditional jump to address AAAA                             |
| JC      | 07   | 0111  | CO|MI   | RO|II|CE  | IO|J    | 0       | 0            | 0111 AAAA  | Jump to AAAA if carry flag is set                              |
| JZ      | 08   | 1000  | CO|MI   | RO|II|CE  | IO|J    | 0       | 0            | 1000 AAAA  | Jump to AAAA if zero flag is set                               |
|         | 09   | 1001  | CO|MI   | RO|II|CE  | 0       | 0       | 0            |            | —                                                              |
|         | 10   | 1010  | CO|MI   | RO|II|CE  | 0       | 0       | 0            |            | —                                                              |
|         | 11   | 1011  | CO|MI   | RO|II|CE  | 0       | 0       | 0            |            | —                                                              |
|         | 12   | 1100  | CO|MI   | RO|II|CE  | 0       | 0       | 0            |            | —                                                              |
|         | 13   | 1101  | CO|MI   | RO|II|CE  | 0       | 0       | 0            |            | —                                                              |
| OUT     | 14   | 1110  | CO|MI   | RO|II|CE  | AO|OI   | 0       | 0            | 1110 XXXX  | Output contents of A to 7-segment display                      |
| HLT     | 15   | 1111  | CO|MI   | RO|II|CE  | HLT     | 0       | 0            | 1111 XXXX  | Halt execution                                                 |

## Instruction Set

| #   | Instruction  | Desc                                                               |
|-----|--------------|--------------------------------------------------------------------|
| 01  | HLT          | Halt the computer                                                  |
| 02  | MI           | Memory address register in                                         |
| 03  | RI           | RAM in                                                             |
| 04  | RO           | RAM out                                                            |
| 05  | II           | Instruction register in                                            |
| 06  | IO           | Instruction register out (not needed with 256B RAM mod)            |
| 07  | AI           | Register A in                                                      |
| 08  | AO           | Register A out                                                     |
| 09  | EO           | ALU sum out                                                        |
| 10  | SU           | Switch ALU to substract (otherwise add)                            |
| 11  | BI           | Register B in                                                      |
| 12  | OI           | Output in (display bus value on 7segment display as decimal value) |
| 13  | CE           | Counter enable (increment program counter PC)                      |
| 14  | CO           | Counter out (Put program counter value on bus)                     |
| 15  | J            | Jump (Counter in = read bus into program counter)                  |
| 16  | FI           | Flags register in (store alu flags in flags register)              |

# Microinstructions

|        | INSTRUCTION  |    |    |    |   | STEP  |    |    |   | CF  | ZF  |   | HLT  | MI  | RI  | RO  | IO  | II  | AI  | AO  |   | SO  | SU  | BI  | OI  | CE  | CO  | J  | FI |
|--------|--------------|----|----|----|---|-------|----|----|---|-----|-----|---|------|-----|-----|-----|-----|-----|-----|-----|---|-----|-----|-----|-----|-----|-----|----|----|
| Fetch  | X            | X  | X  | X  |   | 0     | 0  | 0  |   | X   | X   |   | 0    | 1   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 1   | 0  | 0  |
|        | X            | X  | X  | X  |   | 0     | 0  | 1  |   | X   | X   |   | 0    | 0   | 0   | 1   | 0   | 1   | 0   | 0   |   | 0   | 0   | 0   | 0   | 1   | 0   | 0  | 0  |
| NOP    | 0            | 0  | 0  | 0  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 0  | 0  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 0  | 0  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| LDA    | 0            | 0  | 0  | 1  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 1   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 0  | 1  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 1   | 0   | 0   | 1   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 0  | 1  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| ADD    | 0            | 0  | 1  | 0  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 1   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 1  | 0  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 1   | 0   | 0   | 0   | 0   |   | 0   | 0   | 1   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 1  | 0  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 1   | 0   |   | 1   | 0   | 0   | 0   | 0   | 0   | 0  | 1  |
| SUB    | 0            | 0  | 1  | 1  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 1   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 1  | 1  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 1   | 0   | 0   | 0   | 0   |   | 0   | 0   | 1   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 0  | 1  | 1  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 1   | 0   |   | 1   | 1   | 0   | 0   | 0   | 0   | 0  | 1  |
| STA    | 0            | 1  | 0  | 0  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 1   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 0  | 0  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 1   | 0   | 0   | 0   | 0   | 1   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 0  | 0  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| LDI    | 0            | 1  | 0  | 1  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 1   | 0   | 1   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 0  | 1  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 0  | 1  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| JMP    | 0            | 1  | 1  | 0  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 1  | 0  |
|        | 0            | 1  | 1  | 0  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 1  | 0  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| JC     | 0            | 1  | 1  | 1  |   | 0     | 1  | 0  |   | 0   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 1  | 1  |   | 0     | 1  | 0  |   | 1   | X   |   | 0    | 0   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 1  | 0  |
|        | 0            | 1  | 1  | 1  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 0            | 1  | 1  | 1  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| JZ     | 1            | 0  | 0  | 0  |   | 0     | 1  | 0  |   | X   | 0   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 1            | 0  | 0  | 0  |   | 0     | 1  | 0  |   | X   | 1   |   | 0    | 0   | 0   | 0   | 1   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 1  | 0  |
|        | 1            | 0  | 0  | 0  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 1            | 0  | 0  | 0  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| OUT    | 1            | 1  | 1  | 0  |   | 0     | 1  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 1   |   | 0   | 0   | 0   | 1   | 0   | 0   | 0  | 0  |
|        | 1            | 1  | 1  | 0  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 1            | 1  | 1  | 0  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
| HLT    | 1            | 1  | 1  | 1  |   | 0     | 1  | 0  |   | X   | X   |   | 1    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 1            | 1  | 1  | 1  |   | 0     | 1  | 1  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |
|        | 1            | 1  | 1  | 1  |   | 1     | 0  | 0  |   | X   | X   |   | 0    | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  |

# Add Program

|      |     | Memory Address  | Instruction  | Data |
|------|-----|-----------------|--------------|------|
| LDA  | 14  | 0000            | 0001         | 1110 |
| ADD  | 15  | 0001            | 0010         | 1111 |
| OUT  |     | 0010            | 1110         | 0000 |
| HLT  |     | 0011            | 1111         | 0000 |
|      |     | 1110            | 0001         | 1100 |
|      |     | 1111            | 0000         | 1110 |

|     | LDA 14  |     |     | ADD 15  |     |     | OUT  |     |    |
|-----|---------|-----|-----|---------|-----|-----|------|-----|----|
| T0  | CO      | MI  |     | CO      | MI  |     | CO   | MI  |    |
| T1  | RO      | II  | CE  | RO      | II  | CE  | RO   | II  | CE |
| T2  | IO      | MI  |     | IO      | MI  |     | AO   | OI  |    |
| T3  | RO      | AI  |     | RO      | BI  |     |      |     |    |
| T4  |         |     |     | SO      | AI  |     |      |     |    |
| T5  |         |     |     |         |     |     |      |     |    |

# Multiply Program

|     |          |     | Memory Address  | Instruction  | Data |
|-----|----------|-----|-----------------|--------------|------|
| 0   | LDA      | 14  | 0000            | 0001         | 1110 |
| 1   | SUB      | 12  | 0001            | 0011         | 1100 |
| 2   | JC       | 6   | 0010            | 0111         | 0110 |
| 3   | LDA      | 13  | 0011            | 0001         | 1101 |
| 4   | OUT      |     | 0100            | 1110         | 0000 |
| 5   | HLT      |     | 0101            | 1111         | 0000 |
| 6   | STA      | 14  | 0110            | 0100         | 1110 |
| 7   | LDA      | 13  | 0111            | 0001         | 1101 |
| 8   | ADD      | 15  | 1000            | 0010         | 1111 |
| 9   | STA      | 13  | 1001            | 0100         | 1101 |
| 10  | JMP      | 0   | 1010            | 0110         | 0000 |
| 11  |          |     | 1011            |              |      |
| 12  | 1        | 1   | 1100            | 0000         | 0001 |
| 13  | Product  |     | 1101            | 0000         | 0000 |
| 14  | X        |     | 1110            |              |      |
| 15  | X        |     | 1111            |              |      |

# Counter Program

| Memory Address  | Instruction  | Data  | Memory Address Bin  | Instruction Bin  | Data Bin |
|-----------------|--------------|-------|---------------------|------------------|----------|
| 0               | OUT          |       | 0000                | 1110             | 0000     |
| 1               | ADD          | 15    | 0001                | 0010             | 1111     |
| 2               | JC           | 4     | 0010                | 0111             | 0100     |
| 3               | JMP          | 0     | 0011                | 0110             | 0000     |
| 4               | SUB          | 15    | 0100                | 0011             | 1111     |
| 5               | OUT          |       | 0101                | 1110             | 0000     |
| 6               | JZ           | 0     | 0110                | 1000             | 0000     |
| 7               | JMP          | 4     | 0111                | 0110             | 0100     |

# Fibonacci Program

| Mem Address  | Instr (4-bit)  | Data (4-bit)  | Instruction (English) |
|--------------|----------------|---------------|-----------------------|
| 0000         | 0101           | 0001          | LDI 1                 |
| 0001         | 0100           | 1110          | STA 14                |
| 0010         | 0101           | 0000          | LDI 0                 |
| 0011         | 0100           | 1111          | STA 15                |
| 0100         | 1110           |               | OUT                   |
| 0101         | 0001           | 1110          | LDA 14                |
| 0110         | 0010           | 1111          | ADD 15                |
| 0111         | 0100           | 1110          | STA 14                |
| 1000         | 1110           |               | OUT                   |
| 1001         | 0001           | 1111          | LDA 15                |
| 1010         | 0010           | 1110          | ADD 14                |
| 1011         | 0111           | 1101          | JC 13                 |
| 1100         | 0110           | 0011          | JMP 3                 |
| 1101         | 1111           |               | HLT                   |
