module wideexpr_00715(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed($unsigned({s0}));
  assign y1 = $signed({(ctrl[5]?(s5)!=(+(((ctrl[6]?s6:s0))^(-(s5)))):(3'sb011)^(u5)),2'sb11,+(5'sb10110)});
  assign y2 = (ctrl[1]?$signed(((ctrl[4]?(-((ctrl[5]?+(1'sb0):(s7)>>>(4'sb1100))))^((ctrl[5]?s3:(ctrl[1]?$signed(s6):-(s2)))):((ctrl[4]?1'sb1:((2'sb01)>>(3'sb101))-(3'sb001)))-(((+(s1))^(+(s1)))>>(~&(u5)))))|((s1)-((((ctrl[5]?(ctrl[7]?3'sb101:6'sb001101):s3))>>(|(1'b1)))-(4'sb1110)))):s4);
  assign y3 = 3'sb110;
  assign y4 = ($signed({4{((ctrl[1]?($signed(s3))>>((u4)>(6'b011010)):5'sb01110))-((ctrl[5]?(2'sb01)-((s6)|(4'sb0000)):$signed(u0)))}}))+((ctrl[3]?-($signed({s1,5'sb00101})):((3'sb011)+((($signed(5'sb01011))&((1'sb0)^~(3'sb101)))^~((ctrl[1]?$signed(6'b100011):(s3)>>(3'b110)))))^((ctrl[5]?$signed((ctrl[1]?{1{1'sb1}}:u4)):(-(+(s2)))^~(($signed(u5))<<((5'sb00100)<<<(u2)))))));
  assign y5 = (ctrl[7]?((ctrl[5]?$signed(+(((s5)>>((ctrl[6]?4'b1111:u6)))==((s6)-(-(s4))))):{4{6'b000100}}))<<<(5'sb00111):(s6)<<<(5'sb00101));
  assign y6 = {2{((($signed((|(5'sb10111))|({1{s6}})))<(({3{(5'sb01100)<<(5'sb00001)}})>>(!(s2))))-(+(s4)))>>(s5)}};
  assign y7 = 4'sb1110;
endmodule
