5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (elsif3.vcd) 2 -o (elsif3.cdd) 2 -v (elsif3.v) 2 -D (RUNTEST) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 elsif3.v 9 26 1 
2 1 14 14 14 9000d 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 elsif3.v 14 14 1 
2 2 14 14 14 130016 1 0 21004 0 0 1 16 0 0
2 3 14 14 14 f000f 0 1 1410 0 0 1 1 a
2 4 14 14 14 f0016 1 37 16 2 3
2 5 14 14 14 1a001a 1 0 1008 0 0 32 48 5 0
2 6 14 14 14 19001a 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 14 14 14 210024 1 0 21008 0 0 1 16 1 0
2 8 14 14 14 1d001d 0 1 1410 0 0 1 1 a
2 9 14 14 14 1d0024 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 elsif3.v 17 24 1 
