static T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_2 -> V_3 . V_4 ) {\r\ncase V_5 : return 0 ;\r\ncase V_6 : return 0x0210 ;\r\ncase V_7 : return 0x0230 ;\r\ncase V_8 : return 0x0240 ;\r\ncase V_9 : return 0x0250 ;\r\ncase V_10 : return 0x0260 ;\r\ncase V_11 : return 0x0270 ;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int\r\nF_3 ( struct V_12 * V_13 ,\r\nstruct V_1 * V_2 , bool V_14 )\r\n{\r\nconst T_1 V_15 = F_1 ( V_2 ) ;\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nstruct V_18 * V_3 = & V_17 -> V_19 -> V_13 . V_2 . V_3 ;\r\nstruct V_20 * V_21 = V_3 -> V_21 ;\r\nstruct V_22 * V_23 = V_17 -> V_13 . V_23 ;\r\nint V_24 = 0 ;\r\nF_4 ( V_21 , 0x002634 , V_17 -> V_13 . V_25 ) ;\r\nif ( F_5 (device, 2000 ,\r\nif (nvkm_rd32(device, 0x002634) == chan->base.chid)\r\nbreak;\r\n) < 0 ) {\r\nF_6 ( V_3 , L_1 ,\r\nV_17 -> V_13 . V_25 , V_17 -> V_13 . V_26 . V_27 -> V_28 ) ;\r\nV_24 = - V_29 ;\r\nif ( V_14 )\r\nreturn V_24 ;\r\n}\r\nif ( V_15 ) {\r\nF_7 ( V_23 ) ;\r\nF_8 ( V_23 , V_15 + 0x00 , 0x00000000 ) ;\r\nF_8 ( V_23 , V_15 + 0x04 , 0x00000000 ) ;\r\nF_9 ( V_23 ) ;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic int\r\nF_10 ( struct V_12 * V_13 ,\r\nstruct V_1 * V_2 )\r\n{\r\nconst T_1 V_15 = F_1 ( V_2 ) ;\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nstruct V_22 * V_23 = V_17 -> V_13 . V_23 ;\r\nif ( V_15 ) {\r\nT_2 V_30 = V_17 -> V_31 [ V_2 -> V_3 . V_4 ] . V_32 . V_15 ;\r\nF_7 ( V_23 ) ;\r\nF_8 ( V_23 , V_15 + 0x00 , F_11 ( V_30 ) | 4 ) ;\r\nF_8 ( V_23 , V_15 + 0x04 , F_12 ( V_30 ) ) ;\r\nF_9 ( V_23 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_13 ( struct V_12 * V_13 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nF_14 ( & V_17 -> V_31 [ V_2 -> V_3 . V_4 ] . V_32 ) ;\r\nF_15 ( & V_17 -> V_31 [ V_2 -> V_3 . V_4 ] . V_23 ) ;\r\n}\r\nstatic int\r\nF_16 ( struct V_12 * V_13 ,\r\nstruct V_1 * V_2 ,\r\nstruct V_33 * V_26 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nint V_31 = V_2 -> V_3 . V_4 ;\r\nint V_24 ;\r\nif ( ! F_1 ( V_2 ) )\r\nreturn 0 ;\r\nV_24 = F_17 ( V_26 , NULL , 0 , & V_17 -> V_31 [ V_31 ] . V_23 ) ;\r\nif ( V_24 )\r\nreturn V_24 ;\r\nreturn F_18 ( V_17 -> V_31 [ V_31 ] . V_23 , V_17 -> V_34 ,\r\nV_35 , & V_17 -> V_31 [ V_31 ] . V_32 ) ;\r\n}\r\nstatic void\r\nF_19 ( struct V_12 * V_13 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nstruct V_36 * V_19 = V_17 -> V_19 ;\r\nstruct V_20 * V_21 = V_19 -> V_13 . V_2 . V_3 . V_21 ;\r\nT_1 V_37 = V_17 -> V_13 . V_25 * 8 ;\r\nif ( ! F_20 ( & V_17 -> V_38 ) && ! V_17 -> V_39 ) {\r\nF_21 ( V_19 , V_17 ) ;\r\nF_22 ( V_21 , 0x003004 + V_37 , 0x00000001 , 0x00000000 ) ;\r\nF_23 ( V_19 ) ;\r\n}\r\nF_24 ( V_19 ) ;\r\nF_4 ( V_21 , 0x003000 + V_37 , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_25 ( struct V_12 * V_13 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nstruct V_36 * V_19 = V_17 -> V_19 ;\r\nstruct V_20 * V_21 = V_19 -> V_13 . V_2 . V_3 . V_21 ;\r\nT_1 V_30 = V_17 -> V_13 . V_23 -> V_30 >> 12 ;\r\nT_1 V_37 = V_17 -> V_13 . V_25 * 8 ;\r\nF_4 ( V_21 , 0x003000 + V_37 , 0xc0000000 | V_30 ) ;\r\nif ( F_20 ( & V_17 -> V_38 ) && ! V_17 -> V_39 ) {\r\nF_26 ( V_19 , V_17 ) ;\r\nF_4 ( V_21 , 0x003004 + V_37 , 0x001f0001 ) ;\r\nF_23 ( V_19 ) ;\r\n}\r\n}\r\nstatic void *\r\nF_27 ( struct V_12 * V_13 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_13 ) ;\r\nF_28 ( NULL , & V_17 -> V_34 , V_17 -> V_40 ) ;\r\nF_15 ( & V_17 -> V_40 ) ;\r\nreturn V_17 ;\r\n}\r\nstatic int\r\nF_29 ( struct V_41 * V_13 , const struct V_42 * V_43 ,\r\nvoid * V_44 , T_1 V_45 , struct V_33 * * V_46 )\r\n{\r\nunion {\r\nstruct V_47 V_48 ;\r\n} * args = V_44 ;\r\nstruct V_36 * V_19 = V_36 ( V_13 ) ;\r\nstruct V_20 * V_21 = V_19 -> V_13 . V_2 . V_3 . V_21 ;\r\nstruct V_33 * V_49 = V_43 -> V_49 ;\r\nstruct V_16 * V_17 ;\r\nT_2 V_50 , V_51 , V_52 ;\r\nint V_24 = - V_53 , V_54 ;\r\nF_30 ( V_49 , L_2 , V_45 ) ;\r\nif ( ! ( V_24 = F_31 ( V_24 , & V_44 , & V_45 , args -> V_48 , 0 , 0 , false ) ) ) {\r\nF_30 ( V_49 , L_3\r\nL_4 ,\r\nargs -> V_48 . V_55 , args -> V_48 . V_34 , args -> V_48 . V_51 ,\r\nargs -> V_48 . V_52 ) ;\r\n} else\r\nreturn V_24 ;\r\nif ( ! ( V_17 = F_32 ( sizeof( * V_17 ) , V_56 ) ) )\r\nreturn - V_57 ;\r\n* V_46 = & V_17 -> V_13 . V_26 ;\r\nV_17 -> V_19 = V_19 ;\r\nF_33 ( & V_17 -> V_38 ) ;\r\nV_24 = F_34 ( & V_58 , & V_19 -> V_13 ,\r\n0x1000 , 0x1000 , true , args -> V_48 . V_34 , 0 ,\r\n( 1ULL << V_7 ) |\r\n( 1ULL << V_8 ) |\r\n( 1ULL << V_6 ) |\r\n( 1ULL << V_9 ) |\r\n( 1ULL << V_10 ) |\r\n( 1ULL << V_11 ) |\r\n( 1ULL << V_5 ) ,\r\n1 , V_19 -> V_59 . V_60 . V_15 , 0x1000 ,\r\nV_43 , & V_17 -> V_13 ) ;\r\nif ( V_24 )\r\nreturn V_24 ;\r\nargs -> V_48 . V_25 = V_17 -> V_13 . V_25 ;\r\nV_24 = F_35 ( V_21 , 0x10000 , 0x1000 , false , NULL , & V_17 -> V_40 ) ;\r\nif ( V_24 )\r\nreturn V_24 ;\r\nF_7 ( V_17 -> V_13 . V_23 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x0200 , F_11 ( V_17 -> V_40 -> V_30 ) ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x0204 , F_12 ( V_17 -> V_40 -> V_30 ) ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x0208 , 0xffffffff ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x020c , 0x000000ff ) ;\r\nF_9 ( V_17 -> V_13 . V_23 ) ;\r\nV_24 = F_28 ( V_17 -> V_13 . V_34 , & V_17 -> V_34 , V_17 -> V_40 ) ;\r\nif ( V_24 )\r\nreturn V_24 ;\r\nV_50 = V_17 -> V_13 . V_25 * 0x1000 ;\r\nV_51 = args -> V_48 . V_51 ;\r\nV_52 = F_36 ( args -> V_48 . V_52 / 8 ) ;\r\nF_7 ( V_19 -> V_59 . V_61 ) ;\r\nfor ( V_54 = 0 ; V_54 < 0x1000 ; V_54 += 4 )\r\nF_8 ( V_19 -> V_59 . V_61 , V_50 + V_54 , 0x00000000 ) ;\r\nF_9 ( V_19 -> V_59 . V_61 ) ;\r\nV_50 = F_37 ( V_19 -> V_59 . V_61 ) + V_50 ;\r\nF_7 ( V_17 -> V_13 . V_23 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x08 , F_11 ( V_50 ) ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x0c , F_12 ( V_50 ) ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x10 , 0x0000face ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x30 , 0xfffff902 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x48 , F_11 ( V_51 ) ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x4c , F_12 ( V_51 ) |\r\n( V_52 << 16 ) ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x54 , 0x00000002 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x84 , 0x20400000 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x94 , 0x30000001 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0x9c , 0x00000100 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0xa4 , 0x1f1f1f1f ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0xa8 , 0x1f1f1f1f ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0xac , 0x0000001f ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0xb8 , 0xf8000000 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0xf8 , 0x10003080 ) ;\r\nF_8 ( V_17 -> V_13 . V_23 , 0xfc , 0x10000010 ) ;\r\nF_9 ( V_17 -> V_13 . V_23 ) ;\r\nreturn 0 ;\r\n}
