{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573827166680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timer EP4CE75F29I7 " "Selected device EP4CE75F29I7 for design \"Timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573827166695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573827166789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573827166789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573827166945 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573827166961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573827167445 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573827167445 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 767 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 769 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 771 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 773 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573827167445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 775 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573827167445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573827167445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573827167445 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[0\] " "Pin Seconds\[0\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[1\] " "Pin Seconds\[1\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[2\] " "Pin Seconds\[2\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[3\] " "Pin Seconds\[3\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[4\] " "Pin Seconds\[4\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[5\] " "Pin Seconds\[5\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[6\] " "Pin Seconds\[6\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[7\] " "Pin Seconds\[7\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[8\] " "Pin Seconds\[8\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[9\] " "Pin Seconds\[9\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[10\] " "Pin Seconds\[10\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[11\] " "Pin Seconds\[11\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[12\] " "Pin Seconds\[12\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[13\] " "Pin Seconds\[13\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[14\] " "Pin Seconds\[14\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[15\] " "Pin Seconds\[15\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[16\] " "Pin Seconds\[16\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[17\] " "Pin Seconds\[17\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[18\] " "Pin Seconds\[18\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[19\] " "Pin Seconds\[19\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[20\] " "Pin Seconds\[20\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[21\] " "Pin Seconds\[21\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[22\] " "Pin Seconds\[22\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[23\] " "Pin Seconds\[23\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[24\] " "Pin Seconds\[24\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[25\] " "Pin Seconds\[25\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[26\] " "Pin Seconds\[26\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[27\] " "Pin Seconds\[27\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[28\] " "Pin Seconds\[28\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[29\] " "Pin Seconds\[29\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[30\] " "Pin Seconds\[30\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[31\] " "Pin Seconds\[31\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[0\] " "Pin Minutes\[0\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[1\] " "Pin Minutes\[1\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[2\] " "Pin Minutes\[2\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[3\] " "Pin Minutes\[3\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[4\] " "Pin Minutes\[4\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[5\] " "Pin Minutes\[5\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[6\] " "Pin Minutes\[6\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[7\] " "Pin Minutes\[7\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[8\] " "Pin Minutes\[8\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[9\] " "Pin Minutes\[9\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[10\] " "Pin Minutes\[10\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[11\] " "Pin Minutes\[11\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[12\] " "Pin Minutes\[12\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[13\] " "Pin Minutes\[13\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[14\] " "Pin Minutes\[14\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[15\] " "Pin Minutes\[15\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[16\] " "Pin Minutes\[16\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[17\] " "Pin Minutes\[17\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[18\] " "Pin Minutes\[18\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[19\] " "Pin Minutes\[19\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[20\] " "Pin Minutes\[20\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[21\] " "Pin Minutes\[21\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[22\] " "Pin Minutes\[22\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[23\] " "Pin Minutes\[23\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[24\] " "Pin Minutes\[24\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[25\] " "Pin Minutes\[25\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[26\] " "Pin Minutes\[26\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[27\] " "Pin Minutes\[27\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[28\] " "Pin Minutes\[28\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[29\] " "Pin Minutes\[29\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[30\] " "Pin Minutes\[30\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[31\] " "Pin Minutes\[31\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[0\] " "Pin Hours\[0\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[1\] " "Pin Hours\[1\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[2\] " "Pin Hours\[2\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[3\] " "Pin Hours\[3\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[4\] " "Pin Hours\[4\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[5\] " "Pin Hours\[5\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[6\] " "Pin Hours\[6\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[7\] " "Pin Hours\[7\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[8\] " "Pin Hours\[8\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[9\] " "Pin Hours\[9\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[10\] " "Pin Hours\[10\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[11\] " "Pin Hours\[11\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[12\] " "Pin Hours\[12\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[13\] " "Pin Hours\[13\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[14\] " "Pin Hours\[14\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[15\] " "Pin Hours\[15\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[16\] " "Pin Hours\[16\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[17\] " "Pin Hours\[17\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[18\] " "Pin Hours\[18\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[19\] " "Pin Hours\[19\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[20\] " "Pin Hours\[20\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[21\] " "Pin Hours\[21\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[22\] " "Pin Hours\[22\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[23\] " "Pin Hours\[23\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[24\] " "Pin Hours\[24\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[25\] " "Pin Hours\[25\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[26\] " "Pin Hours\[26\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[27\] " "Pin Hours\[27\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[28\] " "Pin Hours\[28\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[29\] " "Pin Hours\[29\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[30\] " "Pin Hours\[30\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[31\] " "Pin Hours\[31\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 9 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRst " "Pin nRst not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { nRst } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 10 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573827169132 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573827169132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573827169617 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573827169617 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573827169617 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1573827169617 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573827169617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573827169648 ""}  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 9 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 761 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573827169648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573827170148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573827170163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573827170163 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573827170163 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 1 0 96 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 96 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573827170163 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573827170163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573827170163 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 47 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 59 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573827170163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573827170163 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573827170163 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827170304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573827176857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827177072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573827177088 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573827186770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827186770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573827187297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X59_Y50 X70_Y62 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y50 to location X70_Y62" {  } { { "loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y50 to location X70_Y62"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y50 to location X70_Y62"} 59 50 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573827189841 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573827189841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827191432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573827191432 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573827191432 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573827191447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573827191545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573827191979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573827192045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573827192612 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827193200 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[0\] a permanently enabled " "Pin Seconds\[0\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[1\] a permanently enabled " "Pin Seconds\[1\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[2\] a permanently enabled " "Pin Seconds\[2\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[3\] a permanently enabled " "Pin Seconds\[3\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[4\] a permanently enabled " "Pin Seconds\[4\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[5\] a permanently enabled " "Pin Seconds\[5\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[6\] a permanently enabled " "Pin Seconds\[6\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[7\] a permanently enabled " "Pin Seconds\[7\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[8\] a permanently enabled " "Pin Seconds\[8\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[9\] a permanently enabled " "Pin Seconds\[9\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[10\] a permanently enabled " "Pin Seconds\[10\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[11\] a permanently enabled " "Pin Seconds\[11\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[12\] a permanently enabled " "Pin Seconds\[12\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[13\] a permanently enabled " "Pin Seconds\[13\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[14\] a permanently enabled " "Pin Seconds\[14\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[15\] a permanently enabled " "Pin Seconds\[15\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[16\] a permanently enabled " "Pin Seconds\[16\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[17\] a permanently enabled " "Pin Seconds\[17\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[18\] a permanently enabled " "Pin Seconds\[18\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[19\] a permanently enabled " "Pin Seconds\[19\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[20\] a permanently enabled " "Pin Seconds\[20\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[21\] a permanently enabled " "Pin Seconds\[21\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[22\] a permanently enabled " "Pin Seconds\[22\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[23\] a permanently enabled " "Pin Seconds\[23\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[24\] a permanently enabled " "Pin Seconds\[24\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[25\] a permanently enabled " "Pin Seconds\[25\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[26\] a permanently enabled " "Pin Seconds\[26\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[27\] a permanently enabled " "Pin Seconds\[27\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[28\] a permanently enabled " "Pin Seconds\[28\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[29\] a permanently enabled " "Pin Seconds\[29\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[30\] a permanently enabled " "Pin Seconds\[30\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[31\] a permanently enabled " "Pin Seconds\[31\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[0\] a permanently enabled " "Pin Minutes\[0\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[1\] a permanently enabled " "Pin Minutes\[1\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[2\] a permanently enabled " "Pin Minutes\[2\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[3\] a permanently enabled " "Pin Minutes\[3\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[4\] a permanently enabled " "Pin Minutes\[4\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[5\] a permanently enabled " "Pin Minutes\[5\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[6\] a permanently enabled " "Pin Minutes\[6\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[7\] a permanently enabled " "Pin Minutes\[7\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[8\] a permanently enabled " "Pin Minutes\[8\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[9\] a permanently enabled " "Pin Minutes\[9\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[10\] a permanently enabled " "Pin Minutes\[10\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[11\] a permanently enabled " "Pin Minutes\[11\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[12\] a permanently enabled " "Pin Minutes\[12\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[13\] a permanently enabled " "Pin Minutes\[13\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[14\] a permanently enabled " "Pin Minutes\[14\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[15\] a permanently enabled " "Pin Minutes\[15\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[16\] a permanently enabled " "Pin Minutes\[16\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[17\] a permanently enabled " "Pin Minutes\[17\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[18\] a permanently enabled " "Pin Minutes\[18\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[19\] a permanently enabled " "Pin Minutes\[19\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[20\] a permanently enabled " "Pin Minutes\[20\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[21\] a permanently enabled " "Pin Minutes\[21\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[22\] a permanently enabled " "Pin Minutes\[22\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[23\] a permanently enabled " "Pin Minutes\[23\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[24\] a permanently enabled " "Pin Minutes\[24\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[25\] a permanently enabled " "Pin Minutes\[25\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[26\] a permanently enabled " "Pin Minutes\[26\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[27\] a permanently enabled " "Pin Minutes\[27\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[28\] a permanently enabled " "Pin Minutes\[28\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[29\] a permanently enabled " "Pin Minutes\[29\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[30\] a permanently enabled " "Pin Minutes\[30\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[31\] a permanently enabled " "Pin Minutes\[31\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[0\] a permanently enabled " "Pin Hours\[0\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[1\] a permanently enabled " "Pin Hours\[1\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[2\] a permanently enabled " "Pin Hours\[2\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[3\] a permanently enabled " "Pin Hours\[3\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[4\] a permanently enabled " "Pin Hours\[4\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[5\] a permanently enabled " "Pin Hours\[5\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[6\] a permanently enabled " "Pin Hours\[6\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[7\] a permanently enabled " "Pin Hours\[7\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[8\] a permanently enabled " "Pin Hours\[8\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[9\] a permanently enabled " "Pin Hours\[9\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[10\] a permanently enabled " "Pin Hours\[10\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[11\] a permanently enabled " "Pin Hours\[11\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[12\] a permanently enabled " "Pin Hours\[12\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[13\] a permanently enabled " "Pin Hours\[13\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[14\] a permanently enabled " "Pin Hours\[14\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[15\] a permanently enabled " "Pin Hours\[15\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[16\] a permanently enabled " "Pin Hours\[16\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[17\] a permanently enabled " "Pin Hours\[17\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[18\] a permanently enabled " "Pin Hours\[18\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[19\] a permanently enabled " "Pin Hours\[19\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[20\] a permanently enabled " "Pin Hours\[20\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[21\] a permanently enabled " "Pin Hours\[21\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[22\] a permanently enabled " "Pin Hours\[22\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[23\] a permanently enabled " "Pin Hours\[23\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[24\] a permanently enabled " "Pin Hours\[24\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[25\] a permanently enabled " "Pin Hours\[25\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[26\] a permanently enabled " "Pin Hours\[26\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[27\] a permanently enabled " "Pin Hours\[27\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[28\] a permanently enabled " "Pin Hours\[28\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[29\] a permanently enabled " "Pin Hours\[29\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[30\] a permanently enabled " "Pin Hours\[30\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[31\] a permanently enabled " "Pin Hours\[31\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827194840 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1573827194840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/output_files/Timer.fit.smsg " "Generated suppressed messages file C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573827195308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573827196160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:13:16 2019 " "Processing ended: Fri Nov 15 15:13:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573827196160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573827196160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573827196160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573827196160 ""}
