0.7
2020.1
May 27 2020
20:09:33
C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.srcs/sim_1/new/testbench.v,1670480756,verilog,,,,testbench,,,,,,,,
C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.srcs/sources_1/new/async_dual_port_ram.v,1670480636,verilog,,C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.srcs/sim_1/new/testbench.v,,async_dual_port_ram,,,,,,,,
