

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:09:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2060|     2060|  41.200 us|  41.200 us|  2061|  2061|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                       |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_fu_52  |mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6  |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
        |grp_mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_58  |mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8  |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_loc = alloca i64 1"   --->   Operation 10 'alloca' 'sum_s8_24fixp_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%D_s6_26fixp = alloca i64 1"   --->   Operation 11 'alloca' 'D_s6_26fixp' <Predicate = true> <Delay = 2.26>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6, i30 %D_s6_26fixp"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6, i30 %D_s6_26fixp"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.46>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 14 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i30 %D_s6_26fixp, i32 %sum_s8_24fixp_14_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [2/2] (8.46ns)   --->   "%tmp = fmul i32 %gamma_read, i32 1.67772e+07"   --->   Operation 16 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 14.5>
ST_4 : Operation 17 [1/2] (1.82ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8, i30 %D_s6_26fixp, i32 %sum_s8_24fixp_14_loc"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/2] (8.46ns)   --->   "%tmp = fmul i32 %gamma_read, i32 1.67772e+07"   --->   Operation 18 'fmul' 'tmp' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [2/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp"   --->   Operation 19 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.5>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_loc_load = load i32 %sum_s8_24fixp_14_loc"   --->   Operation 20 'load' 'sum_s8_24fixp_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp"   --->   Operation 21 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_cast = sext i32 %sum_s8_24fixp_14_loc_load"   --->   Operation 22 'sext' 'sum_s8_24fixp_06_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast = sext i32 %empty"   --->   Operation 23 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (5.48ns)   --->   "%empty_14 = mul i56 %sum_s8_24fixp_06_cast, i56 %p_cast"   --->   Operation 24 'mul' 'empty_14' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%mul139_s8_24fixp = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %empty_14, i32 24, i32 55"   --->   Operation 25 'partselect' 'mul139_s8_24fixp' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.54>
ST_6 : Operation 26 [2/2] (9.54ns)   --->   "%tmp_1 = sitofp i32 %mul139_s8_24fixp"   --->   Operation 26 'sitofp' 'tmp_1' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.54>
ST_7 : Operation 27 [1/2] (9.54ns)   --->   "%tmp_1 = sitofp i32 %mul139_s8_24fixp"   --->   Operation 27 'sitofp' 'tmp_1' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 28 [2/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 5.96046e-08"   --->   Operation 28 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.46>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 30 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 5.96046e-08"   --->   Operation 33 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %tmp_2"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_s8_24fixp_14_loc      (alloca       ) [ 0011110000]
D_s6_26fixp               (alloca       ) [ 0011100000]
call_ln0                  (call         ) [ 0000000000]
gamma_read                (read         ) [ 0000100000]
call_ln0                  (call         ) [ 0000000000]
tmp                       (fmul         ) [ 0000010000]
sum_s8_24fixp_14_loc_load (load         ) [ 0000000000]
empty                     (fptosi       ) [ 0000000000]
sum_s8_24fixp_06_cast     (sext         ) [ 0000000000]
p_cast                    (sext         ) [ 0000000000]
empty_14                  (mul          ) [ 0000000000]
mul139_s8_24fixp          (partselect   ) [ 0000001100]
tmp_1                     (sitofp       ) [ 0000000011]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000]
spectopmodule_ln0         (spectopmodule) [ 0000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000]
specinterface_ln0         (specinterface) [ 0000000000]
tmp_2                     (fmul         ) [ 0000000000]
ret_ln0                   (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gamma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="sum_s8_24fixp_14_loc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_s8_24fixp_14_loc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="D_s6_26fixp_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_s6_26fixp/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="gamma_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="30" slack="0"/>
<pin id="55" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="2"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/3 tmp_2/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptosi(37) " fcode="fptosi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sum_s8_24fixp_14_loc_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="4"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_s8_24fixp_14_loc_load/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sum_s8_24fixp_06_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_s8_24fixp_06_cast/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="empty_14_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_14/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="mul139_s8_24fixp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="56" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="7" slack="0"/>
<pin id="100" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul139_s8_24fixp/5 "/>
</bind>
</comp>

<comp id="105" class="1005" name="sum_s8_24fixp_14_loc_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2"/>
<pin id="107" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_s8_24fixp_14_loc "/>
</bind>
</comp>

<comp id="111" class="1005" name="gamma_read_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="121" class="1005" name="mul139_s8_24fixp_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul139_s8_24fixp "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="42" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="46" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="64" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="71" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="81" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="89" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="108"><net_src comp="38" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="114"><net_src comp="46" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="119"><net_src comp="64" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="124"><net_src comp="95" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="129"><net_src comp="75" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mm : gamma | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
		empty : 1
	State 5
		sum_s8_24fixp_06_cast : 1
		p_cast : 1
		empty_14 : 2
		mul139_s8_24fixp : 3
	State 6
	State 7
	State 8
	State 9
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_fu_52 |    0    |    0    |    23   |    96   |
|          | grp_mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_58 |    0    |  0.844  |    65   |   211   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_64                       |    3    |    0    |   128   |   135   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                     empty_14_fu_89                    |    3    |    0    |    0    |    21   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   read   |                 gamma_read_read_fu_46                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|  fptosi  |                       grp_fu_71                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                       grp_fu_75                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   sext   |              sum_s8_24fixp_06_cast_fu_81              |    0    |    0    |    0    |    0    |
|          |                      p_cast_fu_85                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|partselect|                 mul139_s8_24fixp_fu_95                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                       |    6    |  0.844  |   216   |   463   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|D_s6_26fixp|    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     gamma_read_reg_111     |   32   |
|  mul139_s8_24fixp_reg_121  |   32   |
|sum_s8_24fixp_14_loc_reg_105|   32   |
|        tmp_1_reg_126       |   32   |
|         tmp_reg_116        |   32   |
+----------------------------+--------+
|            Total           |   160  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_64 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_64 |  p1  |   2  |  32  |   64   |
| grp_fu_71 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   224  || 2.54614 ||    22   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    0   |   216  |   463  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   22   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    3   |   376  |   485  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
