
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 359.156 ; gain = 100.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/debouncer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/debouncer.vhd:13]
INFO: [Synth 8-638] synthesizing module 'bcd2bin' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/bcd2bin.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'bcd2bin' (2#1) [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/bcd2bin.vhd:24]
INFO: [Synth 8-638] synthesizing module 'd_lock' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/digital_lock.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'd_lock' (3#1) [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/digital_lock.vhd:14]
INFO: [Synth 8-638] synthesizing module 'hex_to_sseg' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/hex2sseg.vhd:11]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'sseg_reg' in module 'hex_to_sseg' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/hex2sseg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'hex_to_sseg' (4#1) [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/hex2sseg.vhd:11]
INFO: [Synth 8-638] synthesizing module 'disp_mux' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/disp_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'disp_mux' (5#1) [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/disp_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 413.949 ; gain = 155.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 413.949 ; gain = 155.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 413.949 ; gain = 155.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 739.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 739.273 ; gain = 480.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 739.273 ; gain = 480.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 739.273 ; gain = 480.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5546] ROM "tick_20ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "db_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'hex2_reg[3:0]' into 'hex3_reg[3:0]' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/digital_lock.vhd:34]
INFO: [Synth 8-4471] merging register 'hex1_reg[3:0]' into 'hex3_reg[3:0]' [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/digital_lock.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element hex2_reg was removed.  [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/digital_lock.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element hex1_reg was removed.  [C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.srcs/sources_1/new/digital_lock.vhd:35]
INFO: [Synth 8-802] inferred FSM for state register 'next_s_reg' in module 'd_lock'
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 |                              000
              wait_one_1 |                              001 |                              001
              wait_one_2 |                              010 |                              010
              wait_one_3 |                              011 |                              011
                     one |                              100 |                              100
             wait_zero_1 |                              101 |                              101
             wait_zero_2 |                              110 |                              110
             wait_zero_3 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        programming_mode |                             0000 |                             0000
                   prog1 |                             0001 |                             0001
                   prog2 |                             0010 |                             0010
                   prog3 |                             0011 |                             0011
             normal_mode |                             0100 |                             0100
                   norm1 |                             0101 |                             0101
                   norm2 |                             0110 |                             0110
                   norm3 |                             0111 |                             0111
                 compare |                             1000 |                             1000
                  unlock |                             1001 |                             1001
                 failing |                             1010 |                             1010
                  locked |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_s_reg' using encoding 'sequential' in module 'd_lock'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 739.273 ; gain = 480.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 5     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module d_lock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 14    
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 13    
Module disp_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dbU/tick_20ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbR/tick_20ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbD/tick_20ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbC/tick_20ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbL/tick_20ms" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/key3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/key2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/key1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/num1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/num3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/num2_reg[0] )
INFO: [Synth 8-3886] merging instance 'lock/hex3_reg[0]' (FDE) to 'lock/hex3_reg[1]'
INFO: [Synth 8-3886] merging instance 'lock/hex3_reg[1]' (FDE) to 'lock/hex3_reg[2]'
INFO: [Synth 8-3886] merging instance 'lock/hex3_reg[2]' (FDE) to 'lock/hex3_reg[3]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[0]' (FDE) to 'lock/my_led_reg[1]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[1]' (FDE) to 'lock/my_led_reg[2]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[2]' (FDE) to 'lock/my_led_reg[3]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[3]' (FDE) to 'lock/my_led_reg[4]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[4]' (FDE) to 'lock/my_led_reg[5]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[5]' (FDE) to 'lock/my_led_reg[6]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[6]' (FDE) to 'lock/my_led_reg[7]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[7]' (FDE) to 'lock/my_led_reg[8]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[8]' (FDE) to 'lock/my_led_reg[9]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[9]' (FDE) to 'lock/my_led_reg[10]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[10]' (FDE) to 'lock/my_led_reg[11]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[11]' (FDE) to 'lock/my_led_reg[12]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[12]' (FDE) to 'lock/my_led_reg[13]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[13]' (FDE) to 'lock/my_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'lock/my_led_reg[14]' (FDE) to 'lock/my_led_reg[15]'
INFO: [Synth 8-3886] merging instance 'lock/final_key_reg[0]' (FDE) to 'lock/final_key_reg[4]'
INFO: [Synth 8-3886] merging instance 'lock/number_reg[0]' (FDE) to 'lock/number_reg[4]'
INFO: [Synth 8-3886] merging instance 'lock/final_key_reg[4]' (FDE) to 'lock/final_key_reg[8]'
INFO: [Synth 8-3886] merging instance 'lock/number_reg[4]' (FDE) to 'lock/number_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/final_key_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lock/number_reg[8] )
WARNING: [Synth 8-3332] Sequential element (lock/key3_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/key2_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/key1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/num3_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/num2_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/num1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/final_key_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (lock/number_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 739.273 ; gain = 480.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 740.207 ; gain = 481.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 740.430 ; gain = 481.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |     6|
|6     |LUT4   |     8|
|7     |LUT5   |    17|
|8     |LUT6   |    41|
|9     |FDCE   |    22|
|10    |FDRE   |    80|
|11    |IBUF   |     9|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   231|
|2     |  dbC    |debouncer   |     7|
|3     |  dbD    |debouncer_0 |     7|
|4     |  dbL    |debouncer_1 |     7|
|5     |  dbR    |debouncer_2 |     8|
|6     |  dbU    |debouncer_3 |    41|
|7     |  disp   |disp_mux    |    28|
|8     |  lock   |d_lock      |    96|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 762.102 ; gain = 177.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 762.102 ; gain = 503.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 36 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 762.539 ; gain = 516.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steven/Desktop/School/FPGA/hw5-steven-faulkner/hw5-steven-faulkner.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 762.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 16:30:17 2018...
