// Seed: 1404021518
module module_0 #(
    parameter id_8 = 32'd63
) (
    input  uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri   id_4
);
  parameter time id_6 = -1'b0;
  localparam id_7 = id_6;
  always if (1);
  assign id_3 = -1;
  assign id_3 = id_7 && -1;
  always id_3 = "";
  logic _id_8;
  ;
  wire [1 : ""] id_9 = id_6;
  parameter id_10[-1 : id_8] = id_7;
  localparam id_11 = -1;
  id_12 :
  assert property (@(posedge ~-1'h0 & 1) id_2) $signed(43);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd78
) (
    input  tri   id_0,
    input  tri0  _id_1,
    input  wire  id_2 [id_1 : -1],
    input  tri   id_3,
    output logic id_4
);
  always id_4 <= -1;
  nor primCall (id_4, id_2, id_0);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_4,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
