// Seed: 1214682072
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply1 id_5,
    input wire id_6,
    output wand id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wor id_11,
    input wire id_12,
    output wor id_13,
    input wand id_14,
    output supply1 id_15,
    output tri0 id_16
);
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8
    , id_53,
    input wand id_9,
    input tri id_10,
    input wand id_11
    , id_54,
    input tri1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wire id_15,
    output wor id_16,
    input tri id_17,
    output supply0 id_18
    , id_55,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    input wor id_22,
    input tri1 id_23,
    input wand id_24,
    input supply0 id_25
    , id_56,
    input wor id_26
    , id_57,
    output wire id_27,
    input wand id_28,
    input wand id_29,
    output tri0 id_30,
    input wand id_31,
    input tri1 id_32,
    input tri1 id_33,
    input wor id_34,
    input supply0 id_35,
    input supply0 id_36,
    input supply0 id_37,
    output wor id_38,
    input supply0 id_39,
    input tri id_40,
    input tri1 id_41,
    input supply0 id_42,
    output tri0 id_43,
    input wire id_44,
    input uwire id_45,
    input uwire id_46,
    input uwire id_47,
    output supply1 id_48,
    output tri1 id_49,
    input supply0 id_50,
    output tri0 id_51
);
  assign id_7 = id_50;
  module_0(
      id_40,
      id_43,
      id_26,
      id_12,
      id_26,
      id_3,
      id_1,
      id_4,
      id_43,
      id_47,
      id_45,
      id_34,
      id_2,
      id_51,
      id_36,
      id_7,
      id_7
  );
endmodule
