// Seed: 2888167042
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5, id_6 = (id_6 << 1), id_7;
endmodule
program module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output supply0 id_8,
    input tri1 id_9
);
  reg  id_11;
  wire id_12;
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.id_7 = 0;
  wire id_13;
  always id_11 <= -1 > id_9;
endmodule
