// Seed: 1573352778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wor id_6, id_7;
  for (id_8 = id_7 * id_5; -1 < -1; id_6 = 1)
  always begin : LABEL_0
    id_2 = -1;
    id_2 <= id_8;
    id_6 = 1;
  end : SymbolIdentifier
endmodule
