
*** Running vivado
    with args -log calculator_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source calculator_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source calculator_top.tcl -notrace
Command: synth_design -top calculator_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.09' and will expire in -1156 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 241.566 ; gain = 63.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calculator_top' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:12]
INFO: [Synth 8-638] synthesizing module 'clockReset' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:13]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 32.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clockReset' (4#1) [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v:13]
INFO: [Synth 8-638] synthesizing module 'myCalc' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:23]
	Parameter KEY_CE bound to: 5'b01100 
	Parameter KEY_CA bound to: 5'b00100 
	Parameter KEY_MULTI bound to: 5'b01001 
	Parameter KEY_SUB bound to: 5'b01010 
	Parameter KEY_ADD bound to: 5'b01011 
	Parameter KEY_SQR bound to: 5'b00001 
	Parameter KEY_CH_SIGN bound to: 5'b00010 
	Parameter KEY_EQUALS bound to: 5'b00011 
WARNING: [Synth 8-567] referenced signal 'LASTkey' should be on the sensitivity list [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:106]
INFO: [Synth 8-256] done synthesizing module 'myCalc' (5#1) [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:23]
INFO: [Synth 8-638] synthesizing module 'keypad' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:28]
INFO: [Synth 8-256] done synthesizing module 'keypad' (6#1) [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v:28]
INFO: [Synth 8-638] synthesizing module 'DisplayInterface' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:23]
INFO: [Synth 8-638] synthesizing module 'hex2seg' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex2seg' (7#1) [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'DisplayInterface' (8#1) [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v:23]
INFO: [Synth 8-256] done synthesizing module 'calculator_top' (9#1) [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 275.855 ; gain = 98.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 275.855 ; gain = 98.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/constrs_1/imports/CalcDesign10/project_1/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/constrs_1/imports/CalcDesign10/project_1/Nexys4_Master.xdc]
Parsing XDC File [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/constrs_1/imports/CalcDesign10/Nexys4_KeypadLeft.xdc]
Finished Parsing XDC File [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/constrs_1/imports/CalcDesign10/Nexys4_KeypadLeft.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 564.234 ; gain = 0.492
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ANS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "count2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   8 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockReset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module myCalc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   8 Input     17 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module hex2seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module DisplayInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'calculator/Y_reg[16:0]' into 'calculator/Y_reg[16:0]' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:136]
INFO: [Synth 8-4471] merging register 'calculator/X_reg[16:0]' into 'calculator/X_reg[16:0]' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:121]
INFO: [Synth 8-4471] merging register 'calculator/X_reg[16:0]' into 'calculator/X_reg[16:0]' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:121]
INFO: [Synth 8-4471] merging register 'calculator/X_reg[16:0]' into 'calculator/X_reg[16:0]' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:121]
INFO: [Synth 8-4471] merging register 'calculator/X_reg[16:0]' into 'calculator/X_reg[16:0]' [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:121]
INFO: [Synth 8-5546] ROM "display/count2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP calculator/ANS_MULTI0, operation Mode is: A2*B2.
DSP Report: register calculator/X_reg is absorbed into DSP calculator/ANS_MULTI0.
DSP Report: register calculator/Y_reg is absorbed into DSP calculator/ANS_MULTI0.
DSP Report: operator calculator/ANS_MULTI0 is absorbed into DSP calculator/ANS_MULTI0.
DSP Report: Generating DSP calculator/ANS_SQR0, operation Mode is: A2*B2.
DSP Report: register calculator/X_reg is absorbed into DSP calculator/ANS_SQR0.
DSP Report: register calculator/X_reg is absorbed into DSP calculator/ANS_SQR0.
DSP Report: operator calculator/ANS_SQR0 is absorbed into DSP calculator/ANS_SQR0.
WARNING: [Synth 8-3917] design calculator_top has port digit[7] driven by constant 1
WARNING: [Synth 8-3917] design calculator_top has port digit[6] driven by constant 1
WARNING: [Synth 8-3917] design calculator_top has port digit[5] driven by constant 1
WARNING: [Synth 8-3917] design calculator_top has port digit[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 564.234 ; gain = 386.516

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+---------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculator_top | A2*B2       | No           | 17     | 17     | 48     | 25     | 34     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|calculator_top | A2*B2       | No           | 17     | 17     | 48     | 25     | 34     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
+---------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 564.234 ; gain = 386.516

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 564.234 ; gain = 386.516
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 585.496 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 586.434 ; gain = 408.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |keypad        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |keypad      |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    15|
|4     |DSP48E1     |     2|
|5     |LUT1        |    21|
|6     |LUT2        |    74|
|7     |LUT3        |     4|
|8     |LUT4        |    25|
|9     |LUT5        |    13|
|10    |LUT6        |    49|
|11    |MMCME2_BASE |     1|
|12    |FDCE        |     1|
|13    |FDRE        |    50|
|14    |IBUF        |     8|
|15    |OBUF        |    22|
+------+------------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |   296|
|2     |  calculator |myCalc           |   219|
|3     |  clkGen     |clockReset       |     6|
|4     |  display    |DisplayInterface |    31|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 610.563 ; gain = 129.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 432.844
INFO: [Project 1-571] Translating synthesized netlist
Reading core file 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad.ngc' for (cell view 'keypad', library 'work')
Parsing EDIF File [./.ngc2edfcache/keypad_ngc_5fcd09a5.edif]
Finished Parsing EDIF File [./.ngc2edfcache/keypad_ngc_5fcd09a5.edif]
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20150528
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances
  FDC => FDCE: 25 instances
  INV => LUT1: 1 instances
  LUT3_L => LUT3: 1 instances
  LUT4_D => LUT4: 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MUXF5 => LUT3: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 610.563 ; gain = 420.867
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 610.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 13:02:37 2018...
