TimeQuest Timing Analyzer report for EE443_DE2i_150
Sun Feb 09 21:21:13 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. MTBF Summary
 35. Synchronizer Summary
 36. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 54. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 57. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 60. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 63. Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. MTBF Summary
 74. Synchronizer Summary
 75. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 91. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 92. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 94. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 96. Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 97. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 98. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 99. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
100. Fast 1200mV 0C Model Removal: 'CLOCK_50'
101. Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. MTBF Summary
112. Synchronizer Summary
113. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Board Trace Model Assignments
129. Input Transition Times
130. Signal Integrity Metrics (Slow 1200mv 0c Model)
131. Signal Integrity Metrics (Slow 1200mv 85c Model)
132. Signal Integrity Metrics (Fast 1200mv 0c Model)
133. Setup Transfers
134. Hold Transfers
135. Recovery Transfers
136. Removal Transfers
137. Report TCCS
138. Report RSKM
139. Unconstrained Paths
140. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; EE443_DE2i_150                                                     ;
; Device Family      ; Cyclone IV GX                                                      ;
; Device Name        ; EP4CGX150DF31C7                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; EE443_DE2i_150.SDC ; OK     ; Sun Feb 09 21:21:08 2014 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                  ;
+-----------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; Clock Name                  ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                        ; Targets                         ;
+-----------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; altera_reserved_tck         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { altera_reserved_tck }         ;
; CLOCK2_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK2_50 }                   ;
; CLOCK3_50                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK3_50 }                   ;
; CLOCK_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK_50 }                    ;
; u0|altpll_0|sd1|pll7|clk[0] ; Generated ; 8.333   ; 120.0 MHz ; 0.000 ; 4.166  ; 50.00      ; 5         ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_0|sd1|pll7|inclk[0] ; { u0|altpll_0|sd1|pll7|clk[0] } ;
+-----------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 107.28 MHz ; 107.28 MHz      ; u0|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 153.66 MHz ; 153.66 MHz      ; altera_reserved_tck         ;                                                               ;
; 258.46 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; -0.988 ; -57.588       ;
; CLOCK_50                    ; 16.131 ; 0.000         ;
; altera_reserved_tck         ; 46.746 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.316 ; 0.000         ;
; CLOCK_50                    ; 0.392 ; 0.000         ;
; altera_reserved_tck         ; 0.393 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.382  ; 0.000         ;
; CLOCK_50                    ; 17.648 ; 0.000         ;
; altera_reserved_tck         ; 47.930 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 1.037 ; 0.000         ;
; CLOCK_50                    ; 1.165 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 2.556 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 3.684  ; 0.000         ;
; CLOCK_50                    ; 9.776  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.752 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.988 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 9.214      ;
; -0.896 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 9.122      ;
; -0.890 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 9.116      ;
; -0.874 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.096     ; 9.109      ;
; -0.848 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 9.074      ;
; -0.844 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 9.082      ;
; -0.844 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 9.082      ;
; -0.844 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 9.082      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.829 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.054      ;
; -0.825 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.050      ;
; -0.825 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.050      ;
; -0.825 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.050      ;
; -0.825 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.050      ;
; -0.825 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 9.050      ;
; -0.822 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.267      ; 9.460      ;
; -0.782 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.096     ; 9.017      ;
; -0.776 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.096     ; 9.011      ;
; -0.760 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 8.986      ;
; -0.752 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.990      ;
; -0.752 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.990      ;
; -0.752 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.990      ;
; -0.746 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.984      ;
; -0.746 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.984      ;
; -0.746 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.984      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.737 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.962      ;
; -0.734 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.096     ; 8.969      ;
; -0.733 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.958      ;
; -0.733 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.958      ;
; -0.733 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.958      ;
; -0.733 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.958      ;
; -0.733 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.958      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.731 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.956      ;
; -0.729 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 8.955      ;
; -0.727 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.952      ;
; -0.727 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.952      ;
; -0.727 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.952      ;
; -0.727 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.952      ;
; -0.727 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.952      ;
; -0.727 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.267      ; 9.365      ;
; -0.722 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.267      ; 9.360      ;
; -0.704 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.942      ;
; -0.704 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.942      ;
; -0.704 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.942      ;
; -0.699 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.267      ; 9.337      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.689 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.914      ;
; -0.685 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.910      ;
; -0.685 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.910      ;
; -0.685 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.910      ;
; -0.685 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.910      ;
; -0.685 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.910      ;
; -0.654 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 8.880      ;
; -0.647 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.267      ; 9.285      ;
; -0.646 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.096     ; 8.881      ;
; -0.642 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.880      ;
; -0.642 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.880      ;
; -0.642 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.880      ;
; -0.628 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.102     ; 8.857      ;
; -0.622 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.096     ; 8.857      ;
; -0.618 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[5]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 8.844      ;
; -0.617 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[0]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.105     ; 8.843      ;
; -0.616 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.854      ;
; -0.616 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.854      ;
; -0.616 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.093     ; 8.854      ;
; -0.609 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.834      ;
; -0.609 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.834      ;
; -0.609 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.834      ;
; -0.609 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.834      ;
; -0.609 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.106     ; 8.834      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.131 ; m[17]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.131 ; m[17]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.778      ;
; 16.138 ; m[16]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.138 ; m[16]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.771      ;
; 16.223 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.685      ;
; 16.223 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.685      ;
; 16.278 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.631      ;
; 16.278 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.631      ;
; 16.313 ; m[13]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.313 ; m[13]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.596      ;
; 16.319 ; m[14]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.319 ; m[14]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.590      ;
; 16.384 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.524      ;
; 16.384 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.524      ;
; 16.428 ; m[17]                                                                                                                 ; m[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.428 ; m[17]                                                                                                                 ; m[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[15]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.474      ;
; 16.435 ; m[16]                                                                                                                 ; m[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.435 ; m[16]                                                                                                                 ; m[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.467      ;
; 16.481 ; m[18]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.428      ;
; 16.481 ; m[18]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.428      ;
; 16.481 ; m[18]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.428      ;
; 16.481 ; m[18]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.428      ;
; 16.481 ; m[18]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.428      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.175      ;
; 46.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.156      ;
; 46.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.112      ;
; 46.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.995      ;
; 46.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.939      ;
; 47.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.704      ;
; 47.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.644      ;
; 47.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.626      ;
; 47.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.602      ;
; 47.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.519      ;
; 47.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.320      ;
; 47.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.271      ;
; 47.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.202      ;
; 47.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.078      ;
; 47.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.024      ;
; 48.158 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.760      ;
; 48.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 1.469      ;
; 48.982 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 0.938      ;
; 94.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.150      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.082      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.082      ;
; 94.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.082      ;
; 95.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.857      ;
; 95.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.857      ;
; 95.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.857      ;
; 95.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.857      ;
; 95.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.857      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.823      ;
; 95.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.560      ;
; 95.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.537      ;
; 95.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.537      ;
; 95.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.516      ;
; 95.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.516      ;
; 95.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.516      ;
; 95.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.312      ;
; 95.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.312      ;
; 95.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.312      ;
; 95.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.312      ;
; 95.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.312      ;
; 95.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.312      ;
; 95.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.312      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.271      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.207      ;
; 95.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.200      ;
; 95.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.200      ;
; 95.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.200      ;
; 95.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.200      ;
; 95.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.200      ;
; 95.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.145      ;
; 95.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.146      ;
; 95.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.126      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.092      ;
; 95.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.058      ;
; 95.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.030      ;
; 95.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.030      ;
; 95.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.030      ;
; 95.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.997      ;
; 95.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.997      ;
; 95.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.990      ;
; 95.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.990      ;
; 95.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.990      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.971      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.971      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.971      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.971      ;
; 95.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.971      ;
; 96.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.886      ;
; 96.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.886      ;
; 96.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.886      ;
; 96.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.886      ;
; 96.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.886      ;
; 96.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.883      ;
; 96.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.883      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.872      ;
; 96.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.860      ;
; 96.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.860      ;
; 96.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.860      ;
; 96.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.860      ;
; 96.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.860      ;
; 96.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.852      ;
; 96.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.848      ;
; 96.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.848      ;
; 96.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.848      ;
; 96.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.848      ;
; 96.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.848      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.833      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.826      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.826      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.316 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                          ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 0.985      ;
; 0.319 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 0.988      ;
; 0.330 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 0.997      ;
; 0.332 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.010      ;
; 0.334 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.012      ;
; 0.336 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.003      ;
; 0.341 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_data_module:de2i_150_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_6nd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.010      ;
; 0.341 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.008      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.022      ;
; 0.346 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.024      ;
; 0.346 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.013      ;
; 0.350 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 1.018      ;
; 0.354 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_tag[5]                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.028      ;
; 0.355 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.033      ;
; 0.365 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[3]                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_b_module:de2i_150_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gng1:auto_generated|ram_block1a0~porta_address_reg0                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.044      ;
; 0.369 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.047      ;
; 0.371 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.038      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                         ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                                      ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                   ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.054      ;
; 0.376 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                         ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                               ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                               ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                               ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.377 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[2]                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_a_module:de2i_150_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|ram_block1a0~porta_address_reg0                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.057      ;
; 0.377 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.046      ;
; 0.379 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[2]                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_b_module:de2i_150_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gng1:auto_generated|ram_block1a0~porta_address_reg0                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.058      ;
; 0.380 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.058      ;
; 0.380 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                         ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                      ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                                     ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.381 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                         ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                               ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.390 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                  ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                  ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_merlin_slave_translator:adc_s1_translator|wait_latency_counter[1]                                                                                                                          ; de2i_150:u0|altera_merlin_slave_translator:adc_s1_translator|wait_latency_counter[1]                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                      ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                   ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|read                                                                                               ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|read                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|write                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|write                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                       ; de2i_150:u0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                   ; de2i_150:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.414 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.691      ;
; 0.415 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; m[24]                                                                                                                                                            ; m[24]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.690      ;
; 0.436 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.713      ;
; 0.546 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.823      ;
; 0.584 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.861      ;
; 0.592 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.869      ;
; 0.592 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.869      ;
; 0.593 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.870      ;
; 0.593 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.870      ;
; 0.597 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.874      ;
; 0.604 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.881      ;
; 0.614 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.891      ;
; 0.636 ; m[11]                                                                                                                                                            ; m[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.910      ;
; 0.636 ; m[15]                                                                                                                                                            ; m[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.911      ;
; 0.638 ; m[7]                                                                                                                                                             ; m[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.912      ;
; 0.638 ; m[9]                                                                                                                                                             ; m[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.912      ;
; 0.639 ; m[3]                                                                                                                                                             ; m[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.913      ;
; 0.639 ; m[5]                                                                                                                                                             ; m[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.913      ;
; 0.639 ; m[10]                                                                                                                                                            ; m[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.913      ;
; 0.639 ; m[14]                                                                                                                                                            ; m[14]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; m[17]                                                                                                                                                            ; m[17]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; m[19]                                                                                                                                                            ; m[19]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; m[21]                                                                                                                                                            ; m[21]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.639 ; m[23]                                                                                                                                                            ; m[23]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.914      ;
; 0.640 ; m[8]                                                                                                                                                             ; m[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.914      ;
; 0.640 ; m[16]                                                                                                                                                            ; m[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.915      ;
; 0.641 ; m[4]                                                                                                                                                             ; m[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.915      ;
; 0.641 ; m[6]                                                                                                                                                             ; m[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.915      ;
; 0.641 ; m[20]                                                                                                                                                            ; m[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.916      ;
; 0.642 ; m[2]                                                                                                                                                             ; m[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.916      ;
; 0.642 ; m[18]                                                                                                                                                            ; m[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.917      ;
; 0.642 ; m[22]                                                                                                                                                            ; m[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.917      ;
; 0.651 ; m[13]                                                                                                                                                            ; m[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.926      ;
; 0.652 ; m[1]                                                                                                                                                             ; m[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.926      ;
; 0.654 ; m[12]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.929      ;
; 0.678 ; m[0]                                                                                                                                                             ; m[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.952      ;
; 0.683 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.960      ;
; 0.687 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.964      ;
; 0.690 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.967      ;
; 0.692 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.969      ;
; 0.726 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.003      ;
; 0.730 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.007      ;
; 0.749 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.026      ;
; 0.751 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.028      ;
; 0.770 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.047      ;
; 0.783 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.062      ;
; 0.785 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.063      ;
; 0.800 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.076      ;
; 0.808 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.088      ;
; 0.810 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.087      ;
; 0.821 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.098      ;
; 0.846 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.122      ;
; 0.847 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.124      ;
; 0.856 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.133      ;
; 0.861 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.139      ;
; 0.865 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.142      ;
; 0.865 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.143      ;
; 0.877 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.154      ;
; 0.879 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.155      ;
; 0.889 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.167      ;
; 0.891 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.168      ;
; 0.918 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.195      ;
; 0.918 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.195      ;
; 0.920 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.196      ;
; 0.945 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.225      ;
; 0.946 ; m[11]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.228      ;
; 0.949 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.226      ;
; 0.949 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.226      ;
; 0.954 ; m[15]                                                                                                                                                            ; m[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.229      ;
; 0.956 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.234      ;
; 0.956 ; m[9]                                                                                                                                                             ; m[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.230      ;
; 0.956 ; m[7]                                                                                                                                                             ; m[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.230      ;
; 0.956 ; m[3]                                                                                                                                                             ; m[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.230      ;
; 0.956 ; m[5]                                                                                                                                                             ; m[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.230      ;
; 0.956 ; m[19]                                                                                                                                                            ; m[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.231      ;
; 0.956 ; m[21]                                                                                                                                                            ; m[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.231      ;
; 0.957 ; m[23]                                                                                                                                                            ; m[24]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.232      ;
; 0.957 ; m[17]                                                                                                                                                            ; m[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.232      ;
; 0.963 ; m[10]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.245      ;
; 0.966 ; m[10]                                                                                                                                                            ; m[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.240      ;
; 0.966 ; m[14]                                                                                                                                                            ; m[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.241      ;
; 0.967 ; m[8]                                                                                                                                                             ; m[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.241      ;
; 0.967 ; m[16]                                                                                                                                                            ; m[17]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.242      ;
; 0.968 ; m[13]                                                                                                                                                            ; m[14]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.243      ;
; 0.968 ; m[6]                                                                                                                                                             ; m[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.242      ;
; 0.968 ; m[4]                                                                                                                                                             ; m[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.242      ;
; 0.968 ; m[20]                                                                                                                                                            ; m[21]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.243      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.396 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.399 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.692      ;
; 0.401 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.694      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.689      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.689      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.701      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.701      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.702      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.704      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.706      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.707      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.707      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.708      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.712      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.440 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.716      ;
; 0.445 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.721      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.743      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.823      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.823      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.824      ;
; 0.551 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.827      ;
; 0.553 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.829      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.830      ;
; 0.554 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.830      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.832      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.840      ;
; 0.567 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.843      ;
; 0.569 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.845      ;
; 0.569 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.845      ;
; 0.575 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.868      ;
; 0.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.859      ;
; 0.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.857      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.858      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.861      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.861      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.861      ;
; 0.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.863      ;
; 0.588 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.864      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.868      ;
; 0.593 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.870      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.246     ; 3.536      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.248     ; 3.533      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.247     ; 3.534      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 0.383 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.244     ; 3.537      ;
; 4.342 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.072     ; 3.917      ;
; 4.342 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.072     ; 3.917      ;
; 4.342 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.072     ; 3.917      ;
; 4.499 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.204      ; 3.960      ;
; 4.499 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.204      ; 3.960      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.518 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.209      ; 3.946      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.120     ; 3.545      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ld_align_sh16                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq6                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_mask[5]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[2]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq13                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[0]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.120     ; 3.545      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq4                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.126     ; 3.539      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq4                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[4]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ctrl_ld16                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[0]                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[1]                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.125     ; 3.540      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[13]                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.130     ; 3.535      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ctrl_ld_signed                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[14]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.120     ; 3.545      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[12]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.120     ; 3.545      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_sel_fill3                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_sel_fill3                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_pass3                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_pass3                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.131     ; 3.534      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_mask[1]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[16]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[10]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.120     ; 3.545      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_st_data[15]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.125     ; 3.540      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[31]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_iw[5]                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_iw[3]                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_iw[11]                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_iw[4]                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.128     ; 3.537      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq0                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq0                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[0]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[0]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_st_data[8]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.120     ; 3.545      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq8                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|d1_data_in                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|d2_data_in                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|edge_capture                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|irq_mask                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq8                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.124     ; 3.541      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|W_wr_data[17]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.127     ; 3.538      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[19]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.122     ; 3.543      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_sel_fill2                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_sel_fill2                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_mask[3]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.129     ; 3.536      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_pass2                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_rot_pass2                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.132     ; 3.533      ;
; 4.666 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_fill_bit                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.129     ; 3.536      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 17.648 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.258      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.310 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.597      ;
; 18.332 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 1.576      ;
; 18.332 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 1.576      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
; 18.343 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.564      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.988      ;
; 47.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.988      ;
; 48.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.889      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.476      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.366      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.251      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.241      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.093      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.068      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.055      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.056      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.056      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.039      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.988      ;
; 97.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.988      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.840      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.801      ;
; 98.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.469      ;
; 98.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.469      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.313      ;
; 1.037  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.313      ;
; 1.413  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.687      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.448  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.723      ;
; 1.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.876      ;
; 1.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.876      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.916      ;
; 1.655  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.936      ;
; 1.655  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.936      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.662  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.938      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.943      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.963      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.128      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.129      ;
; 1.950  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.224      ;
; 2.087  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.369      ;
; 51.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.101      ; 1.737      ;
; 51.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.097      ; 1.876      ;
; 51.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.097      ; 1.876      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.165 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.442      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.454      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.454      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.191 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.468      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
; 1.812 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.088      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.556 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[13]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 3.288      ;
; 2.556 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[22]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 3.288      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|read_latency_shift_reg[0]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.279      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.287      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[2]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[4]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[5]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 3.286      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[16]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 3.286      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[11]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[11]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[12]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.289      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 3.286      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 3.286      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq14                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 3.286      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[16]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.529      ; 3.286      ;
; 2.571 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.287      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.280      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[20]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.280      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[25]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.280      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.290      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[17]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.524      ; 3.283      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.524      ; 3.283      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[17]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.524      ; 3.283      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.524      ; 3.283      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|delayed_unxsync_rxdxx1                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[2]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[3]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[4]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[5]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[6]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[7]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[8]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[9]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[10]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_clk_en                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.584 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|do_start_rx                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.275      ;
; 2.587 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[18]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 3.279      ;
; 2.587 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[16]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 3.279      ;
; 2.587 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[19]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 3.279      ;
; 2.587 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 3.279      ;
; 2.588 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.278      ;
; 2.588 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.278      ;
; 2.588 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.278      ;
; 2.588 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.278      ;
; 2.588 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.278      ;
; 2.588 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.278      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.495      ; 3.270      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.495      ; 3.270      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.279      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rst2                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.273      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.268      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.268      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.268      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.491      ; 3.267      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.273      ;
; 2.591 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.274      ;
; 2.591 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[12]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.274      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[3]                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.282      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[19]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.282      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[19]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.282      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[3]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.282      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[2]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.282      ;
; 2.601 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.279      ;
; 2.601 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.279      ;
; 2.601 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.279      ;
; 2.601 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[4]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.279      ;
; 2.602 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.282      ;
; 2.602 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.282      ;
; 2.602 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[4]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.282      ;
; 2.602 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[5]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.282      ;
; 2.602 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[6]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.282      ;
; 2.602 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[7]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.282      ;
; 2.603 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_want_fill                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 3.289      ;
; 2.603 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_hit                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 3.289      ;
; 2.603 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_valid_st_bypass_hit                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 3.289      ;
; 2.603 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_bypass_delayed                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 3.289      ;
; 2.603 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_valid_st_cache_hit                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 3.289      ;
; 2.603 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_potential_hazard_after_st                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 3.289      ;
; 2.617 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.279      ;
; 2.617 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.279      ;
; 2.617 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.279      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                   ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                    ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 3.684 ; 4.035        ; 0.351          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ;
; 9.776 ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[0]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[10]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[11]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[12]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[13]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[14]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[15]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[16]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[17]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[18]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[19]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[1]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[20]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[21]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[22]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[23]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[24]                                                                                                                                                            ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[2]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[3]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[4]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[5]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[6]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[7]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[8]                                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[9]                                                                                                                                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[12]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[13]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[14]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[15]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[16]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[17]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[18]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[19]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[20]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[21]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[22]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[23]                                                                                                                                                            ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[24]                                                                                                                                                            ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[0]                                                                                                                                                             ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[10]                                                                                                                                                            ;
; 9.812 ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[11]                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                               ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.000 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.010 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.100 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[12]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[13]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[14]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[1]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]     ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[2]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[5]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[6]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[8]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[9]      ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                              ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                 ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                          ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                         ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                         ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                         ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.670 ; 1.788 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 4.746 ; 4.879 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; 6.468 ; 6.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 6.885 ; 7.381 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 6.582 ; 7.025 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 7.015 ; 7.506 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.894 ; 7.355 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.752 ; 7.225 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 7.015 ; 7.506 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.873 ; 7.379 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 7.362 ; 7.934 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 6.440 ; 6.814 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 6.182 ; 6.626 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 6.569 ; 7.054 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 7.362 ; 7.934 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 6.624 ; 7.104 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.073  ; 0.989  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.264  ; 0.175  ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; -5.505 ; -6.004 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -5.415 ; -5.891 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -4.953 ; -5.390 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -5.230 ; -5.688 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -5.230 ; -5.688 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -5.286 ; -5.740 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -5.334 ; -5.813 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -5.401 ; -5.888 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.741 ; -5.167 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -4.873 ; -5.298 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.741 ; -5.167 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -5.024 ; -5.476 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -5.374 ; -5.885 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -5.005 ; -5.451 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 9.658  ; 9.676  ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.551 ; 15.317 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 6.711  ; 6.741  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 6.218  ; 6.296  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 6.826  ; 6.975  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 7.414  ; 7.483  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 10.287 ; 10.218 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.142  ; 7.222  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.908  ; 8.022  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.965  ; 8.091  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 10.287 ; 10.218 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.304  ; 6.277  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.270  ; 6.377  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 8.583  ; 8.504  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.856  ; 7.965  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 7.955  ; 7.934  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 8.000  ; 8.013  ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.561 ; 13.326 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 5.990  ; 6.018  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 5.517  ; 5.591  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 6.103  ; 6.245  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.668  ; 6.733  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.568  ; 5.572  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.405  ; 6.480  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.140  ; 7.248  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.195  ; 7.315  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 9.423  ; 9.356  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.599  ; 5.572  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.568  ; 5.669  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.784  ; 7.707  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.090  ; 7.193  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 7.180  ; 7.165  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.430 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 8.430                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 5.997        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.433        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 11.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.455        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 3.965        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                        ;
; Synchronization Node    ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 14.200                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.440        ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 6.760        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 14.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 7.441        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 7.428        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 14.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 7.440        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.429        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                        ; 14.893                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                           ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.454        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.439        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 36.266                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.944       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.322       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 36.496                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.945       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.551       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 196.640                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.107       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.533       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 196.859                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.109       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.750       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 118.12 MHz ; 118.12 MHz      ; u0|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 166.22 MHz ; 166.22 MHz      ; altera_reserved_tck         ;                                                               ;
; 281.93 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; -0.133 ; -0.520        ;
; CLOCK_50                    ; 16.453 ; 0.000         ;
; altera_reserved_tck         ; 46.992 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.317 ; 0.000         ;
; CLOCK_50                    ; 0.344 ; 0.000         ;
; altera_reserved_tck         ; 0.344 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.741  ; 0.000         ;
; CLOCK_50                    ; 17.820 ; 0.000         ;
; altera_reserved_tck         ; 48.124 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.945 ; 0.000         ;
; CLOCK_50                    ; 1.061 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 2.270 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 3.707  ; 0.000         ;
; CLOCK_50                    ; 9.770  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.737 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.133 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.091     ; 8.374      ;
; -0.093 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.232      ; 8.688      ;
; -0.059 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.091     ; 8.300      ;
; -0.048 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.091     ; 8.289      ;
; -0.042 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.086     ; 8.288      ;
; -0.041 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.091     ; 8.282      ;
; -0.020 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.268      ;
; -0.020 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.268      ;
; -0.020 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.268      ;
; -0.019 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.232      ; 8.614      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.018 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.258      ;
; -0.008 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.232      ; 8.603      ;
; -0.006 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.246      ;
; -0.006 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.246      ;
; -0.006 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.246      ;
; -0.006 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.246      ;
; -0.006 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.246      ;
; -0.001 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.232      ; 8.596      ;
; 0.032  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.086     ; 8.214      ;
; 0.036  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.091     ; 8.205      ;
; 0.043  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.086     ; 8.203      ;
; 0.050  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.086     ; 8.196      ;
; 0.054  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.194      ;
; 0.054  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.194      ;
; 0.054  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.194      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.056  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.184      ;
; 0.065  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.183      ;
; 0.065  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.183      ;
; 0.065  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.183      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.067  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.173      ;
; 0.068  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.172      ;
; 0.068  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.172      ;
; 0.068  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.172      ;
; 0.068  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.172      ;
; 0.068  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.172      ;
; 0.071  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.091     ; 8.170      ;
; 0.072  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.176      ;
; 0.072  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.176      ;
; 0.072  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.176      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.074  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.166      ;
; 0.076  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.232      ; 8.519      ;
; 0.079  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.161      ;
; 0.079  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.161      ;
; 0.079  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.161      ;
; 0.079  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.161      ;
; 0.079  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.161      ;
; 0.086  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.154      ;
; 0.086  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.154      ;
; 0.086  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.154      ;
; 0.086  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.154      ;
; 0.086  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5]   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.154      ;
; 0.111  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.232      ; 8.484      ;
; 0.116  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.088     ; 8.128      ;
; 0.127  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.086     ; 8.119      ;
; 0.149  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.099      ;
; 0.149  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.099      ;
; 0.149  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.084     ; 8.099      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.151  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[1]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.092     ; 8.089      ;
; 0.156  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[2] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.235      ; 8.442      ;
; 0.162  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.086     ; 8.084      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.453 ; m[17]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.453 ; m[17]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.466      ;
; 16.457 ; m[16]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.457 ; m[16]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.462      ;
; 16.496 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.422      ;
; 16.496 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.422      ;
; 16.543 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.377      ;
; 16.543 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.377      ;
; 16.605 ; m[13]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.605 ; m[13]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.314      ;
; 16.610 ; m[14]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.610 ; m[14]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.309      ;
; 16.642 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.277      ;
; 16.642 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.277      ;
; 16.718 ; m[17]                                                                                                                 ; m[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.718 ; m[17]                                                                                                                 ; m[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.193      ;
; 16.720 ; m[15]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.720 ; m[15]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.722 ; m[16]                                                                                                                 ; m[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.722 ; m[16]                                                                                                                 ; m[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.189      ;
; 16.783 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.136      ;
; 16.783 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.136      ;
; 16.787 ; m[18]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.132      ;
; 16.787 ; m[18]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.132      ;
; 16.787 ; m[18]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.132      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.932      ;
; 47.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.892      ;
; 47.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.847      ;
; 47.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.697      ;
; 47.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.684      ;
; 47.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.467      ;
; 47.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.438      ;
; 47.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.378      ;
; 47.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.369      ;
; 47.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.311      ;
; 47.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 2.128      ;
; 47.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 2.036      ;
; 47.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.031      ;
; 48.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 1.919      ;
; 48.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.830      ;
; 48.333 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.586      ;
; 48.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 1.343      ;
; 49.073 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 0.849      ;
; 95.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.666      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.616      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.616      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.616      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.434      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.434      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.434      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.434      ;
; 95.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.434      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.397      ;
; 95.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.157      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.152      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.152      ;
; 95.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.096      ;
; 95.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.096      ;
; 95.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.096      ;
; 95.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.966      ;
; 95.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.966      ;
; 96.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.911      ;
; 96.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.911      ;
; 96.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.911      ;
; 96.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.911      ;
; 96.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.911      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.914      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.914      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.914      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.914      ;
; 96.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.914      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.877      ;
; 96.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.857      ;
; 96.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.840      ;
; 96.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.825      ;
; 96.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.732      ;
; 96.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.727      ;
; 96.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.700      ;
; 96.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.700      ;
; 96.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.700      ;
; 96.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.700      ;
; 96.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.700      ;
; 96.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.701      ;
; 96.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.701      ;
; 96.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.701      ;
; 96.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.666      ;
; 96.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.666      ;
; 96.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.666      ;
; 96.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.632      ;
; 96.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.632      ;
; 96.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.610      ;
; 96.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.610      ;
; 96.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.563      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.548      ;
; 96.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.535      ;
; 96.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.508      ;
; 96.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.508      ;
; 96.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.508      ;
; 96.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.508      ;
; 96.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.492      ;
; 96.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.492      ;
; 96.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.492      ;
; 96.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.492      ;
; 96.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.492      ;
; 96.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.487      ;
; 96.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.487      ;
; 96.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.487      ;
; 96.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.487      ;
; 96.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.487      ;
; 96.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.472      ;
; 96.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.472      ;
; 96.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.472      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.317 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.916      ;
; 0.318 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.919      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                              ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.331 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]  ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.930      ;
; 0.334 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 0.944      ;
; 0.336 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 0.946      ;
; 0.337 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]  ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.936      ;
; 0.338 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_data_module:de2i_150_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_6nd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.938      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                              ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.340 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.608      ;
; 0.340 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.608      ;
; 0.341 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.608      ;
; 0.341 ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.608      ;
; 0.342 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]  ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.941      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                          ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                          ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_read                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[1]                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:dout_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                              ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                           ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                               ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_slave_translator:adc_s1_translator|wait_latency_counter[1]                                                                                                                  ; de2i_150:u0|altera_merlin_slave_translator:adc_s1_translator|wait_latency_counter[1]                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                               ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                               ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|jtag_rd              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|jtag_rd                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_switch0:switch4|irq_mask                                                                                                                                                         ; de2i_150:u0|de2i_150_switch0:switch4|irq_mask                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_switch0:lrcin|irq_mask                                                                                                                                                           ; de2i_150:u0|de2i_150_switch0:lrcin|irq_mask                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_switch0:switch3|irq_mask                                                                                                                                                         ; de2i_150:u0|de2i_150_switch0:switch3|irq_mask                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.374 ; m[24]                                                                                                                                                            ; m[24]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.625      ;
; 0.380 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
; 0.393 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.646      ;
; 0.500 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.753      ;
; 0.539 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.792      ;
; 0.541 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.541 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.794      ;
; 0.554 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.806      ;
; 0.559 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.813      ;
; 0.569 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.823      ;
; 0.580 ; m[11]                                                                                                                                                            ; m[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.831      ;
; 0.581 ; m[7]                                                                                                                                                             ; m[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.832      ;
; 0.581 ; m[15]                                                                                                                                                            ; m[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.832      ;
; 0.582 ; m[9]                                                                                                                                                             ; m[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.833      ;
; 0.584 ; m[10]                                                                                                                                                            ; m[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.584 ; m[17]                                                                                                                                                            ; m[17]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.584 ; m[23]                                                                                                                                                            ; m[23]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.585 ; m[2]                                                                                                                                                             ; m[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; m[3]                                                                                                                                                             ; m[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; m[5]                                                                                                                                                             ; m[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.585 ; m[18]                                                                                                                                                            ; m[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.836      ;
; 0.586 ; m[4]                                                                                                                                                             ; m[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.586 ; m[6]                                                                                                                                                             ; m[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.586 ; m[8]                                                                                                                                                             ; m[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.586 ; m[14]                                                                                                                                                            ; m[14]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.586 ; m[19]                                                                                                                                                            ; m[19]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.586 ; m[21]                                                                                                                                                            ; m[21]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.587 ; m[16]                                                                                                                                                            ; m[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.838      ;
; 0.587 ; m[20]                                                                                                                                                            ; m[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.838      ;
; 0.588 ; m[22]                                                                                                                                                            ; m[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.839      ;
; 0.595 ; m[1]                                                                                                                                                             ; m[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.846      ;
; 0.596 ; m[13]                                                                                                                                                            ; m[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.847      ;
; 0.598 ; m[12]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.849      ;
; 0.620 ; m[0]                                                                                                                                                             ; m[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.871      ;
; 0.624 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.877      ;
; 0.626 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.879      ;
; 0.636 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.889      ;
; 0.638 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.891      ;
; 0.642 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.895      ;
; 0.665 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.918      ;
; 0.691 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.944      ;
; 0.695 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.949      ;
; 0.697 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.953      ;
; 0.705 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.957      ;
; 0.712 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.964      ;
; 0.719 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.976      ;
; 0.726 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.980      ;
; 0.730 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.984      ;
; 0.761 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.013      ;
; 0.773 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.027      ;
; 0.779 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.032      ;
; 0.784 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.037      ;
; 0.784 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.792 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.046      ;
; 0.794 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.048      ;
; 0.800 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.052      ;
; 0.805 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.059      ;
; 0.822 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.076      ;
; 0.827 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.081      ;
; 0.830 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.083      ;
; 0.830 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.083      ;
; 0.854 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.106      ;
; 0.857 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.114      ;
; 0.858 ; m[11]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.117      ;
; 0.866 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.120      ;
; 0.867 ; m[7]                                                                                                                                                             ; m[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.118      ;
; 0.867 ; m[15]                                                                                                                                                            ; m[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.118      ;
; 0.867 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.120      ;
; 0.867 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.120      ;
; 0.868 ; m[9]                                                                                                                                                             ; m[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.119      ;
; 0.870 ; m[23]                                                                                                                                                            ; m[24]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.121      ;
; 0.870 ; m[17]                                                                                                                                                            ; m[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.121      ;
; 0.872 ; m[3]                                                                                                                                                             ; m[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.123      ;
; 0.872 ; m[5]                                                                                                                                                             ; m[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.123      ;
; 0.872 ; m[10]                                                                                                                                                            ; m[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.123      ;
; 0.872 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.127      ;
; 0.873 ; m[19]                                                                                                                                                            ; m[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.124      ;
; 0.873 ; m[21]                                                                                                                                                            ; m[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.124      ;
; 0.873 ; m[2]                                                                                                                                                             ; m[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.124      ;
; 0.873 ; m[18]                                                                                                                                                            ; m[19]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.124      ;
; 0.874 ; m[6]                                                                                                                                                             ; m[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.125      ;
; 0.874 ; m[14]                                                                                                                                                            ; m[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.125      ;
; 0.874 ; m[8]                                                                                                                                                             ; m[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.125      ;
; 0.874 ; m[4]                                                                                                                                                             ; m[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.125      ;
; 0.875 ; m[16]                                                                                                                                                            ; m[17]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.126      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.348 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.366 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.634      ;
; 0.368 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.636      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.623      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.624      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.627      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.637      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.638      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.639      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.639      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.639      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.388 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.641      ;
; 0.388 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.641      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.641      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.643      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.643      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.643      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.645      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.647      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.649      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.649      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.403 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.655      ;
; 0.404 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.656      ;
; 0.409 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.661      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.680      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.751      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.505 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.506 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.759      ;
; 0.507 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.760      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.762      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.769      ;
; 0.519 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.772      ;
; 0.521 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.774      ;
; 0.522 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.774      ;
; 0.525 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.793      ;
; 0.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.789      ;
; 0.538 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.790      ;
; 0.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.543 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.797      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.741 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.240     ; 3.184      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.243     ; 3.180      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.742 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.242     ; 3.181      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 0.743 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.239     ; 3.183      ;
; 4.622 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.061     ; 3.649      ;
; 4.622 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.061     ; 3.649      ;
; 4.622 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.061     ; 3.649      ;
; 4.888 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.552      ;
; 4.888 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.552      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 4.901 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.176      ; 3.539      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[2]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq4                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[4]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[1]                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[16]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[7]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[7]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_st_data[15]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[15]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[0]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[0]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[8]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[19]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_slow_inst_result[21]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[27]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_in|irq_mask                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_in|edge_capture                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_in|readdata[0]                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:lrcout|readdata[0]                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_out|edge_capture                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_out|readdata[0]                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key2|readdata[0]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch2|readdata[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.112     ; 3.190      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[9]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[10]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_slow_inst_result[29]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[27]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[27]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[15]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[15]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[7]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[5]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[5]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.113     ; 3.189      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[4]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[4]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[3]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[3]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_data[2]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
; 5.030 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[2]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.111     ; 3.191      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 17.820 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.095      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.472 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.445      ;
; 18.487 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.431      ;
; 18.487 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.431      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
; 18.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.419      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.797      ;
; 48.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.797      ;
; 48.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.699      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.281      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.190      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.051      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 97.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.050      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.883      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.863      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.862      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.859      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.859      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.837      ;
; 98.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.797      ;
; 98.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.797      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.698      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.663      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.317      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.317      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.945  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.197      ;
; 0.945  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.197      ;
; 1.266  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.516      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.293  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.544      ;
; 1.463  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.714      ;
; 1.463  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.714      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.757      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.773      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.786      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.802      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.930      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.939      ;
; 1.739  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.988      ;
; 1.874  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.132      ;
; 51.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.086      ; 1.596      ;
; 51.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.082      ; 1.714      ;
; 51.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.082      ; 1.714      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.061 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.325      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.325      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.091 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
; 1.615 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.866      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.270 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[13]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.941      ;
; 2.270 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[22]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[2]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[4]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[5]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[11]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[11]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[12]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.941      ;
; 2.284 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.943      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|read_latency_shift_reg[0]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[20]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[25]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.934      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.941      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[17]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.936      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 2.940      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[16]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 2.940      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 2.940      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 2.940      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.936      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[17]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.936      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq14                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 2.940      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[16]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 2.940      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.936      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.941      ;
; 2.301 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[18]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.934      ;
; 2.301 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[16]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.934      ;
; 2.301 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[19]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.934      ;
; 2.301 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.934      ;
; 2.302 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.933      ;
; 2.302 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.933      ;
; 2.302 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.933      ;
; 2.302 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.933      ;
; 2.302 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.933      ;
; 2.302 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.933      ;
; 2.303 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.920      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.934      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.921      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.921      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.921      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.924      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.924      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 2.933      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rst2                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.927      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.927      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.927      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[12]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.927      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|delayed_unxsync_rxdxx1                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[2]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[3]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[4]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[5]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[6]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[7]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[8]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[9]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[10]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_clk_en                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|do_start_rx                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.931      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.934      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.934      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.934      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[4]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.934      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.935      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.935      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[4]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.935      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[5]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.935      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[6]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.935      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[7]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.935      ;
; 2.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[3]                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.938      ;
; 2.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[19]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.938      ;
; 2.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[19]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.938      ;
; 2.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[3]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.938      ;
; 2.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[2]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.938      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_want_fill                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.942      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_hit                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.942      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_valid_st_bypass_hit                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.942      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_bypass_delayed                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.942      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_valid_st_cache_hit                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.942      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_potential_hazard_after_st                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.942      ;
; 2.333 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.934      ;
; 2.333 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.934      ;
; 2.333 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.934      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                   ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                    ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_e9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 3.707 ; 4.037        ; 0.330          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_mult_cell:the_de2i_150_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_g9u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[12]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[13]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[14]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[15]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[16]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[17]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[18]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[19]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[20]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[21]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[22]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[23]                                                                                                                                                            ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[24]                                                                                                                                                            ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[0]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[10]                                                                                                                                                            ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[11]                                                                                                                                                            ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[1]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[2]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[3]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[4]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[5]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[6]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[7]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[8]                                                                                                                                                             ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; m[9]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[0]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[10]                                                                                                                                                            ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[11]                                                                                                                                                            ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[1]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[2]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[3]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[4]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[5]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[6]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[7]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[8]                                                                                                                                                             ;
; 9.815 ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[9]                                                                                                                                                             ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[12]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[13]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[14]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[15]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[16]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[17]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[18]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[19]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[20]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[21]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[22]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[23]                                                                                                                                                            ;
; 9.817 ; 10.035       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; m[24]                                                                                                                                                            ;
; 9.820 ; 10.038       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.820 ; 10.038       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.821 ; 10.039       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.821 ; 10.039       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.821 ; 10.039       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.821 ; 10.039       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.737 ; 49.955       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.737 ; 49.955       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.737 ; 49.955       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.737 ; 49.955       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.737 ; 49.955       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.737 ; 49.955       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[6]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.836 ; 1.886 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 4.738 ; 4.765 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; 5.735 ; 6.041 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 6.124 ; 6.422 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 5.840 ; 6.098 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 6.252 ; 6.524 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.133 ; 6.380 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 5.994 ; 6.271 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 6.252 ; 6.524 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.102 ; 6.415 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 6.568 ; 6.925 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 5.707 ; 5.907 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 5.457 ; 5.751 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.812 ; 6.122 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 6.568 ; 6.925 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 5.872 ; 6.168 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.811  ; 0.757  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.026  ; -0.048 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; -4.877 ; -5.177 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -4.795 ; -5.079 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -4.360 ; -4.631 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -4.618 ; -4.883 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -4.618 ; -4.883 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -4.672 ; -4.934 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -4.721 ; -5.006 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -4.773 ; -5.073 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.158 ; -4.436 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -4.273 ; -4.563 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.158 ; -4.436 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.423 ; -4.710 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -4.755 ; -5.084 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -4.411 ; -4.684 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 8.726  ; 8.748  ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.462 ; 13.991 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 6.234  ; 6.128  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 5.771  ; 5.730  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 6.337  ; 6.344  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.896  ; 6.795  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 9.551  ; 9.274  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.632  ; 6.560  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.344  ; 7.281  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.396  ; 7.343  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 9.551  ; 9.274  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.851  ; 5.712  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.815  ; 5.799  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.948  ; 7.722  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.298  ; 7.226  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 7.234  ; 7.383  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 7.164  ; 7.258  ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.513 ; 12.044 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 5.575  ; 5.471  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 5.130  ; 5.090  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 5.675  ; 5.681  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.211  ; 6.113  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.172  ; 5.071  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.957  ; 5.886  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.640  ; 6.578  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.690  ; 6.638  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 8.759  ; 8.491  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.206  ; 5.071  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.172  ; 5.155  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.215  ; 6.998  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.596  ; 6.525  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.531  ; 6.678  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 9.051 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 9.051                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.162        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.889        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 11.842                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.546        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.296        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                        ;
; Synchronization Node    ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 14.451                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.533        ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 6.918        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 15.054                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 7.532        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.522        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 15.055                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 7.533        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 7.522        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                        ; 15.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                           ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.545        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.525        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 36.584                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.040       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.544       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 36.765                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.041       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.724       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 196.964                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.198       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.766       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 197.132                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.200       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.932       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 2.702  ; 0.000         ;
; CLOCK_50                    ; 18.134 ; 0.000         ;
; altera_reserved_tck         ; 48.687 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.117 ; 0.000         ;
; altera_reserved_tck         ; 0.173 ; 0.000         ;
; CLOCK_50                    ; 0.174 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 2.191  ; 0.000         ;
; CLOCK_50                    ; 18.806 ; 0.000         ;
; altera_reserved_tck         ; 49.282 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.492 ; 0.000         ;
; CLOCK_50                    ; 0.545 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 1.400 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 3.896  ; 0.000         ;
; CLOCK_50                    ; 9.314  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.437 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                             ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.702 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.366      ;
; 2.707 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[19] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.365      ;
; 2.765 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.303      ;
; 2.778 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[6]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.291      ;
; 2.784 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[6]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.285      ;
; 2.808 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[23] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.264      ;
; 2.808 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[11] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.263      ;
; 2.808 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[23] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.264      ;
; 2.842 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[20] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.227      ;
; 2.855 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[19] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.217      ;
; 2.867 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.201      ;
; 2.901 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[11] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.170      ;
; 2.904 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[3]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.167      ;
; 2.907 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[28] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.162      ;
; 2.907 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[27] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.165      ;
; 2.909 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[4]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.159      ;
; 2.916 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[30] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 1.154      ;
; 2.918 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[3]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.153      ;
; 2.919 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[16] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 1.148      ;
; 2.921 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[24] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.148      ;
; 2.925 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.148      ;
; 2.926 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.145      ;
; 2.928 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.143      ;
; 2.930 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[10] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.139      ;
; 2.930 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.143      ;
; 2.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.139      ;
; 2.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.137      ;
; 2.937 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[25] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.131      ;
; 2.947 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[25] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.121      ;
; 2.950 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[22] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 1.120      ;
; 2.952 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.123      ;
; 2.954 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.121      ;
; 2.955 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[14] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.113      ;
; 2.958 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[14] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.110      ;
; 2.959 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.116      ;
; 2.960 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[20] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.109      ;
; 2.961 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.114      ;
; 2.964 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[1]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 1.103      ;
; 2.998 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.073      ;
; 2.998 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[18] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 1.072      ;
; 3.000 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.071      ;
; 3.000 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.073      ;
; 3.001 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.070      ;
; 3.002 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.071      ;
; 3.003 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.070      ;
; 3.003 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.068      ;
; 3.006 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[27] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.066      ;
; 3.007 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 1.064      ;
; 3.009 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.064      ;
; 3.009 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[15] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.063      ;
; 3.010 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[28] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.059      ;
; 3.010 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.080     ; 1.063      ;
; 3.011 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[4]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.057      ;
; 3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[6]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.054      ;
; 3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[24] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.054      ;
; 3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[15] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.057      ;
; 3.017 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.051      ;
; 3.019 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[0]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.049      ;
; 3.019 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[10] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.050      ;
; 3.019 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[28] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.050      ;
; 3.020 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[19] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.052      ;
; 3.022 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[12] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.046      ;
; 3.022 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[9]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 1.045      ;
; 3.023 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[2]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.046      ;
; 3.024 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[6]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.045      ;
; 3.024 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[24] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.045      ;
; 3.024 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.051      ;
; 3.027 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.048      ;
; 3.029 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[1]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 1.038      ;
; 3.030 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[17] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.038      ;
; 3.032 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[9]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 1.035      ;
; 3.033 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[12] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.035      ;
; 3.033 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.042      ;
; 3.035 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[22] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 1.035      ;
; 3.035 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.078     ; 1.040      ;
; 3.042 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[17] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 1.026      ;
; 3.058 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[16] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 1.009      ;
; 3.059 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.013      ;
; 3.061 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.011      ;
; 3.061 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.011      ;
; 3.063 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[20] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.084     ; 1.006      ;
; 3.064 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[31] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.008      ;
; 3.064 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[31] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 1.008      ;
; 3.070 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[18] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 1.000      ;
; 3.074 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 0.998      ;
; 3.074 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[30] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 0.996      ;
; 3.080 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[7]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 0.991      ;
; 3.082 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[7]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 0.989      ;
; 3.084 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[0]  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 0.984      ;
; 3.090 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 0.982      ;
; 3.100 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[16] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.086     ; 0.967      ;
; 3.102 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[21] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 0.966      ;
; 3.104 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 0.968      ;
; 3.105 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[26] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.083     ; 0.965      ;
; 3.118 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[23] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 0.954      ;
; 3.119 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[11] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 0.952      ;
; 3.123 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[29] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 0.945      ;
; 3.128 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[29] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.085     ; 0.940      ;
; 3.133 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[23] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.081     ; 0.939      ;
; 3.137 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_rot_step1[11] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.082     ; 0.934      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.134 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.807      ;
; 18.134 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.807      ;
; 18.140 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.799      ;
; 18.140 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.799      ;
; 18.157 ; m[17]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.157 ; m[17]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.784      ;
; 18.159 ; m[16]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.159 ; m[16]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.782      ;
; 18.208 ; m[13]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.208 ; m[13]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.733      ;
; 18.209 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.731      ;
; 18.209 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.731      ;
; 18.247 ; m[14]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.247 ; m[14]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.694      ;
; 18.280 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.660      ;
; 18.280 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.660      ;
; 18.298 ; m[17]                                                                                                                 ; m[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.298 ; m[17]                                                                                                                 ; m[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.636      ;
; 18.300 ; m[16]                                                                                                                 ; m[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.300 ; m[16]                                                                                                                 ; m[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.634      ;
; 18.305 ; m[15]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[20]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[22]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.305 ; m[15]                                                                                                                 ; m[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.636      ;
; 18.307 ; m[18]                                                                                                                 ; m[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.634      ;
; 18.307 ; m[18]                                                                                                                 ; m[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.634      ;
; 18.307 ; m[18]                                                                                                                 ; m[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.634      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.606      ;
; 48.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.551      ;
; 48.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.522      ;
; 48.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.500      ;
; 48.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.427      ;
; 48.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.344      ;
; 48.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.324      ;
; 48.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.297      ;
; 49.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.275      ;
; 49.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.215      ;
; 49.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.141      ;
; 49.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.142      ;
; 49.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.085      ;
; 49.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.028      ;
; 49.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.006      ;
; 49.420 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 0.869      ;
; 49.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 0.754      ;
; 49.838 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.453      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.591      ;
; 97.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.562      ;
; 97.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.562      ;
; 97.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.562      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.463      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.463      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.463      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.463      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.463      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.439      ;
; 97.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.311      ;
; 97.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.311      ;
; 97.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.308      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.253      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.253      ;
; 97.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.253      ;
; 97.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.171      ;
; 97.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.171      ;
; 97.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.145      ;
; 97.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.145      ;
; 97.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.145      ;
; 97.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.145      ;
; 97.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.145      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.144      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.144      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.144      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.144      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.144      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.128      ;
; 97.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.126      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.113      ;
; 97.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.109      ;
; 97.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.040      ;
; 97.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.035      ;
; 97.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.024      ;
; 97.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.025      ;
; 97.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.025      ;
; 97.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.025      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.017      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.017      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.017      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.017      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.017      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.983      ;
; 97.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.972      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.969      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.969      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.969      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.966      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.966      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.933      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.924      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.924      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.924      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.924      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.918      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.918      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.918      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.918      ;
; 98.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.918      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.916      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.904      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.904      ;
; 98.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.904      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.117 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_victim_module:de2i_150_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.453      ;
; 0.131 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.467      ;
; 0.132 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.134 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.136 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.471      ;
; 0.137 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.478      ;
; 0.139 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.474      ;
; 0.141 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.476      ;
; 0.142 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.143 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.481      ;
; 0.145 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.480      ;
; 0.146 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_data_module:de2i_150_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_6nd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.481      ;
; 0.147 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.488      ;
; 0.148 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.483      ;
; 0.152 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.493      ;
; 0.153 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.494      ;
; 0.155 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.491      ;
; 0.155 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.490      ;
; 0.160 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[3]                                                                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_b_module:de2i_150_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.498      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                          ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.168 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[2]                                                                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_a_module:de2i_150_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.506      ;
; 0.169 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[2]                                                                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_b_module:de2i_150_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.507      ;
; 0.173 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.313      ;
; 0.173 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                          ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|read                                                                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|read                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|write                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|write                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:adc_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; de2i_150:u0|altera_merlin_slave_translator:adc_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.173 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.313      ;
; 0.174 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.315      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.181 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.320      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.320      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.321      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.322      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.323      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.324      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.324      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.326      ;
; 0.195 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.327      ;
; 0.197 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.329      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.328      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.330      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.340      ;
; 0.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.375      ;
; 0.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.375      ;
; 0.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.377      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.378      ;
; 0.246 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.379      ;
; 0.247 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.380      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.378      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.382      ;
; 0.250 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.382      ;
; 0.250 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.390      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.383      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.383      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.386      ;
; 0.255 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.390      ;
; 0.257 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.391      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.259 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.391      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.187 ; m[24]                                                                                                                                                            ; m[24]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.317      ;
; 0.197 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.330      ;
; 0.244 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.377      ;
; 0.254 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.387      ;
; 0.257 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.390      ;
; 0.258 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.391      ;
; 0.258 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.391      ;
; 0.267 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.399      ;
; 0.267 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.401      ;
; 0.269 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.403      ;
; 0.290 ; m[11]                                                                                                                                                            ; m[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.420      ;
; 0.291 ; m[7]                                                                                                                                                             ; m[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.421      ;
; 0.291 ; m[10]                                                                                                                                                            ; m[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.421      ;
; 0.291 ; m[15]                                                                                                                                                            ; m[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.421      ;
; 0.292 ; m[3]                                                                                                                                                             ; m[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[4]                                                                                                                                                             ; m[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[5]                                                                                                                                                             ; m[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[6]                                                                                                                                                             ; m[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[8]                                                                                                                                                             ; m[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[9]                                                                                                                                                             ; m[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[14]                                                                                                                                                            ; m[14]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[19]                                                                                                                                                            ; m[19]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.292 ; m[21]                                                                                                                                                            ; m[21]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.422      ;
; 0.293 ; m[16]                                                                                                                                                            ; m[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; m[17]                                                                                                                                                            ; m[17]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; m[20]                                                                                                                                                            ; m[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.293 ; m[23]                                                                                                                                                            ; m[23]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.423      ;
; 0.294 ; m[2]                                                                                                                                                             ; m[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.424      ;
; 0.294 ; m[18]                                                                                                                                                            ; m[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.424      ;
; 0.294 ; m[22]                                                                                                                                                            ; m[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.424      ;
; 0.298 ; m[13]                                                                                                                                                            ; m[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.428      ;
; 0.298 ; m[1]                                                                                                                                                             ; m[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.428      ;
; 0.299 ; m[12]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.429      ;
; 0.310 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.443      ;
; 0.311 ; m[0]                                                                                                                                                             ; m[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.441      ;
; 0.312 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.445      ;
; 0.316 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.449      ;
; 0.316 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.449      ;
; 0.319 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.453      ;
; 0.326 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.459      ;
; 0.333 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.465      ;
; 0.339 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.472      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.479      ;
; 0.349 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.483      ;
; 0.349 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.482      ;
; 0.351 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.483      ;
; 0.356 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.492      ;
; 0.359 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.493      ;
; 0.370 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.502      ;
; 0.376 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.509      ;
; 0.378 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.511      ;
; 0.378 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.512      ;
; 0.381 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.513      ;
; 0.382 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.516      ;
; 0.384 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.518      ;
; 0.387 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.521      ;
; 0.391 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.523      ;
; 0.395 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.529      ;
; 0.397 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.531      ;
; 0.402 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.535      ;
; 0.402 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.535      ;
; 0.414 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.546      ;
; 0.423 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.558      ;
; 0.424 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.557      ;
; 0.425 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.558      ;
; 0.430 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.566      ;
; 0.432 ; m[11]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.569      ;
; 0.439 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.573      ;
; 0.440 ; m[7]                                                                                                                                                             ; m[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.570      ;
; 0.440 ; m[15]                                                                                                                                                            ; m[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.570      ;
; 0.441 ; m[9]                                                                                                                                                             ; m[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.571      ;
; 0.441 ; m[3]                                                                                                                                                             ; m[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.571      ;
; 0.441 ; m[5]                                                                                                                                                             ; m[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.571      ;
; 0.441 ; m[19]                                                                                                                                                            ; m[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.571      ;
; 0.441 ; m[21]                                                                                                                                                            ; m[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.571      ;
; 0.442 ; m[23]                                                                                                                                                            ; m[24]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.572      ;
; 0.442 ; m[17]                                                                                                                                                            ; m[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.572      ;
; 0.445 ; m[10]                                                                                                                                                            ; m[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.582      ;
; 0.447 ; m[13]                                                                                                                                                            ; m[14]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.577      ;
; 0.447 ; m[1]                                                                                                                                                             ; m[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.577      ;
; 0.449 ; m[10]                                                                                                                                                            ; m[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.579      ;
; 0.450 ; m[6]                                                                                                                                                             ; m[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.580      ;
; 0.450 ; m[14]                                                                                                                                                            ; m[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.580      ;
; 0.450 ; m[4]                                                                                                                                                             ; m[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.580      ;
; 0.450 ; m[8]                                                                                                                                                             ; m[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.580      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.112     ; 1.850      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.111     ; 1.851      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.110     ; 1.852      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 2.191 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 4.166        ; -0.108     ; 1.854      ;
; 6.165 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.033     ; 2.122      ;
; 6.165 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.033     ; 2.122      ;
; 6.165 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|resetrequest ; de2i_150:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.033     ; 2.122      ;
; 6.331 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.097      ; 2.054      ;
; 6.331 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.097      ; 2.054      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.334 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; 0.090      ; 2.044      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq6                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[2]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq13                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[0]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq4                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:lrcout|d2_data_in                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:lrcout|edge_capture                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:lrcout|irq_mask                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq4                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[4]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[14]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[12]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch4|d2_data_in                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq16                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq16                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[16]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[10]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch3|d1_data_in                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch3|d2_data_in                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq0                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq0                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_control_reg_rddata[0]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_st_data[8]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ienable_reg_irq8                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|d1_data_in                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|d2_data_in                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|edge_capture                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key1|irq_mask                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq8                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[17]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[19]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.070     ; 1.861      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_inst_result[22]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_data[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_st_data[10]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.068     ; 1.863      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch0|d1_data_in                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch0|d2_data_in                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch0|edge_capture                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:switch0|irq_mask                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.069     ; 1.862      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key0|irq_mask                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key0|d1_data_in                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key0|edge_capture                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:key0|readdata[0]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_in|irq_mask                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_in|edge_capture                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_in|readdata[0]                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|altera_merlin_slave_translator:bclk_in_s1_translator|av_readdata_pre[0]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.066     ; 1.865      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_switch0:lrcout|readdata[0]                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|av_readdata_pre[0]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.066     ; 1.865      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_out|edge_capture                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|de2i_150_key0:bclk_out|readdata[0]                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.071     ; 1.860      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|av_readdata_pre[0]                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.066     ; 1.865      ;
; 6.389 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|av_readdata_pre[0]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 8.333        ; -0.066     ; 1.865      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 18.806 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.130      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.156 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.783      ;
; 19.156 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.783      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
; 19.158 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 0.779      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.008      ;
; 49.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.008      ;
; 49.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 0.963      ;
; 98.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.286      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.216      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.155      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.152      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.058      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.049      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.050      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.050      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.008      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.008      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.926      ;
; 99.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.911      ;
; 99.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.730      ;
; 99.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.730      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.624      ;
; 0.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.624      ;
; 0.660  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.789      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.669  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.800      ;
; 0.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.896      ;
; 0.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.896      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.913      ;
; 0.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.927      ;
; 0.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.927      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.928      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.803  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.940      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.884  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.019      ;
; 0.913  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.042      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.139      ;
; 50.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.403      ; 0.838      ;
; 50.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.400      ; 0.896      ;
; 50.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.400      ; 0.896      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.545 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.677      ;
; 0.548 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.682      ;
; 0.548 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.682      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.555 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.688      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
; 0.853 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.984      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.400 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[13]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.273      ; 1.757      ;
; 1.400 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[22]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.273      ; 1.757      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|delayed_unxsync_rxdxx1                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[2]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[3]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[4]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[5]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[6]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[7]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[8]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[9]                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[10]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_clk_en                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|do_start_rx                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.747      ;
; 1.417 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.761      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[2]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[4]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[5]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.757      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[16]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.757      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[11]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[11]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[12]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.760      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.757      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.757      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_ipending_reg_irq14                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.757      ;
; 1.418 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[16]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.757      ;
; 1.419 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.759      ;
; 1.419 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[17]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.754      ;
; 1.419 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.754      ;
; 1.419 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[17]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.754      ;
; 1.419 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.754      ;
; 1.419 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.759      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.751      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.751      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[4]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.751      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[5]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.751      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[6]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.751      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[7]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.751      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[1]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|read_latency_shift_reg[0]                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.753      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.754      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[20]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.754      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[25]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.754      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.753      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.753      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.753      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.753      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.753      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.753      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[3]                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.754      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[19]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.754      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[19]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.754      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[3]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.754      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[2]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.754      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rst2                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.748      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.742      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[18]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|read_latency_shift_reg[0]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[16]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[19]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.742      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.742      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.754      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.748      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[3]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.755      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.746      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|ac                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.746      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.742      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_want_fill                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.761      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_hit                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.761      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_valid_st_bypass_hit                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.761      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_st_bypass_delayed                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.761      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_valid_st_cache_hit                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.761      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_potential_hazard_after_st                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.761      ;
; 1.433 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.748      ;
; 1.433 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[12]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.748      ;
; 1.437 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.754      ;
; 1.437 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.754      ;
; 1.437 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.754      ;
; 1.437 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[4]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 1.754      ;
; 1.443 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.753      ;
; 1.443 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.753      ;
; 1.443 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.753      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a136~porta_address_reg0                                                                                                    ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a136~porta_bytena_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a136~porta_we_reg                                                                                                          ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                      ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                      ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a15~porta_we_reg                                                                                                           ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a167~porta_address_reg0                                                                                                    ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a167~porta_bytena_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a167~porta_we_reg                                                                                                          ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a185~porta_address_reg0                                                                                                    ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a185~porta_bytena_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a185~porta_datain_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a185~porta_we_reg                                                                                                          ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a74~porta_address_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a74~porta_bytena_reg0                                                                                                      ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a74~porta_datain_reg0                                                                                                      ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a74~porta_we_reg                                                                                                           ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a98~porta_address_reg0                                                                                                     ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a98~porta_bytena_reg0                                                                                                      ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a98~porta_datain_reg0                                                                                                      ;
; 3.896 ; 4.126        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a98~porta_we_reg                                                                                                           ;
; 3.897 ; 4.113        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ;
; 3.897 ; 4.113        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ;
; 3.897 ; 4.113        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 3.897 ; 4.113        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ;
; 3.897 ; 4.113        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                  ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a105~porta_address_reg0                                                                                                    ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a105~porta_bytena_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a105~porta_datain_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a105~porta_we_reg                                                                                                          ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a120~porta_address_reg0                                                                                                    ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a120~porta_bytena_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a120~porta_we_reg                                                                                                          ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a148~porta_address_reg0                                                                                                    ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a148~porta_bytena_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a148~porta_we_reg                                                                                                          ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a170~porta_address_reg0                                                                                                    ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a170~porta_bytena_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a170~porta_datain_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a170~porta_we_reg                                                                                                          ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a183~porta_address_reg0                                                                                                    ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a183~porta_bytena_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a183~porta_datain_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a183~porta_we_reg                                                                                                          ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a73~porta_address_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a73~porta_bytena_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a73~porta_datain_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a73~porta_we_reg                                                                                                           ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a79~porta_address_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a79~porta_bytena_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a79~porta_datain_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a79~porta_we_reg                                                                                                           ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a7~porta_bytena_reg0                                                                                                       ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                       ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a7~porta_we_reg                                                                                                            ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_address_reg0                                                                                                     ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_bytena_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                      ;
; 3.897 ; 4.127        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_we_reg                                                                                                           ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                       ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                       ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                                                                                                                            ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[13]                                                                                                                                                                           ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[15]                                                                                                                                                                           ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[21]                                                                                                                                                                           ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                                                                                                                            ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                                                                                                                            ;
; 3.898 ; 4.114        ; 0.216          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                                                                                                                            ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a104~porta_address_reg0                                                                                                    ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a104~porta_bytena_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a104~porta_we_reg                                                                                                          ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                      ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                      ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a10~porta_we_reg                                                                                                           ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a111~porta_address_reg0                                                                                                    ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a111~porta_bytena_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a111~porta_datain_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a111~porta_we_reg                                                                                                          ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a121~porta_address_reg0                                                                                                    ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a121~porta_bytena_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a121~porta_datain_reg0                                                                                                     ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a121~porta_we_reg                                                                                                          ;
; 3.898 ; 4.128        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a130~porta_address_reg0                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[12]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[13]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[14]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[15]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[16]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[17]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[18]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[19]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[20]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[21]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[22]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[23]                                                                                                                                                            ;
; 9.315 ; 9.499        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[24]                                                                                                                                                            ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[0]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[10]                                                                                                                                                            ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[11]                                                                                                                                                            ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[1]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[2]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[3]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[4]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[5]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[6]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[7]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[8]                                                                                                                                                             ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; m[9]                                                                                                                                                             ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|sd1|pll7|inclk[0]                                                                                                                                    ;
; 9.464 ; 9.464        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                   ;
; 9.464 ; 9.464        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                     ;
; 9.468 ; 9.468        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;
; 9.468 ; 9.468        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|sd1|pll7|observablevcoout                                                                                                                            ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]|clk                                                                         ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]|clk                                                                         ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]|clk                                                                         ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]|clk                                                                         ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]|clk                                                                       ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]|clk                                                                       ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]|clk                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]|clk                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]|clk                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]|clk                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]|clk                                                                         ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator|av_readdata_pre[0]|clk                                                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator|av_readdata_pre[1]|clk                                                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator|read_latency_shift_reg[0]|clk                                                                                                   ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|pfdena_reg|clk                                                                                                                                       ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|prev_reset|clk                                                                                                                                       ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]|clk                                                                                                                      ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]|clk                                                                                                                      ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]|clk                                                                                                                      ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1|clk                                                                                                       ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]|clk                                                                                                      ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|din_s1|clk                                                                                                           ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]|clk                                                                                                          ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[0]|clk                                                                                                                      ;
; 9.492 ; 9.492        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[38]|clk                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.437 ; 49.653       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                               ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                        ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.457 ; 49.641       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34]                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[15]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[35]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.550 ; 0.974 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 1.908 ; 2.403 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; 3.485 ; 4.250 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 3.678 ; 4.422 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 3.515 ; 4.233 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.714 ; 4.475 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.636 ; 4.389 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 3.588 ; 4.332 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 3.714 ; 4.475 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 3.658 ; 4.411 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 3.949 ; 4.767 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 3.380 ; 4.084 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 3.317 ; 4.022 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 3.480 ; 4.215 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 3.949 ; 4.767 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 3.518 ; 4.244 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.716  ; 0.336  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.463  ; 0.095  ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; -3.077 ; -3.810 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -3.042 ; -3.763 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -2.805 ; -3.494 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.916 ; -3.634 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.916 ; -3.634 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.953 ; -3.674 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.984 ; -3.705 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.021 ; -3.750 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.694 ; -3.379 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -2.735 ; -3.404 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.694 ; -3.379 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.834 ; -3.540 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.061 ; -3.817 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.813 ; -3.505 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 4.998 ; 4.965 ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.861 ; 8.441 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 3.298 ; 3.537 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 3.077 ; 3.289 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 3.418 ; 3.699 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 3.699 ; 3.982 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.136 ; 5.630 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.548 ; 3.824 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.953 ; 4.300 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.982 ; 4.339 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 5.136 ; 5.630 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.069 ; 3.272 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.110 ; 3.343 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 4.237 ; 4.567 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.910 ; 4.249 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 4.301 ; 4.037 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 4.232 ; 4.099 ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.822 ; 7.398 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 2.995 ; 3.226 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 2.783 ; 2.988 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 3.113 ; 3.384 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 3.382 ; 3.654 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.776 ; 2.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.236 ; 3.502 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.624 ; 3.959 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.653 ; 3.996 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 4.760 ; 5.235 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.776 ; 2.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 2.815 ; 3.040 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.895 ; 4.212 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.583 ; 3.910 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.958 ; 3.707 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 10
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.472 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 12.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.124        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.348        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 14.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.898        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 6.117        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                        ;
; Synchronization Node    ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 15.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.891        ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.562        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 15.776                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 7.892        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 7.884        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 15.777                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 7.892        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 7.885        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                        ; 15.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                           ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 7.897        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 7.895        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 38.202                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.498       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.704       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 38.271                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.500       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.771       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 198.374                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.557       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.817       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 198.474                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 15                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 8.333        ; 120.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.559       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.915       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+------------------------------+---------+-------+----------+---------+---------------------+
; Clock                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -0.988  ; 0.117 ; 0.382    ; 0.492   ; 3.684               ;
;  CLOCK2_50                   ; N/A     ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                   ; N/A     ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                    ; 16.131  ; 0.174 ; 17.648   ; 0.545   ; 9.314               ;
;  altera_reserved_tck         ; 46.746  ; 0.173 ; 47.930   ; 0.492   ; 49.437              ;
;  u0|altpll_0|sd1|pll7|clk[0] ; -0.988  ; 0.117 ; 0.382    ; 1.400   ; 3.684               ;
; Design-wide TNS              ; -57.588 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                    ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_0|sd1|pll7|clk[0] ; -57.588 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.836 ; 1.886 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 4.746 ; 4.879 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; 6.468 ; 6.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 6.885 ; 7.381 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 6.582 ; 7.025 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 7.015 ; 7.506 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.894 ; 7.355 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.752 ; 7.225 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 7.015 ; 7.506 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.873 ; 7.379 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 7.362 ; 7.934 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 6.440 ; 6.814 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 6.182 ; 6.626 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 6.569 ; 7.054 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 7.362 ; 7.934 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 6.624 ; 7.104 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.073  ; 0.989  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.463  ; 0.175  ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_BCLK    ; CLOCK_50            ; -3.077 ; -3.810 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -3.042 ; -3.763 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -2.805 ; -3.494 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.916 ; -3.634 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.916 ; -3.634 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.953 ; -3.674 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.984 ; -3.705 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.021 ; -3.750 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.694 ; -3.379 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -2.735 ; -3.404 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.694 ; -3.379 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.834 ; -3.540 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.061 ; -3.817 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.813 ; -3.505 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 9.658  ; 9.676  ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.551 ; 15.317 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 6.711  ; 6.741  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 6.218  ; 6.296  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 6.826  ; 6.975  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 7.414  ; 7.483  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 10.287 ; 10.218 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.142  ; 7.222  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.908  ; 8.022  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.965  ; 8.091  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 10.287 ; 10.218 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.304  ; 6.277  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.270  ; 6.377  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 8.583  ; 8.504  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.856  ; 7.965  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 7.955  ; 7.934  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 4.232 ; 4.099 ; Rise       ; CLOCK_50                    ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.822 ; 7.398 ; Fall       ; altera_reserved_tck         ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 2.995 ; 3.226 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 2.783 ; 2.988 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_DIN     ; CLOCK_50            ; 3.113 ; 3.384 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 3.382 ; 3.654 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.776 ; 2.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.236 ; 3.502 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.624 ; 3.959 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.653 ; 3.996 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 4.760 ; 5.235 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.776 ; 2.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 2.815 ; 3.040 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.895 ; 4.212 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.583 ; 3.910 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.958 ; 3.707 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardSCL          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardSDA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------+
; Input Transition Times                                                  ;
+----------------------+--------------+-----------------+-----------------+
; Pin                  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------------+--------------+-----------------+-----------------+
; CLOCK2_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_cardADA_D[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_DCO      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_OR       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_DCO      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_OR       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_DOUT     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardCLKIN1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardXT_IN_N      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardXT_IN_P      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardJ1_152       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardSDA          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSCL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSCL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardSCL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardSDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 1722       ; 0          ; 32       ; 2        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 1162       ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; u0|altpll_0|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 777929     ; 64         ; 224      ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 1722       ; 0          ; 32       ; 2        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 1162       ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; u0|altpll_0|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 777929     ; 64         ; 224      ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 41       ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 2104     ; 0        ; 32       ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 41       ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 2104     ; 0        ; 32       ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 91    ; 91   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Feb 09 21:21:06 2014
Info: Command: quartus_sta EE443_DE2i_150 -c EE443_DE2i_150
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'EE443_DE2i_150.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.988
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.988       -57.588 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.131         0.000 CLOCK_50 
    Info (332119):    46.746         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.316         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.392         0.000 CLOCK_50 
    Info (332119):     0.393         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 0.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.382         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.648         0.000 CLOCK_50 
    Info (332119):    47.930         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.037         0.000 altera_reserved_tck 
    Info (332119):     1.165         0.000 CLOCK_50 
    Info (332119):     2.556         0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.684         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.776         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.752         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.430 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.133        -0.520 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.453         0.000 CLOCK_50 
    Info (332119):    46.992         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.317         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.344         0.000 CLOCK_50 
    Info (332119):     0.344         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 0.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.741         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.820         0.000 CLOCK_50 
    Info (332119):    48.124         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.945
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.945         0.000 altera_reserved_tck 
    Info (332119):     1.061         0.000 CLOCK_50 
    Info (332119):     2.270         0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.707         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.770         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.737         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 9.051 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.702         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.134         0.000 CLOCK_50 
    Info (332119):    48.687         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.117         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.173         0.000 altera_reserved_tck 
    Info (332119):     0.174         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 2.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.191         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.806         0.000 CLOCK_50 
    Info (332119):    49.282         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.492         0.000 altera_reserved_tck 
    Info (332119):     0.545         0.000 CLOCK_50 
    Info (332119):     1.400         0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.896
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.896         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.314         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.437         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 10
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.472 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Sun Feb 09 21:21:13 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


