{
  "module_name": "wm8974.h",
  "hash_id": "0a3c09c48edb2a85f8a990dc3fe78be1aca16ce4eb13db28aa46aef94a35c1cd",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/wm8974.h",
  "human_readable_source": " \n \n\n#ifndef _WM8974_H\n#define _WM8974_H\n\n \n\n#define WM8974_RESET\t\t0x0\n#define WM8974_POWER1\t\t0x1\n#define WM8974_POWER2\t\t0x2\n#define WM8974_POWER3\t\t0x3\n#define WM8974_IFACE\t\t0x4\n#define WM8974_COMP\t\t0x5\n#define WM8974_CLOCK\t\t0x6\n#define WM8974_ADD\t\t0x7\n#define WM8974_GPIO\t\t0x8\n#define WM8974_DAC\t\t0xa\n#define WM8974_DACVOL\t\t0xb\n#define WM8974_ADC\t\t0xe\n#define WM8974_ADCVOL\t\t0xf\n#define WM8974_EQ1\t\t0x12\n#define WM8974_EQ2\t\t0x13\n#define WM8974_EQ3\t\t0x14\n#define WM8974_EQ4\t\t0x15\n#define WM8974_EQ5\t\t0x16\n#define WM8974_DACLIM1\t\t0x18\n#define WM8974_DACLIM2\t\t0x19\n#define WM8974_NOTCH1\t\t0x1b\n#define WM8974_NOTCH2\t\t0x1c\n#define WM8974_NOTCH3\t\t0x1d\n#define WM8974_NOTCH4\t\t0x1e\n#define WM8974_ALC1\t\t0x20\n#define WM8974_ALC2\t\t0x21\n#define WM8974_ALC3\t\t0x22\n#define WM8974_NGATE\t\t0x23\n#define WM8974_PLLN\t\t0x24\n#define WM8974_PLLK1\t\t0x25\n#define WM8974_PLLK2\t\t0x26\n#define WM8974_PLLK3\t\t0x27\n#define WM8974_ATTEN\t\t0x28\n#define WM8974_INPUT\t\t0x2c\n#define WM8974_INPPGA\t\t0x2d\n#define WM8974_ADCBOOST\t\t0x2f\n#define WM8974_OUTPUT\t\t0x31\n#define WM8974_SPKMIX\t\t0x32\n#define WM8974_SPKVOL\t\t0x36\n#define WM8974_MONOMIX\t\t0x38\n\n#define WM8974_CACHEREGNUM \t57\n\n \n#define WM8974_OPCLKDIV\t\t0\n#define WM8974_MCLKDIV\t\t1\n#define WM8974_BCLKDIV\t\t2\n\n \n#define WM8974_OPCLKDIV_1\t(0 << 4)\n#define WM8974_OPCLKDIV_2\t(1 << 4)\n#define WM8974_OPCLKDIV_3\t(2 << 4)\n#define WM8974_OPCLKDIV_4\t(3 << 4)\n\n \n#define WM8974_BCLKDIV_1\t(0 << 2)\n#define WM8974_BCLKDIV_2\t(1 << 2)\n#define WM8974_BCLKDIV_4\t(2 << 2)\n#define WM8974_BCLKDIV_8\t(3 << 2)\n#define WM8974_BCLKDIV_16\t(4 << 2)\n#define WM8974_BCLKDIV_32\t(5 << 2)\n\n \n#define WM8974_MCLKDIV_1\t(0 << 5)\n#define WM8974_MCLKDIV_1_5\t(1 << 5)\n#define WM8974_MCLKDIV_2\t(2 << 5)\n#define WM8974_MCLKDIV_3\t(3 << 5)\n#define WM8974_MCLKDIV_4\t(4 << 5)\n#define WM8974_MCLKDIV_6\t(5 << 5)\n#define WM8974_MCLKDIV_8\t(6 << 5)\n#define WM8974_MCLKDIV_12\t(7 << 5)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}