
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {    ./../01_RTL \
                     ./ \
                    }
    ./../01_RTL  ./  
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb asap7sc7p5t_AO_RVT_TT_08302018.db asap7sc7p5t_OA_RVT_TT_08302018.db asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_AO_RVT_TT_08302018.db  asap7sc7p5t_OA_RVT_TT_08302018.db}
* dw_foundation.sldb standard.sldb asap7sc7p5t_AO_RVT_TT_08302018.db asap7sc7p5t_OA_RVT_TT_08302018.db asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_AO_RVT_TT_08302018.db  asap7sc7p5t_OA_RVT_TT_08302018.db
set target_library {asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db} 
asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "Convolution"
Convolution
set CYCLE1 19000
19000
set CYCLE2 11000
11000
set IN_DLY  [expr 0.5*$CYCLE1]
9500.0
set OUT_DLY [expr 0.5*$CYCLE2]
5500.0
#======================================================
#  Read RTL Code
#======================================================
analyze -f verilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ./../01_RTL/Convolution.v
Warning:  ./../01_RTL/Convolution.v:140: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'
1
elaborate $DESIGN 
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'asap7sc7p5t_AO_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_OA_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_INVBUF_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_SEQ_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_SIMPLE_RVT_TT_08302018'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine Convolution line 78 in file
		'./../01_RTL/Convolution.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Weight_Buffer_reg  | Flip-flop |  72   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Convolution line 108 in file
		'./../01_RTL/Convolution.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   IFM_Buffer_reg    | Flip-flop |  72   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Convolution line 153 in file
		'./../01_RTL/Convolution.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       A1_reg        | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Convolution line 158 in file
		'./../01_RTL/Convolution.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       A2_reg        | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Convolution line 170 in file
		'./../01_RTL/Convolution.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Out_OFM_reg     | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Convolution line 176 in file
		'./../01_RTL/Convolution.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Convolution)
Elaborated 1 design.
Current design is now 'Convolution'.
Information: Building the design 'syn_XOR'. (HDL-193)
Warning: Cannot find the design 'syn_XOR' in the library 'WORK'. (LBR-1)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
current_design $DESIGN
Current design is 'Convolution'.
{Convolution}
#read_sverilog $DESIGN.v
#current_design $DESIGN
#======================================================
#  Global Setting
#======================================================
set_wire_load_mode top
1
set synchronizer_module_name "synchronizer"
synchronizer
set synchronizer_XOR_module_name "syn_XOR"
syn_XOR
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk1" -period $CYCLE1 clk1 
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock -name "clk2" -period $CYCLE2 clk2 
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
read_sdc $DESIGN\.sdc

Reading SDC version 2.1...
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch [all_clocks]
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_ideal_network       [all_clocks]
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay [ expr $CYCLE2*0.5] -clock clk2 [all_outputs]  
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay [ expr $CYCLE1*0.5] -clock clk1 [all_inputs]
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk1 clk1
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk2 clk2
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk1 rst_n  
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0 -clock clk2 rst_n    
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_load 0.05 [all_outputs]
1
set_max_delay $CYCLE1 -from [all_inputs] -to [all_outputs]
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#======================================================
#  Optimization
#======================================================
uniquify
Warning: Design 'Convolution' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Dont_touch on net 'clk2' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'clk1' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
1
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
#set_fix_hold [all_clocks]
analyze -f sverilog $synchronizer_module_name\.v 
Running PRESTO HDLC
Compiling source file ./../01_RTL/synchronizer.v
Presto compilation completed successfully.
1
elaborate $synchronizer_module_name 
Running PRESTO HDLC

Inferred memory devices in process
	in routine synchronizer line 13 in file
		'./../01_RTL/synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       A1_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine synchronizer line 21 in file
		'./../01_RTL/synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       A2_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (synchronizer)
Elaborated 1 design.
Current design is now 'synchronizer'.
1
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3                                      |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 2                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 0                                      |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'synchronizer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'synchronizer' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'synchronizer'
  Mapping 'synchronizer'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
    0:00:00      15.6      0.00       0.0       0.0                          
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_R.
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_dont_touch $synchronizer_module_name
1
analyze -f sverilog $synchronizer_XOR_module_name\.v 
Running PRESTO HDLC
Compiling source file ./../01_RTL/syn_XOR.v
Presto compilation completed successfully.
1
elaborate $synchronizer_XOR_module_name 
Running PRESTO HDLC

Inferred memory devices in process
	in routine syn_XOR line 18 in file
		'./../01_RTL/syn_XOR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        P_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine syn_XOR line 28 in file
		'./../01_RTL/syn_XOR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (syn_XOR)
Elaborated 1 design.
Current design is now 'syn_XOR'.
1
compile
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 12                                     |
| Number of User Hierarchies                              | 1                                      |
| Sequential Cell Count                                   | 4                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 7                                      |
| Number of Dont Touch nets                               | 9                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'syn_XOR'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'syn_XOR' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'syn_XOR'
  Mapping 'syn_XOR'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
    0:00:00      34.1      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_dont_touch $synchronizer_XOR_module_name
1
#analyze -f sverilog $sync_r2w_name\.v 
#elaborate $sync_r2w_name 
#compile
#set_dont_touch $sync_r2w_name
#analyze -f sverilog $sync_w2r_name\.v 
#elaborate $sync_w2r_name 
#compile
#set_dont_touch $sync_w2r_name
current_design $DESIGN
Current design is 'Convolution'.
{Convolution}
compile
Warning: Dont_touch on net 'clk2' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'clk1' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 250                                    |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 212                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch cells                              | 18                                     |
| Number of Dont Touch nets                               | 23                                     |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Convolution'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width20' (rpl)
  Processing 'DW01_add_width20'
  Building model 'DW01_add_width19' (rpl)
  Processing 'DW01_add_width19'
  Building model 'DW01_add_width18' (rpl)
  Processing 'DW01_add_width18'
  Building model 'DW01_add_width17' (rpl)
  Processing 'DW01_add_width17'
  Building model 'DW01_add_width21' (rpl)
  Processing 'DW01_add_width21'
  Processing 'Convolution_DW01_add_0'
  Processing 'Convolution_DW01_add_1'
  Processing 'Convolution_DW01_add_2'
  Processing 'Convolution_DW01_add_3'
  Processing 'Convolution_DW01_add_4'
  Processing 'Convolution_DW01_add_5'
  Processing 'Convolution_DW01_add_6'
  Processing 'Convolution_DW01_add_7'
  Mapping 'Convolution_DW_mult_uns_0'
  Mapping 'Convolution_DW_mult_uns_1'
  Mapping 'Convolution_DW_mult_uns_2'
  Mapping 'Convolution_DW_mult_uns_3'
  Mapping 'Convolution_DW_mult_uns_4'
  Mapping 'Convolution_DW_mult_uns_5'
  Mapping 'Convolution_DW_mult_uns_6'
  Mapping 'Convolution_DW_mult_uns_7'
  Mapping 'Convolution_DW_mult_uns_8'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'A1_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'A2_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Out_OFM_reg[20]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    5790.7      0.00       0.0       0.0                          
    0:00:02    5790.7      0.00       0.0       0.0                          
    0:00:02    5790.7      0.00       0.0       0.0                          
    0:00:02    5790.7      0.00       0.0       0.0                          
    0:00:02    5790.7      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:02    5451.5      0.00       0.0       0.0                          
    0:00:03    5304.3      0.00       0.0     397.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5304.3      0.00       0.0     397.6                          
    0:00:03    5305.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5305.0      0.00       0.0       0.0                          
    0:00:03    5305.0      0.00       0.0       0.0                          
    0:00:03    5297.6      0.00       0.0       0.0                          
    0:00:03    5292.7      0.00       0.0       0.0                          
    0:00:03    5290.6      0.00       0.0       0.0                          
    0:00:03    5289.2      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5287.8      0.00       0.0       0.0                          
    0:00:03    5261.2      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_timing -delay_type min  >  Report/$DESIGN\.timing_hold
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/Netlist/Convolution_SYN.v'.
1
# set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==OR2x2_ASAP7_75t_R"]]
# set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==NAND2xp5_ASAP7_75t_R"]]
# set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==INVx1_ASAP7_75t_R"]]
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/dic/dic145/ex_6/02_SYN/Netlist/Convolution_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#write_sdc Netlist/$DESIGN\_pt.sdc
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : Convolution
Version: T-2022.03
Date   : Sun Jan  7 18:31:42 2024
****************************************

Library(s) Used:

    asap7sc7p5t_INVBUF_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db)
    asap7sc7p5t_SIMPLE_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db)
    asap7sc7p5t_SEQ_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic145/ex_6/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db)

Number of ports:                          840
Number of nets:                          4229
Number of cells:                         3049
Number of combinational cells:           2823
Number of sequential cells:               209
Number of macros/black boxes:               0
Number of buf/inv:                        599
Number of references:                      29

Combinational area:               3993.520301
Buf/Inv area:                      421.303686
Noncombinational area:            1267.643512
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  5261.163813
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Convolution
Version: T-2022.03
Date   : Sun Jan  7 18:31:42 2024
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_INVBUF_RVT_TT_08302018
Wire Load Model Mode: top

  Startpoint: weight_valid
              (input port clocked by clk1)
  Endpoint: Weight_Buffer_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 9500.00    9500.00 f
  weight_valid (in)                                       0.00    9500.00 f
  U876/Y (INVx1_ASAP7_75t_R)                             99.61    9599.61 r
  U1006/Y (NOR2xp33_ASAP7_75t_R)                         39.84    9639.45 f
  U249/Y (OR2x2_ASAP7_75t_R)                             29.27    9668.72 f
  Weight_Buffer_reg_1__0_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                                          0.00    9668.72 f
  data arrival time                                               9668.72

  clock clk1 (rise edge)                              19000.00   19000.00
  clock network delay (ideal)                             0.00   19000.00
  Weight_Buffer_reg_1__0_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                                                          0.00   19000.00 r
  library setup time                                    -14.41   18985.59
  data required time                                             18985.59
  --------------------------------------------------------------------------
  data required time                                             18985.59
  data arrival time                                              -9668.72
  --------------------------------------------------------------------------
  slack (MET)                                                     9316.87


  Startpoint: Out_OFM_reg_0_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: Out_OFM[0] (output port clocked by clk2)
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Out_OFM_reg_0_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)           0.00       0.00 r
  Out_OFM_reg_0_/QN (ASYNC_DFFHx1_ASAP7_75t_R)           44.11      44.11 r
  Out_OFM[0] (out)                                        0.00      44.11 r
  data arrival time                                                 44.11

  clock clk2 (rise edge)                              11000.00   11000.00
  clock network delay (ideal)                             0.00   11000.00
  output external delay                               -5500.00    5500.00
  data required time                                              5500.00
  --------------------------------------------------------------------------
  data required time                                              5500.00
  data arrival time                                                -44.11
  --------------------------------------------------------------------------
  slack (MET)                                                     5455.89


1
exit

Memory usage for this session 166 Mbytes.
Memory usage for this session including child processes 166 Mbytes.
CPU usage for this session 9 seconds ( 0.00 hours ).
Elapsed time for this session 14 seconds ( 0.00 hours ).

Thank you...
