//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_13,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_14
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<60>;
	.reg .f32 	%f<34>;
	.reg .b64 	%rd<27>;
	.loc	1 19 0                          // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_0];
$L__tmp0:
	.loc	1 21 28                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:21:33
	shl.b32 	%r33, %r1, 9;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_3];
	.loc	1 22 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:22:36
	mov.u32 	%r34, %tid.x;
	shl.b32 	%r35, %r34, 1;
	and.b32  	%r36, %r35, 510;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_5];
	.loc	1 22 23                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:22:23
	or.b32  	%r37, %r33, %r36;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_7];
	.loc	1 24 21                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:24:21
	shr.s32 	%r39, %r37, 31;
	shr.u32 	%r40, %r39, 26;
	add.s32 	%r41, %r37, %r40;
	shr.s32 	%r42, %r41, 6;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_8];
	.loc	1 24 27                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:24:27
	shr.u32 	%r43, %r42, 26;
	add.s32 	%r44, %r42, %r43;
	and.b32  	%r45, %r44, -64;
	sub.s32 	%r46, %r42, %r45;
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_9];
	.loc	1 25 19                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:25:19
	and.b32  	%r47, %r41, -64;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_10];
	sub.s32 	%r48, %r37, %r47;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_11];
	.loc	1 26 19                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:26:19
	shr.u32 	%r49, %r39, 20;
	add.s32 	%r50, %r37, %r49;
	shr.s32 	%r51, %r50, 12;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_12];
	.loc	1 28 19                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:28:19
	and.b32  	%r52, %r50, -4096;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_div_eq_linalg_vector_norm_masked_fill_mean_mul_relu_sub_6_param_13];
	sub.s32 	%r53, %r37, %r52;
	.loc	1 29 19                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:29:19
	bfe.s32 	%r54, %r1, 22, 1;
	shr.u32 	%r55, %r54, 12;
	add.s32 	%r56, %r37, %r55;
	shr.s32 	%r57, %r56, 20;
	.loc	1 32 30                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:32:30
	mul.wide.s32 	%rd22, %r51, 4;
	add.s64 	%rd1, %rd14, %rd22;
	mov.pred 	%p1, -1;
	.loc	1 32 35                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:32:35
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 34 31                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:34:31
	mul.wide.s32 	%rd23, %r48, 4;
	add.s64 	%rd3, %rd15, %rd23;
	.loc	1 34 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:34:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r4, %r5 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:36:31
	mul.wide.s32 	%rd24, %r46, 4;
	add.s64 	%rd4, %rd16, %rd24;
	.loc	1 36 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:36:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:37:31
	mul.wide.s32 	%rd25, %r37, 4;
	add.s64 	%rd6, %rd17, %rd25;
	.loc	1 37 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:37:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.v2.b32 { %r8, %r9 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 38 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:38:20
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.b32 { %r10 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 40 41                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:40:41
	shl.b32 	%r58, %r57, 12;
	.loc	1 40 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:40:36
	add.s32 	%r59, %r58, %r53;
	.loc	1 40 31                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:40:31
	mul.wide.s32 	%rd26, %r59, 4;
	add.s64 	%rd8, %rd18, %rd26;
	.loc	1 40 46                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:40:46
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 41 32                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:41:32
	add.s64 	%rd9, %rd19, %rd26;
	.loc	1 41 47                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:41:47
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r13;
	mov.b32 	%f2, %r14;
	mov.b32 	%r17, 1166016512;
	.loc	1 50 19                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:50:19
	// begin inline asm
	div.full.f32 %r15, %r16, %r17;
	// end inline asm
	mov.b32 	%f3, %r15;
	// begin inline asm
	div.full.f32 %r18, %r19, %r17;
	// end inline asm
	mov.b32 	%f4, %r18;
	.loc	1 66 27                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:66:27
	sqrt.approx.ftz.f32 	%f5, %f1;
	sqrt.approx.ftz.f32 	%f6, %f2;
	.loc	1 54 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:54:20
	sub.f32 	%f7, %f4, %f4;
	.loc	1 34 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:34:36
	mov.b32 	%f8, %r5;
	.loc	1 56 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:56:20
	fma.rn.f32 	%f9, %f7, %f8, %f4;
	.loc	1 60 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:60:20
	sub.f32 	%f10, %f9, %f9;
	.loc	1 36 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:36:36
	mov.b32 	%f11, %r7;
	.loc	1 62 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:62:20
	fma.rn.f32 	%f12, %f10, %f11, %f9;
	.loc	1 40 46                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:40:46
	mov.b32 	%f13, %r12;
	.loc	1 63 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:63:20
	mul.f32 	%f14, %f12, %f13;
	.loc	1 38 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:38:20
	mov.b32 	%f15, %r10;
	.loc	1 37 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:37:36
	mov.b32 	%f16, %r9;
	.loc	1 65 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:65:20
	fma.rn.f32 	%f17, %f14, %f15, %f16;
	.loc	1 54 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:54:20
	sub.f32 	%f18, %f3, %f3;
	.loc	1 34 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:34:36
	mov.b32 	%f19, %r4;
	.loc	1 56 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:56:20
	fma.rn.f32 	%f20, %f18, %f19, %f3;
	.loc	1 60 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:60:20
	sub.f32 	%f21, %f20, %f20;
	.loc	1 36 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:36:36
	mov.b32 	%f22, %r6;
	.loc	1 62 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:62:20
	fma.rn.f32 	%f23, %f21, %f22, %f20;
	.loc	1 40 46                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:40:46
	mov.b32 	%f24, %r11;
	.loc	1 63 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:63:20
	mul.f32 	%f25, %f23, %f24;
	.loc	1 37 36                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:37:36
	mov.b32 	%f26, %r8;
	.loc	1 65 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:65:20
	fma.rn.f32 	%f27, %f25, %f15, %f26;
	.loc	1 68 21                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:68:21
	setp.eq.f32 	%p13, %f5, 0f00000000;
	setp.eq.f32 	%p14, %f6, 0f00000000;
	.loc	1 69 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:69:20
	sub.f32 	%f28, %f26, %f3;
	sub.f32 	%f29, %f16, %f4;
	.loc	1 70 20                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:70:20
	mov.b32 	%r23, %f5;
	mov.b32 	%r22, %f28;
	// begin inline asm
	div.full.f32 %r21, %r22, %r23;
	// end inline asm
	mov.b32 	%f30, %r21;
	mov.b32 	%r26, %f6;
	mov.b32 	%r25, %f29;
	// begin inline asm
	div.full.f32 %r24, %r25, %r26;
	// end inline asm
	mov.b32 	%f31, %r24;
	.loc	1 71 35                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:71:35
	selp.f32 	%f32, 0f00000000, %f30, %p13;
	selp.f32 	%f33, 0f00000000, %f31, %p14;
	.loc	1 72 28                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:72:28
	add.s64 	%rd10, %rd13, %rd25;
	.loc	1 72 40                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:72:40
	mov.b32 	%r27, %f23;
	mov.b32 	%r28, %f12;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd10 + 0 ], { %r27, %r28 };
	// end inline asm
	.loc	1 73 25                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:73:25
	add.s64 	%rd11, %rd20, %rd25;
	.loc	1 73 37                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:73:37
	mov.b32 	%r29, %f27;
	mov.b32 	%r30, %f17;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd11 + 0 ], { %r29, %r30 };
	// end inline asm
	.loc	1 74 25                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:74:25
	add.s64 	%rd12, %rd21, %rd25;
	.loc	1 74 37                         // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:74:37
	mov.b32 	%r31, %f32;
	mov.b32 	%r32, %f33;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd12 + 0 ], { %r31, %r32 };
	// end inline asm
	.loc	1 74 4                          // cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py:74:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/dy/cdyrrmmsoqfoyxtt7vskoyep7r3bizflnohpev64j3j7jjjd2hyq.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 121
.b8 114
.b8 114
.b8 109
.b8 109
.b8 115
.b8 111
.b8 113
.b8 102
.b8 111
.b8 121
.b8 120
.b8 116
.b8 116
.b8 55
.b8 118
.b8 115
.b8 107
.b8 111
.b8 121
.b8 101
.b8 112
.b8 55
.b8 114
.b8 51
.b8 98
.b8 105
.b8 122
.b8 102
.b8 108
.b8 110
.b8 111
.b8 104
.b8 112
.b8 101
.b8 118
.b8 54
.b8 52
.b8 106
.b8 51
.b8 106
.b8 55
.b8 106
.b8 106
.b8 106
.b8 100
.b8 50
.b8 104
.b8 121
.b8 113
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 121
.b8 0
	}
	.section	.debug_macinfo	{	}
