v 20130925 2
C 41200 40400 0 0 0 title-B.sym
C 51200 45400 1 0 0 EMBEDDEDvcc-1.sym
[
P 51400 45400 51400 45600 1 0 0
{
T 51450 45450 5 6 0 1 0 0 1
pinnumber=1
T 51450 45450 5 6 0 0 0 0 1
pinseq=1
T 51450 45450 5 6 0 1 0 0 1
pinlabel=1
T 51450 45450 5 6 0 1 0 0 1
pintype=pwr
}
L 51250 45600 51550 45600 3 0 0 0 -1 -1
T 51275 45650 9 8 1 0 0 0 1
Vcc
T 51650 45600 8 10 0 0 0 0 1
net=Vcc:1
]
N 48900 47900 49300 47900 4
{
T 48600 47900 5 10 1 1 0 0 1
netname=TX
}
N 48900 48100 49300 48100 4
{
T 48600 48100 5 10 1 1 0 0 1
netname=RX
}
C 53900 44900 1 90 0 EMBEDDEDswitch-pushbutton-no-1.sym
[
T 53600 45300 8 10 0 1 90 0 1
refdes=S?
P 53900 44900 53900 45050 1 0 0
{
T 53850 44950 5 8 1 1 90 0 1
pinnumber=1
T 53850 44950 5 8 0 0 90 0 1
pinseq=1
T 53850 44950 5 8 0 1 90 0 1
pinlabel=1
T 53850 44950 5 8 0 1 90 0 1
pintype=pas
}
P 53900 45750 53900 45900 1 0 1
{
T 53850 45800 5 8 1 1 90 0 1
pinnumber=2
T 53850 45800 5 8 0 0 90 0 1
pinseq=2
T 53850 45800 5 8 0 1 90 0 1
pinlabel=2
T 53850 45800 5 8 0 1 90 0 1
pintype=pas
}
L 53900 45050 53900 45225 3 0 0 0 -1 -1
L 53900 45750 53900 45575 3 0 0 0 -1 -1
L 53815 45200 53815 45600 3 0 0 0 -1 -1
V 53900 45239 14 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 53900 45562 14 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 53645 45370 53645 45420 3 0 0 0 -1 -1
L 53695 45370 53695 45420 3 0 0 0 -1 -1
L 53695 45370 53745 45395 3 0 0 0 -1 -1
L 53695 45420 53745 45395 3 0 0 0 -1 -1
L 53695 45395 53645 45395 3 0 0 0 -1 -1
L 53745 45395 53814 45395 3 0 0 0 -1 -1
T 53300 45300 8 10 0 0 90 0 1
device=SWITCH_PUSHBUTTON_NO
]
{
T 54200 45200 5 10 1 1 90 0 1
refdes=S1
T 53300 45300 5 10 0 0 90 0 1
device=SWITCH_PUSHBUTTON_NO
T 53900 44900 5 10 0 0 90 0 1
footprint=3x6sw
}
C 48000 47100 1 90 0 EMBEDDEDresistor-2.sym
[
P 47900 48000 47900 47850 1 0 0
{
T 47850 47900 5 8 0 1 270 8 1
pinnumber=2
T 47850 47900 5 8 0 0 270 8 1
pinseq=2
T 47850 47900 5 8 0 1 270 8 1
pinlabel=2
T 47850 47900 5 8 0 1 270 8 1
pintype=pas
}
P 47900 47100 47900 47250 1 0 0
{
T 47850 47200 5 8 0 1 270 8 1
pinnumber=1
T 47850 47200 5 8 0 0 270 8 1
pinseq=1
T 47850 47200 5 8 0 1 270 8 1
pinlabel=1
T 47850 47200 5 8 0 1 270 8 1
pintype=pas
}
B 47800 47250 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 47650 47500 5 10 0 0 270 8 1
device=RESISTOR
T 47700 47300 8 10 0 1 270 8 1
refdes=R?
]
{
T 47650 47500 5 10 0 0 270 8 1
device=RESISTOR
T 48000 47100 5 10 0 0 270 8 1
footprint=0402
T 47600 47600 5 10 1 1 0 0 1
refdes=R1
T 48000 47500 5 10 1 1 270 8 1
value=10k
}
N 47800 47100 49300 47100 4
C 54000 45900 1 90 0 EMBEDDEDresistor-2.sym
[
P 53900 46800 53900 46650 1 0 0
{
T 53850 46700 5 8 0 1 90 0 1
pinnumber=2
T 53850 46700 5 8 0 0 90 0 1
pinseq=2
T 53850 46700 5 8 0 1 90 0 1
pinlabel=2
T 53850 46700 5 8 0 1 90 0 1
pintype=pas
}
P 53900 45900 53900 46050 1 0 0
{
T 53850 46000 5 8 0 1 90 0 1
pinnumber=1
T 53850 46000 5 8 0 0 90 0 1
pinseq=1
T 53850 46000 5 8 0 1 90 0 1
pinlabel=1
T 53850 46000 5 8 0 1 90 0 1
pintype=pas
}
B 53800 46050 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53650 46300 5 10 0 0 90 0 1
device=RESISTOR
T 53700 46100 8 10 0 1 90 0 1
refdes=R?
]
{
T 53650 46300 5 10 0 0 90 0 1
device=RESISTOR
T 53900 46600 5 10 1 1 180 0 1
refdes=R3
T 54000 45900 5 10 0 0 0 0 1
footprint=0402
T 54000 46300 5 10 1 1 0 0 1
value=10k
}
C 53700 46800 1 0 0 EMBEDDEDvcc-1.sym
[
P 53900 46800 53900 47000 1 0 0
{
T 53950 46850 5 6 0 1 0 0 1
pinnumber=1
T 53950 46850 5 6 0 0 0 0 1
pinseq=1
T 53950 46850 5 6 0 1 0 0 1
pinlabel=1
T 53950 46850 5 6 0 1 0 0 1
pintype=pwr
}
L 53750 47000 54050 47000 3 0 0 0 -1 -1
T 53775 47050 9 8 1 0 0 0 1
Vcc
T 54150 47000 8 10 0 0 0 0 1
net=Vcc:1
]
C 47800 46700 1 0 1 EMBEDDED18b20.sym
[
L 47500 47000 47100 47000 3 0 0 0 -1 -1
L 47500 47000 47500 47300 3 0 0 0 -1 -1
L 47100 47300 47100 47000 3 0 0 0 -1 -1
L 47500 47300 47100 47300 3 0 0 0 -1 -1
P 47300 46800 47300 47000 1 0 0
{
T 47350 46905 5 8 0 1 90 8 1
pinnumber=1
T 47350 46900 5 8 0 0 90 2 1
pinseq=1
T 47300 47055 5 8 0 1 90 2 1
pinlabel=GND
T 47350 46900 5 8 0 1 90 2 1
pintype=pas
}
P 47300 47500 47300 47300 1 0 0
{
T 47350 47395 5 8 0 1 90 2 1
pinnumber=3
T 47350 47300 5 8 0 0 90 2 1
pinseq=3
T 47300 47245 5 8 0 1 90 8 1
pinlabel=VDD
T 47350 47300 5 8 0 1 90 2 1
pintype=pas
}
P 47800 47100 47500 47100 1 0 0
{
T 47500 47100 5 10 0 1 0 6 1
pintype=pas
T 47445 47095 5 10 0 1 0 6 1
pinlabel=DQ
T 47595 47145 5 10 0 1 0 0 1
pinnumber=2
T 47500 47100 5 10 0 0 0 6 1
pinseq=2
}
T 47400 47300 5 10 0 0 0 6 1
device=DIODE
T 47600 47200 8 10 0 1 90 2 1
refdes=D?
]
{
T 47400 47100 5 10 1 1 180 2 1
refdes=U2
T 47400 47300 5 10 0 0 0 6 1
device=DIODE
T 47800 46700 5 10 0 0 0 6 1
footprint=TO92
T 47400 46700 5 10 1 1 0 0 1
value=18B20
}
C 51500 49200 1 0 1 EMBEDDEDht72xx.sym
[
T 50600 49300 9 8 1 0 0 6 1
HT72xx
B 50200 49500 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49900 50500 5 10 0 0 0 6 1
device=HT72xx
P 51200 49800 51500 49800 1 0 1
{
T 51400 49850 5 8 1 1 0 6 1
pinnumber=3
T 51400 49850 5 8 0 0 0 6 1
pinseq=3
T 51200 49800 5 10 1 1 0 6 1
pinlabel=IN
T 51200 49800 5 10 0 1 0 6 1
footprint=SOT23
}
P 50700 49200 50700 49500 1 0 0
{
T 50800 49300 5 8 1 1 0 6 1
pinnumber=1
T 50800 49300 5 8 0 0 0 6 1
pinseq=1
T 50900 49500 5 10 1 1 0 6 1
pinlabel=GND
}
P 50200 49800 49900 49800 1 0 1
{
T 50070 49850 5 8 1 1 0 6 1
pinnumber=2
T 50070 49850 5 8 0 0 0 6 1
pinseq=2
T 50600 49800 5 10 1 1 0 6 1
pinlabel=OUT
}
T 50050 50200 8 10 0 1 0 0 1
footprint=SOT23
T 50100 50200 8 10 0 1 0 0 1
refdes=U?
T 49900 50300 5 10 0 0 0 6 1
pins=3
]
{
T 49900 50500 5 10 0 0 0 6 1
device=HT72xx
T 50050 50200 5 10 0 1 0 0 1
footprint=SOT89
T 51400 49500 5 10 1 1 0 0 1
refdes=U3
T 50500 49100 5 10 1 1 0 6 1
value=HT7233
}
N 53500 49800 51500 49800 4
C 50800 48900 1 0 1 EMBEDDEDgnd-1.sym
[
P 50700 49000 50700 49200 1 0 1
{
T 50642 49061 5 4 0 1 0 6 1
pinnumber=1
T 50642 49061 5 4 0 0 0 6 1
pinseq=1
T 50642 49061 5 4 0 1 0 6 1
pinlabel=1
T 50642 49061 5 4 0 1 0 6 1
pintype=pwr
}
L 50800 49000 50600 49000 3 0 0 0 -1 -1
L 50745 48950 50655 48950 3 0 0 0 -1 -1
L 50720 48910 50680 48910 3 0 0 0 -1 -1
T 50500 48950 8 10 0 0 0 6 1
net=GND:1
]
C 51200 44500 1 270 1 EMBEDDEDcapacitor-1.sym
[
P 51400 44500 51400 44700 1 0 0
{
T 51450 44650 5 8 0 1 90 8 1
pinnumber=1
T 51350 44650 5 8 0 1 90 6 1
pinseq=1
T 51400 44700 9 8 0 1 90 2 1
pinlabel=1
T 51400 44700 5 8 0 1 90 0 1
pintype=pas
}
P 51400 45400 51400 45200 1 0 0
{
T 51450 45250 5 8 0 1 90 2 1
pinnumber=2
T 51350 45250 5 8 0 1 90 0 1
pinseq=2
T 51400 45200 9 8 0 1 90 8 1
pinlabel=2
T 51400 45200 5 8 0 1 90 6 1
pintype=pas
}
L 51600 44900 51200 44900 3 0 0 0 -1 -1
L 51600 45000 51200 45000 3 0 0 0 -1 -1
L 51400 45200 51400 45000 3 0 0 0 -1 -1
L 51400 44900 51400 44700 3 0 0 0 -1 -1
T 51900 44700 5 10 0 0 90 2 1
device=CAPACITOR
T 51700 44700 8 10 0 1 90 2 1
refdes=C?
T 52500 44700 5 10 0 0 90 2 1
description=capacitor
T 52300 44700 5 10 0 0 90 2 1
numslots=0
T 52100 44700 5 10 0 0 90 2 1
symversion=0.1
]
{
T 51900 44700 5 10 0 0 90 2 1
device=CAPACITOR
T 52100 44700 5 10 0 0 90 2 1
symversion=0.1
T 51200 44500 5 10 0 0 0 6 1
footprint=0402
T 51100 45400 5 10 1 1 180 6 1
refdes=C1
T 52000 44500 5 10 1 1 0 6 1
value=0.1uF
}
C 49800 49800 1 90 1 EMBEDDEDcapacitor-2.sym
[
P 49600 49800 49600 49600 1 0 0
{
T 49550 49650 5 8 1 1 270 8 1
pinnumber=1
T 49650 49600 5 8 0 1 270 6 1
pinseq=1
T 49600 49550 9 8 0 1 270 2 1
pinlabel=+
T 49600 49550 5 8 0 1 270 0 1
pintype=pas
}
P 49600 48900 49600 49100 1 0 0
{
T 49550 49050 5 8 1 1 270 2 1
pinnumber=2
T 49650 49100 5 8 0 1 270 0 1
pinseq=2
T 49600 49150 9 8 0 1 270 8 1
pinlabel=-
T 49600 49150 5 8 0 1 270 6 1
pintype=pas
}
L 49400 49400 49800 49400 3 0 0 0 -1 -1
L 49600 49100 49600 49300 3 0 0 0 -1 -1
L 49600 49400 49600 49600 3 0 0 0 -1 -1
T 49100 49600 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
A 49600 48600 700 75 30 3 0 0 0 -1 -1
L 49400 49511 49500 49511 3 0 0 0 -1 -1
L 49451 49460 49451 49560 3 0 0 0 -1 -1
T 49300 49600 8 10 0 1 270 2 1
refdes=C?
T 48500 49600 5 10 0 0 270 2 1
description=polarized capacitor
T 48700 49600 5 10 0 0 270 2 1
numslots=0
T 48900 49600 5 10 0 0 270 2 1
symversion=0.1
]
{
T 49100 49600 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 49100 49200 5 10 1 1 270 2 1
refdes=C2
T 48900 49600 5 10 0 0 270 2 1
symversion=0.1
T 49800 49800 5 10 0 0 0 6 1
footprint=EIA3216
T 49300 49400 5 10 1 1 0 6 1
value=10uf
}
C 49700 48600 1 0 1 EMBEDDEDgnd-1.sym
[
P 49600 48700 49600 48900 1 0 1
{
T 49542 48761 5 4 0 1 0 6 1
pinnumber=1
T 49542 48761 5 4 0 0 0 6 1
pinseq=1
T 49542 48761 5 4 0 1 0 6 1
pinlabel=1
T 49542 48761 5 4 0 1 0 6 1
pintype=pwr
}
L 49700 48700 49500 48700 3 0 0 0 -1 -1
L 49645 48650 49555 48650 3 0 0 0 -1 -1
L 49620 48610 49580 48610 3 0 0 0 -1 -1
T 49400 48650 8 10 0 0 0 6 1
net=GND:1
]
C 53400 46700 1 270 1 EMBEDDEDresistor-2.sym
[
P 53500 47600 53500 47450 1 0 0
{
T 53550 47500 5 8 0 1 90 2 1
pinnumber=2
T 53550 47500 5 8 0 0 90 2 1
pinseq=2
T 53550 47500 5 8 0 1 90 2 1
pinlabel=2
T 53550 47500 5 8 0 1 90 2 1
pintype=pas
}
P 53500 46700 53500 46850 1 0 0
{
T 53550 46800 5 8 0 1 90 2 1
pinnumber=1
T 53550 46800 5 8 0 0 90 2 1
pinseq=1
T 53550 46800 5 8 0 1 90 2 1
pinlabel=1
T 53550 46800 5 8 0 1 90 2 1
pintype=pas
}
B 53400 46850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53750 47100 5 10 0 0 90 2 1
device=RESISTOR
T 53700 46900 8 10 0 1 90 2 1
refdes=R?
]
{
T 53750 47100 5 10 0 0 90 2 1
device=RESISTOR
T 53400 46700 5 10 0 0 90 2 1
footprint=0402
T 53400 47200 5 10 1 1 270 2 1
refdes=R4
T 53600 47200 5 10 1 1 270 2 1
value=1M
}
C 53400 47600 1 270 1 EMBEDDEDresistor-2.sym
[
P 53500 48500 53500 48350 1 0 0
{
T 53550 48400 5 8 0 1 90 2 1
pinnumber=2
T 53550 48400 5 8 0 0 90 2 1
pinseq=2
T 53550 48400 5 8 0 1 90 2 1
pinlabel=2
T 53550 48400 5 8 0 1 90 2 1
pintype=pas
}
P 53500 47600 53500 47750 1 0 0
{
T 53550 47700 5 8 0 1 90 2 1
pinnumber=1
T 53550 47700 5 8 0 0 90 2 1
pinseq=1
T 53550 47700 5 8 0 1 90 2 1
pinlabel=1
T 53550 47700 5 8 0 1 90 2 1
pintype=pas
}
B 53400 47750 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53750 48000 5 10 0 0 90 2 1
device=RESISTOR
T 53700 47800 8 10 0 1 90 2 1
refdes=R?
]
{
T 53750 48000 5 10 0 0 90 2 1
device=RESISTOR
T 53400 47600 5 10 0 0 90 2 1
footprint=0402
T 53300 48100 5 10 1 1 270 2 1
refdes=R2
T 53500 48200 5 10 1 1 270 2 1
value=1M
}
N 49900 49800 49600 49800 4
C 47200 46500 1 0 0 EMBEDDEDgnd-1.sym
[
P 47300 46600 47300 46800 1 0 1
{
T 47358 46661 5 4 0 1 0 0 1
pinnumber=1
T 47358 46661 5 4 0 0 0 0 1
pinseq=1
T 47358 46661 5 4 0 1 0 0 1
pinlabel=1
T 47358 46661 5 4 0 1 0 0 1
pintype=pwr
}
L 47200 46600 47400 46600 3 0 0 0 -1 -1
L 47255 46550 47345 46550 3 0 0 0 -1 -1
L 47280 46510 47320 46510 3 0 0 0 -1 -1
T 47500 46550 8 10 0 0 0 0 1
net=GND:1
]
C 51300 44200 1 0 0 EMBEDDEDgnd-1.sym
[
P 51400 44300 51400 44500 1 0 1
{
T 51458 44361 5 4 0 1 0 0 1
pinnumber=1
T 51458 44361 5 4 0 0 0 0 1
pinseq=1
T 51458 44361 5 4 0 1 0 0 1
pinlabel=1
T 51458 44361 5 4 0 1 0 0 1
pintype=pwr
}
L 51300 44300 51500 44300 3 0 0 0 -1 -1
L 51355 44250 51445 44250 3 0 0 0 -1 -1
L 51380 44210 51420 44210 3 0 0 0 -1 -1
T 51600 44250 8 10 0 0 0 0 1
net=GND:1
]
C 53800 44600 1 0 0 EMBEDDEDgnd-1.sym
[
P 53900 44700 53900 44900 1 0 1
{
T 53958 44761 5 4 0 1 0 0 1
pinnumber=1
T 53958 44761 5 4 0 0 0 0 1
pinseq=1
T 53958 44761 5 4 0 1 0 0 1
pinlabel=1
T 53958 44761 5 4 0 1 0 0 1
pintype=pwr
}
L 53800 44700 54000 44700 3 0 0 0 -1 -1
L 53855 44650 53945 44650 3 0 0 0 -1 -1
L 53880 44610 53920 44610 3 0 0 0 -1 -1
T 54100 44650 8 10 0 0 0 0 1
net=GND:1
]
N 52500 45900 56000 45900 4
N 53200 47600 53500 47600 4
N 49300 44800 48400 44800 4
{
T 48400 44800 5 10 1 1 0 0 1
netname=MOSI
}
N 49300 44600 48400 44600 4
{
T 48400 44600 5 10 1 1 0 0 1
netname=MISO
}
N 49300 44400 48400 44400 4
{
T 48400 44400 5 10 1 1 0 0 1
netname=SCK
}
N 48500 45000 49300 45000 4
{
T 48300 45000 5 10 1 1 0 0 1
netname=CS
}
C 42900 48700 1 270 0 EMBEDDEDgnd-1.sym
[
P 43000 48600 43200 48600 1 0 1
{
T 43061 48542 5 4 0 1 270 0 1
pinnumber=1
T 43061 48542 5 4 0 0 270 0 1
pinseq=1
T 43061 48542 5 4 0 1 270 0 1
pinlabel=1
T 43061 48542 5 4 0 1 270 0 1
pintype=pwr
}
L 43000 48700 43000 48500 3 0 0 0 -1 -1
L 42950 48645 42950 48555 3 0 0 0 -1 -1
L 42910 48620 42910 48580 3 0 0 0 -1 -1
T 42950 48400 8 10 0 0 270 0 1
net=GND:1
]
C 46600 46300 1 90 1 EMBEDDEDgnd-1.sym
[
P 46500 46200 46300 46200 1 0 1
{
T 46439 46142 5 4 0 1 270 2 1
pinnumber=1
T 46439 46142 5 4 0 0 270 2 1
pinseq=1
T 46439 46142 5 4 0 1 270 2 1
pinlabel=1
T 46439 46142 5 4 0 1 270 2 1
pintype=pwr
}
L 46500 46300 46500 46100 3 0 0 0 -1 -1
L 46550 46245 46550 46155 3 0 0 0 -1 -1
L 46590 46220 46590 46180 3 0 0 0 -1 -1
T 46550 46000 8 10 0 0 270 2 1
net=GND:1
]
C 46600 49100 1 90 1 EMBEDDEDgnd-1.sym
[
P 46500 49000 46300 49000 1 0 1
{
T 46439 48942 5 4 0 1 270 2 1
pinnumber=1
T 46439 48942 5 4 0 0 270 2 1
pinseq=1
T 46439 48942 5 4 0 1 270 2 1
pinlabel=1
T 46439 48942 5 4 0 1 270 2 1
pintype=pwr
}
L 46500 49100 46500 48900 3 0 0 0 -1 -1
L 46550 49045 46550 48955 3 0 0 0 -1 -1
L 46590 49020 46590 48980 3 0 0 0 -1 -1
T 46550 48800 8 10 0 0 270 2 1
net=GND:1
]
N 46300 47400 47000 47400 4
{
T 47000 47400 5 10 1 1 180 0 1
netname=SCK
}
N 46300 47800 47000 47800 4
{
T 47000 47800 5 10 1 1 180 0 1
netname=MISO
}
N 46300 48200 47000 48200 4
{
T 47000 48200 5 10 1 1 180 0 1
netname=MOSI
}
N 47000 48600 46300 48600 4
{
T 47000 48600 5 10 1 1 180 0 1
netname=CS
}
N 43200 47400 42800 47400 4
{
T 43400 47300 5 10 1 1 180 0 1
netname=DIO0
}
C 41900 47300 1 270 1 EMBEDDEDcapacitor-1.sym
[
P 42100 47300 42100 47500 1 0 0
{
T 42150 47450 5 8 0 1 90 8 1
pinnumber=1
T 42050 47450 5 8 0 1 90 6 1
pinseq=1
T 42100 47500 9 8 0 1 90 2 1
pinlabel=1
T 42100 47500 5 8 0 1 90 0 1
pintype=pas
}
P 42100 48200 42100 48000 1 0 0
{
T 42150 48050 5 8 0 1 90 2 1
pinnumber=2
T 42050 48050 5 8 0 1 90 0 1
pinseq=2
T 42100 48000 9 8 0 1 90 8 1
pinlabel=2
T 42100 48000 5 8 0 1 90 6 1
pintype=pas
}
L 42300 47700 41900 47700 3 0 0 0 -1 -1
L 42300 47800 41900 47800 3 0 0 0 -1 -1
L 42100 48000 42100 47800 3 0 0 0 -1 -1
L 42100 47700 42100 47500 3 0 0 0 -1 -1
T 42600 47500 5 10 0 0 90 2 1
device=CAPACITOR
T 42400 47500 8 10 0 1 90 2 1
refdes=C?
T 43200 47500 5 10 0 0 90 2 1
description=capacitor
T 43000 47500 5 10 0 0 90 2 1
numslots=0
T 42800 47500 5 10 0 0 90 2 1
symversion=0.1
]
{
T 42600 47500 5 10 0 0 90 2 1
device=CAPACITOR
T 42800 47500 5 10 0 0 90 2 1
symversion=0.1
T 41900 47300 5 10 0 0 0 6 1
footprint=0402
T 41800 48200 5 10 1 1 180 6 1
refdes=C3
T 42100 47500 5 10 1 1 0 6 1
value=0.1uF
}
C 42000 47000 1 0 0 EMBEDDEDgnd-1.sym
[
P 42100 47100 42100 47300 1 0 1
{
T 42158 47161 5 4 0 1 0 0 1
pinnumber=1
T 42158 47161 5 4 0 0 0 0 1
pinseq=1
T 42158 47161 5 4 0 1 0 0 1
pinlabel=1
T 42158 47161 5 4 0 1 0 0 1
pintype=pwr
}
L 42000 47100 42200 47100 3 0 0 0 -1 -1
L 42055 47050 42145 47050 3 0 0 0 -1 -1
L 42080 47010 42120 47010 3 0 0 0 -1 -1
T 42300 47050 8 10 0 0 0 0 1
net=GND:1
]
C 46400 51100 1 180 0 EMBEDDEDsx1278_RA01.sym
[
T 44400 46100 9 10 1 0 180 6 1
SX1278
B 43700 45900 2100 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46300 45500 8 10 0 0 180 0 1
device=sx1278
P 43200 47000 43700 47000 1 0 0
{
T 43200 47000 5 10 0 0 180 0 1
pintype=io
T 44145 47105 5 10 1 1 180 0 1
pinlabel=DIO1
T 43495 46955 5 10 1 1 180 6 1
pinnumber=6
T 43200 47000 5 10 0 0 180 0 1
pinseq=6
}
P 43200 47400 43700 47400 1 0 0
{
T 43200 47400 5 10 0 0 180 0 1
pintype=io
T 44145 47505 5 10 1 1 180 0 1
pinlabel=DIO0
T 43495 47355 5 10 1 1 180 6 1
pinnumber=5
T 43200 47400 5 10 0 0 180 0 1
pinseq=5
}
P 43200 47800 43700 47800 1 0 0
{
T 43200 47800 5 10 0 0 180 0 1
pintype=io
T 44345 47905 5 10 1 1 180 0 1
pinlabel=RESET
T 43495 47755 5 10 1 1 180 6 1
pinnumber=4
T 43200 47800 5 10 0 0 180 0 1
pinseq=4
}
P 43200 48200 43700 48200 1 0 0
{
T 43200 48200 5 10 0 0 180 0 1
pintype=io
T 44145 48305 5 10 1 1 180 0 1
pinlabel=3.3V
T 43495 48155 5 10 1 1 180 6 1
pinnumber=3
T 43200 48200 5 10 0 0 180 0 1
pinseq=3
}
P 43200 48600 43700 48600 1 0 0
{
T 43200 48600 5 10 0 0 180 0 1
pintype=io
T 44145 48705 5 10 1 1 180 0 1
pinlabel=GND
T 43495 48555 5 10 1 1 180 6 1
pinnumber=2
T 43200 48600 5 10 0 0 180 0 1
pinseq=2
}
P 43200 49000 43700 49000 1 0 0
{
T 43200 49000 5 10 0 0 180 0 1
pintype=io
T 44145 49105 5 10 1 1 180 0 1
pinlabel=ANT
T 43495 48955 5 10 1 1 180 6 1
pinnumber=1
T 43200 49000 5 10 0 0 180 0 1
pinseq=1
}
P 43200 46600 43700 46600 1 0 0
{
T 43200 46600 5 10 0 0 180 0 1
pintype=io
T 44145 46705 5 10 1 1 180 0 1
pinlabel=DIO2
T 43495 46555 5 10 1 1 180 6 1
pinnumber=7
T 43200 46600 5 10 0 0 180 0 1
pinseq=7
}
P 43200 46200 43700 46200 1 0 0
{
T 43200 46200 5 10 0 0 180 0 1
pintype=io
T 44145 46305 5 10 1 1 180 0 1
pinlabel=DIO3
T 43495 46155 5 10 1 1 180 6 1
pinnumber=8
T 43200 46200 5 10 0 0 180 0 1
pinseq=8
}
P 46300 47000 45800 47000 1 0 0
{
T 44600 47000 5 10 0 0 180 0 1
pintype=io
T 45745 47105 5 10 1 1 180 0 1
pinlabel=DIO5
T 45895 46855 5 10 1 1 180 6 1
pinnumber=11
T 44600 47000 5 10 0 0 180 0 1
pinseq=11
}
P 46300 47400 45800 47400 1 0 0
{
T 44600 47400 5 10 0 0 180 0 1
pintype=io
T 45745 47505 5 10 1 1 180 0 1
pinlabel=SCK
T 45895 47255 5 10 1 1 180 6 1
pinnumber=12
T 44600 47400 5 10 0 0 180 0 1
pinseq=12
}
P 46300 46200 45800 46200 1 0 0
{
T 44600 46200 5 10 0 0 180 0 1
pintype=io
T 45745 46305 5 10 1 1 180 0 1
pinlabel=GND
T 45895 46055 5 10 1 1 180 6 1
pinnumber=9
T 44600 46200 5 10 0 0 180 0 1
pinseq=9
}
P 46300 46600 45800 46600 1 0 0
{
T 44600 46600 5 10 0 0 180 0 1
pintype=io
T 45745 46705 5 10 1 1 180 0 1
pinlabel=DIO4
T 45895 46455 5 10 1 1 180 6 1
pinnumber=10
T 44600 46600 5 10 0 0 180 0 1
pinseq=10
}
P 46300 48600 45800 48600 1 0 0
{
T 44600 48600 5 10 0 0 180 0 1
pintype=io
T 45745 48705 5 10 1 1 180 0 1
pinlabel=NSS
T 45895 48455 5 10 1 1 180 6 1
pinnumber=15
T 44600 48600 5 10 0 0 180 0 1
pinseq=15
}
P 46300 49000 45800 49000 1 0 0
{
T 44600 49000 5 10 0 0 180 0 1
pintype=io
T 45745 49105 5 10 1 1 180 0 1
pinlabel=GND
T 45895 48855 5 10 1 1 180 6 1
pinnumber=16
T 44600 49000 5 10 0 0 180 0 1
pinseq=16
}
P 46300 48200 45800 48200 1 0 0
{
T 44600 48200 5 10 0 0 180 0 1
pintype=io
T 45745 48305 5 10 1 1 180 0 1
pinlabel=MOSI
T 45895 48055 5 10 1 1 180 6 1
pinnumber=14
T 44600 48200 5 10 0 0 180 0 1
pinseq=14
}
P 46300 47800 45800 47800 1 0 0
{
T 44600 47800 5 10 0 0 180 0 1
pintype=io
T 45745 47905 5 10 1 1 180 0 1
pinlabel=MISO
T 45895 47655 5 10 1 1 180 6 1
pinnumber=13
T 44600 47800 5 10 0 0 180 0 1
pinseq=13
}
T 44295 50655 8 10 0 1 180 0 1
footprint=ra-01
T 44795 48855 8 10 0 1 180 0 1
refdes=U?
]
{
T 46300 45500 5 10 0 0 180 0 1
device=sx1278
T 44295 50655 5 10 0 1 180 0 1
footprint=ra-01
T 44605 47645 5 10 1 1 0 0 1
refdes=U1
}
N 43200 47800 42500 47800 4
{
T 43200 47800 5 10 1 1 180 0 1
netname=REST
}
T 52000 41300 9 16 1 0 0 0 1
LORA_UNO_mini Cfido2019
T 55400 40600 9 10 1 0 0 0 1
liu shiwei 2019-08-23
T 51700 40800 9 10 1 0 0 0 1
github.com/lshw/wifi_disp
C 49300 43800 1 0 0 ATmega8-au.sym
{
T 49400 48600 5 10 0 0 0 0 1
footprint=TQFN32_5
T 51600 48400 5 10 1 1 0 6 1
refdes=U4
T 49400 49400 5 10 0 0 0 0 1
device=ATmega328
}
C 56000 47500 1 180 1 EMBEDDEDconnector5-2.sym
[
P 56000 45500 56200 45500 1 0 0
{
T 56200 45450 5 8 0 1 180 0 1
pinnumber=1
T 56200 45550 5 8 0 1 180 2 1
pinseq=1
T 56350 45500 9 8 1 1 180 6 1
pinlabel=1
T 56350 45500 5 8 0 1 180 8 1
pintype=pas
}
V 56250 45500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56000 45900 56200 45900 1 0 0
{
T 56200 45850 5 8 0 1 180 0 1
pinnumber=2
T 56200 45950 5 8 0 1 180 2 1
pinseq=2
T 56350 45900 9 8 1 1 180 6 1
pinlabel=2
T 56350 45900 5 8 0 1 180 8 1
pintype=pas
}
V 56250 45900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56000 46300 56200 46300 1 0 0
{
T 56200 46250 5 8 0 1 180 0 1
pinnumber=3
T 56200 46350 5 8 0 1 180 2 1
pinseq=3
T 56350 46300 9 8 1 1 180 6 1
pinlabel=3
T 56350 46300 5 8 0 1 180 8 1
pintype=pas
}
V 56250 46300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56000 46700 56200 46700 1 0 0
{
T 56200 46650 5 8 0 1 180 0 1
pinnumber=4
T 56200 46750 5 8 0 1 180 2 1
pinseq=4
T 56350 46700 9 8 1 1 180 6 1
pinlabel=4
T 56350 46700 5 8 0 1 180 8 1
pintype=pas
}
V 56250 46700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56000 47100 56200 47100 1 0 0
{
T 56200 47050 5 8 0 1 180 0 1
pinnumber=5
T 56200 47150 5 8 0 1 180 2 1
pinseq=5
T 56350 47100 9 8 1 1 180 6 1
pinlabel=5
T 56350 47100 5 8 0 1 180 8 1
pintype=pas
}
V 56250 47100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 56300 45100 400 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56700 45000 8 10 0 1 180 0 1
refdes=CONN?
T 56300 45050 5 10 0 0 180 6 1
device=CONNECTOR_5
T 56300 44850 5 10 0 0 180 6 1
footprint=SIP5N
T 56300 44650 5 10 0 0 180 6 1
author=Leon Kos
T 56300 44450 5 10 0 0 180 6 1
description=generic connector
T 56300 44250 5 10 0 0 180 6 1
numslots=0
]
{
T 55500 45600 5 10 1 1 180 6 1
refdes=J1
T 56300 45050 5 10 0 0 180 6 1
device=CONNECTOR_5
T 56300 44850 5 10 0 0 180 6 1
footprint=A1251-05AWB
T 56000 47500 5 10 0 1 0 0 1
value=CONN5
}
C 55900 45200 1 0 0 EMBEDDEDgnd-1.sym
[
P 56000 45300 56000 45500 1 0 1
{
T 56058 45361 5 4 0 1 0 0 1
pinnumber=1
T 56058 45361 5 4 0 0 0 0 1
pinseq=1
T 56058 45361 5 4 0 1 0 0 1
pinlabel=1
T 56058 45361 5 4 0 1 0 0 1
pintype=pwr
}
L 55900 45300 56100 45300 3 0 0 0 -1 -1
L 55955 45250 56045 45250 3 0 0 0 -1 -1
L 55980 45210 56020 45210 3 0 0 0 -1 -1
T 56200 45250 8 10 0 0 0 0 1
net=GND:1
]
N 55500 46700 56000 46700 4
{
T 55400 46800 5 10 1 1 0 0 1
netname=TX
}
N 55500 46300 56000 46300 4
{
T 55500 46400 5 10 1 1 0 0 1
netname=RX
}
C 52800 49800 1 90 1 EMBEDDEDbattery-1.sym
[
P 52600 49800 52600 49600 1 0 0
{
T 52550 49650 5 8 1 1 90 0 1
pinnumber=1
T 52650 49600 5 8 0 1 90 2 1
pinseq=1
T 52600 49600 9 8 0 1 90 6 1
pinlabel=+
T 52600 49450 5 8 0 1 90 8 1
pintype=pwr
}
P 52600 49100 52600 49300 1 0 0
{
T 52550 49250 5 8 1 1 90 6 1
pinnumber=2
T 52650 49250 5 8 0 1 90 8 1
pinseq=2
T 52600 49300 9 8 0 1 90 0 1
pinlabel=-
T 52600 49450 5 8 0 1 90 2 1
pintype=pwr
}
L 52400 49500 52800 49500 3 0 0 0 -1 -1
L 52500 49400 52700 49400 3 0 0 0 -1 -1
L 52600 49300 52600 49400 3 0 0 0 -1 -1
L 52600 49600 52600 49500 3 0 0 0 -1 -1
T 51900 49500 5 10 0 0 90 6 1
device=BATTERY
T 52300 49500 8 10 0 1 90 6 1
refdes=B?
T 51700 49500 5 10 0 0 90 6 1
description=Battery
T 52100 49500 5 10 0 0 90 6 1
numslots=0
T 51500 49500 5 10 0 0 90 6 1
symversion=0.1
]
{
T 51900 49500 5 10 0 0 90 6 1
device=BATTERY
T 52300 49400 5 10 1 1 180 6 1
refdes=B1
T 51500 49500 5 10 0 0 90 6 1
symversion=0.1
T 52800 49800 5 10 0 0 0 0 1
footprint=CR2032a
}
C 52500 48800 1 0 0 EMBEDDEDgnd-1.sym
[
P 52600 48900 52600 49100 1 0 1
{
T 52658 48961 5 4 0 1 0 0 1
pinnumber=1
T 52658 48961 5 4 0 0 0 0 1
pinseq=1
T 52658 48961 5 4 0 1 0 0 1
pinlabel=1
T 52658 48961 5 4 0 1 0 0 1
pintype=pwr
}
L 52500 48900 52700 48900 3 0 0 0 -1 -1
L 52555 48850 52645 48850 3 0 0 0 -1 -1
L 52580 48810 52620 48810 3 0 0 0 -1 -1
T 52800 48850 8 10 0 0 0 0 1
net=GND:1
]
C 49800 49800 1 0 1 EMBEDDEDvcc-1.sym
[
P 49600 49800 49600 50000 1 0 0
{
T 49550 49850 5 6 0 1 0 6 1
pinnumber=1
T 49550 49850 5 6 0 0 0 6 1
pinseq=1
T 49550 49850 5 6 0 1 0 6 1
pinlabel=1
T 49550 49850 5 6 0 1 0 6 1
pintype=pwr
}
L 49750 50000 49450 50000 3 0 0 0 -1 -1
T 49725 50050 9 8 1 0 0 6 1
Vcc
T 49350 50000 8 10 0 0 0 6 1
net=Vcc:1
]
N 48900 45200 49300 45200 4
{
T 48400 45200 5 10 1 1 0 0 1
netname=REST
}
N 48900 47700 49300 47700 4
{
T 48500 47700 5 10 1 1 0 0 1
netname=DIO0
}
N 43200 47000 42800 47000 4
{
T 43400 46900 5 10 1 1 180 0 1
netname=DIO1
}
N 43200 46600 42800 46600 4
{
T 43400 46500 5 10 1 1 180 0 1
netname=DIO2
}
N 48900 47500 49300 47500 4
{
T 48500 47500 5 10 1 1 0 0 1
netname=DIO1
}
N 52500 47100 52900 47100 4
{
T 52500 47200 5 10 1 1 0 0 1
netname=DIO2
}
N 52500 46700 53500 46700 4
C 53100 44800 1 0 1 EMBEDDEDvcc-1.sym
[
P 52900 44800 52900 45000 1 0 0
{
T 52850 44850 5 6 0 1 0 6 1
pinnumber=1
T 52850 44850 5 6 0 0 0 6 1
pinseq=1
T 52850 44850 5 6 0 1 0 6 1
pinlabel=1
T 52850 44850 5 6 0 1 0 6 1
pintype=pwr
}
L 53050 45000 52750 45000 3 0 0 0 -1 -1
T 53025 45050 9 8 1 0 0 6 1
Vcc
T 52650 45000 8 10 0 0 0 6 1
net=Vcc:1
]
N 52500 44800 52900 44800 4
C 51800 48900 1 270 1 EMBEDDEDcapacitor-1.sym
[
P 52000 48900 52000 49100 1 0 0
{
T 52050 49050 5 8 0 1 90 8 1
pinnumber=1
T 51950 49050 5 8 0 1 90 6 1
pinseq=1
T 52000 49100 9 8 0 1 90 2 1
pinlabel=1
T 52000 49100 5 8 0 1 90 0 1
pintype=pas
}
P 52000 49800 52000 49600 1 0 0
{
T 52050 49650 5 8 0 1 90 2 1
pinnumber=2
T 51950 49650 5 8 0 1 90 0 1
pinseq=2
T 52000 49600 9 8 0 1 90 8 1
pinlabel=2
T 52000 49600 5 8 0 1 90 6 1
pintype=pas
}
L 52200 49300 51800 49300 3 0 0 0 -1 -1
L 52200 49400 51800 49400 3 0 0 0 -1 -1
L 52000 49600 52000 49400 3 0 0 0 -1 -1
L 52000 49300 52000 49100 3 0 0 0 -1 -1
T 52500 49100 5 10 0 0 90 2 1
device=CAPACITOR
T 52300 49100 8 10 0 1 90 2 1
refdes=C?
T 53100 49100 5 10 0 0 90 2 1
description=capacitor
T 52900 49100 5 10 0 0 90 2 1
numslots=0
T 52700 49100 5 10 0 0 90 2 1
symversion=0.1
]
{
T 52500 49100 5 10 0 0 90 2 1
device=CAPACITOR
T 52700 49100 5 10 0 0 90 2 1
symversion=0.1
T 51800 48900 5 10 0 0 0 6 1
footprint=0402
T 51700 49800 5 10 1 1 180 6 1
refdes=C5
T 52000 49100 5 10 1 1 0 6 1
value=0.1uF
}
C 51900 48600 1 0 0 EMBEDDEDgnd-1.sym
[
P 52000 48700 52000 48900 1 0 1
{
T 52058 48761 5 4 0 1 0 0 1
pinnumber=1
T 52058 48761 5 4 0 0 0 0 1
pinseq=1
T 52058 48761 5 4 0 1 0 0 1
pinlabel=1
T 52058 48761 5 4 0 1 0 0 1
pintype=pwr
}
L 51900 48700 52100 48700 3 0 0 0 -1 -1
L 51955 48650 52045 48650 3 0 0 0 -1 -1
L 51980 48610 52020 48610 3 0 0 0 -1 -1
T 52200 48650 8 10 0 0 0 0 1
net=GND:1
]
N 52500 46900 53200 46900 4
N 53200 46900 53200 47600 4
N 48200 48000 47300 48000 4
N 47300 48000 47300 47500 4
N 49300 47300 48200 47300 4
N 48200 47300 48200 48000 4
C 41600 49100 1 180 1 EMBEDDEDSI2305.sym
[
L 41850 48500 42100 48500 3 0 0 0 -1 -1
L 41850 48900 42100 48900 3 0 0 0 -1 -1
L 41900 48750 42000 48700 3 0 0 0 -1 -1
L 41900 48650 42000 48700 3 0 0 0 -1 -1
P 41600 48900 41800 48900 1 0 0
{
T 41600 48800 5 10 0 1 180 6 1
pinnumber=G
T 41600 48800 9 10 1 1 180 6 1
pinlabel=G
T 41600 48800 5 10 0 0 180 6 1
pinseq=2
T 41600 48800 5 10 0 0 180 6 1
pintype=pas
}
P 42100 48500 42100 48300 1 0 1
{
T 41900 48400 5 10 0 1 180 6 1
pinnumber=D
T 41900 48400 9 10 1 1 180 6 1
pinlabel=D
T 41900 48400 5 10 0 0 180 6 1
pinseq=1
T 41900 48400 5 10 0 0 180 6 1
pintype=pas
}
P 42100 48900 42100 49100 1 0 1
{
T 41900 49100 5 10 0 1 180 6 1
pinnumber=S
T 41900 49100 9 10 1 1 180 6 1
pinlabel=S
T 41900 49100 5 10 0 0 180 6 1
pinseq=3
T 41900 49100 5 10 0 0 180 6 1
pintype=pas
}
L 41850 48425 41850 48575 3 0 0 0 -1 -1
L 41850 48625 41850 48775 3 0 0 0 -1 -1
L 41850 48825 41850 48975 3 0 0 0 -1 -1
L 41800 48500 41800 48900 3 0 0 0 -1 -1
L 41850 48700 42000 48700 3 0 0 0 -1 -1
L 42000 48700 42000 48900 3 0 0 0 -1 -1
L 42300 48600 42200 48700 3 0 0 0 -1 -1
L 42100 48600 42200 48700 3 0 0 0 -1 -1
L 42300 48600 42100 48600 3 0 0 0 -1 -1
L 42300 48700 42100 48700 3 0 0 0 -1 -1
L 42200 48700 42200 48900 3 0 0 0 -1 -1
L 42200 48500 42200 48600 3 0 0 0 -1 -1
L 42100 48500 42200 48500 3 0 0 0 -1 -1
L 42100 48900 42200 48900 3 0 0 0 -1 -1
T 42200 48600 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 42200 48600 5 10 0 0 180 6 1
numslots=0
T 42200 48600 5 10 0 0 180 6 1
description=generic P channel MOS transistor (enhancement type)
T 42300 48500 8 10 0 1 180 6 1
refdes=Q?
]
{
T 42200 48600 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 42300 48900 5 10 1 1 180 6 1
refdes=Q1
T 41600 49100 5 10 0 1 180 6 1
footprint=Si2305
T 41800 49800 5 10 1 1 180 6 1
value=SI2301CDS
}
N 43200 48200 42100 48200 4
N 42100 48200 42100 48300 4
C 41900 49100 1 0 0 EMBEDDEDvcc-1.sym
[
P 42100 49100 42100 49300 1 0 0
{
T 42150 49150 5 6 0 1 0 0 1
pinnumber=1
T 42150 49150 5 6 0 0 0 0 1
pinseq=1
T 42150 49150 5 6 0 1 0 0 1
pinlabel=1
T 42150 49150 5 6 0 1 0 0 1
pintype=pwr
}
L 41950 49300 42250 49300 3 0 0 0 -1 -1
T 41975 49350 9 8 1 0 0 0 1
Vcc
T 42350 49300 8 10 0 0 0 0 1
net=Vcc:1
]
N 49300 45400 41600 45400 4
N 41600 45400 41600 48900 4
C 55800 47100 1 0 0 EMBEDDEDvcc-1.sym
[
P 56000 47100 56000 47300 1 0 0
{
T 56050 47150 5 6 0 1 0 0 1
pinnumber=1
T 56050 47150 5 6 0 0 0 0 1
pinseq=1
T 56050 47150 5 6 0 1 0 0 1
pinlabel=1
T 56050 47150 5 6 0 1 0 0 1
pintype=pwr
}
L 55850 47300 56150 47300 3 0 0 0 -1 -1
T 55875 47350 9 8 1 0 0 0 1
Vcc
T 56250 47300 8 10 0 0 0 0 1
net=Vcc:1
]
N 53500 49800 53500 48500 4
C 48900 43500 1 90 0 EMBEDDEDresistor-2.sym
[
P 48800 44400 48800 44250 1 0 0
{
T 48750 44300 5 8 0 1 90 0 1
pinnumber=2
T 48750 44300 5 8 0 0 90 0 1
pinseq=2
T 48750 44300 5 8 0 1 90 0 1
pinlabel=2
T 48750 44300 5 8 0 1 90 0 1
pintype=pas
}
P 48800 43500 48800 43650 1 0 0
{
T 48750 43600 5 8 0 1 90 0 1
pinnumber=1
T 48750 43600 5 8 0 0 90 0 1
pinseq=1
T 48750 43600 5 8 0 1 90 0 1
pinlabel=1
T 48750 43600 5 8 0 1 90 0 1
pintype=pas
}
B 48700 43650 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48550 43900 5 10 0 0 90 0 1
device=RESISTOR
T 48600 43700 8 10 0 1 90 0 1
refdes=R?
]
{
T 48550 43900 5 10 0 0 90 0 1
device=RESISTOR
T 48800 44200 5 10 1 1 180 0 1
refdes=R5
T 48900 43500 5 10 0 0 0 0 1
footprint=0402
T 48900 43900 5 10 1 1 0 0 1
value=47k
}
C 49000 43500 1 90 1 led-1.sym
{
T 48400 42700 5 10 0 0 90 6 1
device=LED
T 48600 42700 5 10 1 1 90 6 1
refdes=LED1
T 48200 42700 5 10 0 0 90 6 1
symversion=0.1
T 49000 43500 5 10 0 0 0 0 1
footprint=0805
}
C 48700 42300 1 0 0 EMBEDDEDgnd-1.sym
[
P 48800 42400 48800 42600 1 0 1
{
T 48858 42461 5 4 0 1 0 0 1
pinnumber=1
T 48858 42461 5 4 0 0 0 0 1
pinseq=1
T 48858 42461 5 4 0 1 0 0 1
pinlabel=1
T 48858 42461 5 4 0 1 0 0 1
pintype=pwr
}
L 48700 42400 48900 42400 3 0 0 0 -1 -1
L 48755 42350 48845 42350 3 0 0 0 -1 -1
L 48780 42310 48820 42310 3 0 0 0 -1 -1
T 49000 42350 8 10 0 0 0 0 1
net=GND:1
]
