{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588445145173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588445145174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 15:45:44 2020 " "Processing started: Sat May 02 15:45:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588445145174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1588445145174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dec3_to_8 -c dec3_to_8 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dec3_to_8 -c dec3_to_8 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1588445145174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1588445146618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1588445146619 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(15) " "VHDL syntax error at dec3_to_8.vhd(15) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(16) " "VHDL syntax error at dec3_to_8.vhd(16) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(17) " "VHDL syntax error at dec3_to_8.vhd(17) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(18) " "VHDL syntax error at dec3_to_8.vhd(18) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(19) " "VHDL syntax error at dec3_to_8.vhd(19) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(20) " "VHDL syntax error at dec3_to_8.vhd(20) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(21) " "VHDL syntax error at dec3_to_8.vhd(21) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \",\" dec3_to_8.vhd(22) " "VHDL syntax error at dec3_to_8.vhd(22) near text \"=\";  expecting \";\", or \",\"" {  } { { "dec3_to_8.vhd" "" { Text "C:/intelFPGA_lite/17.1/dec3_to_8/dec3_to_8.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1588445165517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_to_8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dec3_to_8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588445165518 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588445165613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 02 15:46:05 2020 " "Processing ended: Sat May 02 15:46:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588445165613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588445165613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588445165613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588445165613 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 10 s 1  " "Quartus Prime Flow was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588445166220 ""}
