{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 02:24:07 2018 " "Info: Processing started: Sat Jan 06 02:24:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_single -c CPU_single --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_single -c CPU_single --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[0\]_239 " "Warning: Node \"ALU:inst1\|data_bus\[0\]_239\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[0\] " "Warning: Node \"ALU:inst1\|data_bus\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[6\] " "Warning: Node \"RAM:inst21\|s\[6\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[0\]_10365 " "Warning: Node \"RAM:inst21\|s\[0\]_10365\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[7\] " "Warning: Node \"RAM:inst21\|s\[7\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[4\] " "Warning: Node \"RAM:inst21\|s\[4\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[5\] " "Warning: Node \"RAM:inst21\|s\[5\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[0\] " "Warning: Node \"temp:temp_B\|s\[0\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[0\] " "Warning: Node \"temp:temp_A\|s\[0\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[8\] " "Warning: Node \"ALU:inst1\|data_bus\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[0\] " "Warning: Node \"RAM:inst21\|s\[0\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[1\] " "Warning: Node \"RAM:inst21\|s\[1\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[3\] " "Warning: Node \"RAM:inst21\|s\[3\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[2\] " "Warning: Node \"RAM:inst21\|s\[2\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[1\] " "Warning: Node \"temp:temp_B\|s\[1\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[3\] " "Warning: Node \"ALU:inst1\|data_bus\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[2\] " "Warning: Node \"ALU:inst1\|data_bus\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[1\] " "Warning: Node \"ALU:inst1\|data_bus\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[4\] " "Warning: Node \"ALU:inst1\|data_bus\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[6\] " "Warning: Node \"ALU:inst1\|data_bus\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[5\] " "Warning: Node \"ALU:inst1\|data_bus\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[7\] " "Warning: Node \"ALU:inst1\|data_bus\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[3\] " "Warning: Node \"temp:temp_B\|s\[3\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[2\] " "Warning: Node \"temp:temp_B\|s\[2\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[4\] " "Warning: Node \"temp:temp_B\|s\[4\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[6\] " "Warning: Node \"temp:temp_B\|s\[6\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[5\] " "Warning: Node \"temp:temp_B\|s\[5\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[2\] " "Warning: Node \"temp:temp_A\|s\[2\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[4\] " "Warning: Node \"temp:temp_A\|s\[4\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[6\] " "Warning: Node \"temp:temp_A\|s\[6\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[7\] " "Warning: Node \"temp:temp_B\|s\[7\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[7\] " "Warning: Node \"temp:temp_A\|s\[7\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[3\] " "Warning: Node \"temp:temp_A\|s\[3\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[1\] " "Warning: Node \"temp:temp_A\|s\[1\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[5\] " "Warning: Node \"temp:temp_A\|s\[5\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "49 " "Warning: Found 49 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[7\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[7\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[5\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[5\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[6\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[6\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[4\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[4\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[1\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[1\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[2\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[2\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[3\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[3\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[2\] " "Info: Detected ripple clock \"RAM:inst21\|s\[2\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[3\] " "Info: Detected ripple clock \"RAM:inst21\|s\[3\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[1\] " "Info: Detected ripple clock \"RAM:inst21\|s\[1\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[0\] " "Info: Detected ripple clock \"RAM:inst21\|s\[0\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[8\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[8\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[5\] " "Info: Detected ripple clock \"RAM:inst21\|s\[5\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[4\] " "Info: Detected ripple clock \"RAM:inst21\|s\[4\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[7\] " "Info: Detected ripple clock \"RAM:inst21\|s\[7\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[0\]_10365 " "Info: Detected ripple clock \"RAM:inst21\|s\[0\]_10365\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[0\]_10365" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[6\] " "Info: Detected ripple clock \"RAM:inst21\|s\[6\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[0\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[0\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[0\]_239 " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[0\]_239\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[0\]_239" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|LOD_SA~7 " "Info: Detected gated clock \"console:inst2\|LOD_SA~7\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 11 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|LOD_SA~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|LOD_SB~5 " "Info: Detected gated clock \"console:inst2\|LOD_SB~5\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 11 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|LOD_SB~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temp:temp_A\|s\[7\]~8 " "Info: Detected gated clock \"temp:temp_A\|s\[7\]~8\" as buffer" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp:temp_A\|s\[7\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temp:temp_B\|s\[7\]~8 " "Info: Detected gated clock \"temp:temp_B\|s\[7\]~8\" as buffer" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp:temp_B\|s\[7\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|MADD\[0\]~6 " "Info: Detected gated clock \"console:inst2\|MADD\[0\]~6\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 15 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|MADD\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux3_1:inst6\|Equal1~0 " "Info: Detected gated clock \"mux3_1:inst6\|Equal1~0\" as buffer" {  } { { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux3_1:inst6\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~1 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~1\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~2 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~2\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|CS~11 " "Info: Detected gated clock \"console:inst2\|CS~11\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|CS~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst1\|data_bus\[8\]~93 " "Info: Detected gated clock \"ALU:inst1\|data_bus\[8\]~93\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[8\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal0~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal0~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 21 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[2\]~10 " "Info: Detected gated clock \"RAM:inst21\|dout\[2\]~10\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[2\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[3\]~11 " "Info: Detected gated clock \"RAM:inst21\|dout\[3\]~11\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal2~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal2~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal1~1 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal1~1\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 26 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[0\]~8 " "Info: Detected gated clock \"RAM:inst21\|dout\[0\]~8\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[1\]~9 " "Info: Detected gated clock \"RAM:inst21\|dout\[1\]~9\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~3 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~3\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~0 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal8~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal8~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 61 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|process_0~3 " "Info: Detected gated clock \"console:inst2\|process_0~3\" as buffer" {  } { { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|process_0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[5\]~13 " "Info: Detected gated clock \"RAM:inst21\|dout\[5\]~13\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[5\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[4\]~14 " "Info: Detected gated clock \"RAM:inst21\|dout\[4\]~14\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[4\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal0~1 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal0~1\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 21 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "console:inst2\|cnt\[0\] " "Info: Detected ripple clock \"console:inst2\|cnt\[0\]\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|MADD\[0\]~2 " "Info: Detected gated clock \"console:inst2\|MADD\[0\]~2\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 15 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|MADD\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal1~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal1~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 26 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|process_1~4 " "Info: Detected gated clock \"console:inst2\|process_1~4\" as buffer" {  } { { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|process_1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|LOD_SA~6 " "Info: Detected gated clock \"console:inst2\|LOD_SA~6\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 11 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|LOD_SA~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[6\]~12 " "Info: Detected gated clock \"RAM:inst21\|dout\[6\]~12\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[6\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register console:inst2\|cnt\[0\] register RAM:inst21\|mem\[206\]\[2\] 23.23 MHz 43.04 ns Internal " "Info: Clock \"clk\" has Internal fmax of 23.23 MHz between source register \"console:inst2\|cnt\[0\]\" and destination register \"RAM:inst21\|mem\[206\]\[2\]\" (period= 43.04 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.041 ns + Longest register register " "Info: + Longest register to register delay is 20.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns console:inst2\|cnt\[0\] 1 REG LCFF_X30_Y9_N15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y9_N15; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(0.202 ns) 2.567 ns console:inst2\|MADD\[1\]~4 2 COMB LCCOMB_X16_Y9_N26 1 " "Info: 2: + IC(2.365 ns) + CELL(0.202 ns) = 2.567 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 1; COMB Node = 'console:inst2\|MADD\[1\]~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { console:inst2|cnt[0] console:inst2|MADD[1]~4 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 3.139 ns console:inst2\|MADD\[1\]~5 3 COMB LCCOMB_X16_Y9_N10 380 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X16_Y9_N10; Fanout = 380; COMB Node = 'console:inst2\|MADD\[1\]~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { console:inst2|MADD[1]~4 console:inst2|MADD[1]~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.206 ns) 3.784 ns mux3_1:inst6\|dout\[4\]~24 4 COMB LCCOMB_X16_Y9_N14 1 " "Info: 4: + IC(0.439 ns) + CELL(0.206 ns) = 3.784 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 1; COMB Node = 'mux3_1:inst6\|dout\[4\]~24'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { console:inst2|MADD[1]~5 mux3_1:inst6|dout[4]~24 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.319 ns) 4.481 ns mux3_1:inst6\|dout\[4\]~25 5 COMB LCCOMB_X16_Y9_N12 280 " "Info: 5: + IC(0.378 ns) + CELL(0.319 ns) = 4.481 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 280; COMB Node = 'mux3_1:inst6\|dout\[4\]~25'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { mux3_1:inst6|dout[4]~24 mux3_1:inst6|dout[4]~25 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(0.589 ns) 8.657 ns RAM:inst21\|Mux5~62 6 COMB LCCOMB_X25_Y11_N6 1 " "Info: 6: + IC(3.587 ns) + CELL(0.589 ns) = 8.657 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'RAM:inst21\|Mux5~62'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.176 ns" { mux3_1:inst6|dout[4]~25 RAM:inst21|Mux5~62 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.206 ns) 9.975 ns RAM:inst21\|Mux5~63 7 COMB LCCOMB_X24_Y7_N20 1 " "Info: 7: + IC(1.112 ns) + CELL(0.206 ns) = 9.975 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'RAM:inst21\|Mux5~63'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { RAM:inst21|Mux5~62 RAM:inst21|Mux5~63 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.624 ns) 11.296 ns RAM:inst21\|Mux5~71 8 COMB LCCOMB_X23_Y7_N18 1 " "Info: 8: + IC(0.697 ns) + CELL(0.624 ns) = 11.296 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 1; COMB Node = 'RAM:inst21\|Mux5~71'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { RAM:inst21|Mux5~63 RAM:inst21|Mux5~71 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.370 ns) 12.796 ns RAM:inst21\|Mux5~72 9 COMB LCCOMB_X22_Y9_N30 1 " "Info: 9: + IC(1.130 ns) + CELL(0.370 ns) = 12.796 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'RAM:inst21\|Mux5~72'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { RAM:inst21|Mux5~71 RAM:inst21|Mux5~72 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.206 ns) 14.046 ns RAM:inst21\|Mux5~83 10 COMB LCCOMB_X22_Y9_N16 1 " "Info: 10: + IC(1.044 ns) + CELL(0.206 ns) = 14.046 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 1; COMB Node = 'RAM:inst21\|Mux5~83'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { RAM:inst21|Mux5~72 RAM:inst21|Mux5~83 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.206 ns) 14.929 ns RAM:inst21\|Mux5~126 11 COMB LCCOMB_X22_Y9_N14 1 " "Info: 11: + IC(0.677 ns) + CELL(0.206 ns) = 14.929 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 1; COMB Node = 'RAM:inst21\|Mux5~126'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { RAM:inst21|Mux5~83 RAM:inst21|Mux5~126 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 15.670 ns RAM:inst21\|Mux5~169 12 COMB LCCOMB_X22_Y9_N6 38 " "Info: 12: + IC(0.375 ns) + CELL(0.366 ns) = 15.670 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 38; COMB Node = 'RAM:inst21\|Mux5~169'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { RAM:inst21|Mux5~126 RAM:inst21|Mux5~169 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 16.264 ns RAM:inst21\|to_bus\[2\]~23 13 COMB LCCOMB_X22_Y9_N12 209 " "Info: 13: + IC(0.388 ns) + CELL(0.206 ns) = 16.264 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 209; COMB Node = 'RAM:inst21\|to_bus\[2\]~23'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { RAM:inst21|Mux5~169 RAM:inst21|to_bus[2]~23 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.463 ns) + CELL(0.206 ns) 19.933 ns RAM:inst21\|mem\[206\]\[2\]~feeder 14 COMB LCCOMB_X3_Y15_N4 1 " "Info: 14: + IC(3.463 ns) + CELL(0.206 ns) = 19.933 ns; Loc. = LCCOMB_X3_Y15_N4; Fanout = 1; COMB Node = 'RAM:inst21\|mem\[206\]\[2\]~feeder'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { RAM:inst21|to_bus[2]~23 RAM:inst21|mem[206][2]~feeder } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.041 ns RAM:inst21\|mem\[206\]\[2\] 15 REG LCFF_X3_Y15_N5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 20.041 ns; Loc. = LCFF_X3_Y15_N5; Fanout = 2; REG Node = 'RAM:inst21\|mem\[206\]\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { RAM:inst21|mem[206][2]~feeder RAM:inst21|mem[206][2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.020 ns ( 20.06 % ) " "Info: Total cell delay = 4.020 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.021 ns ( 79.94 % ) " "Info: Total interconnect delay = 16.021 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "20.041 ns" { console:inst2|cnt[0] console:inst2|MADD[1]~4 console:inst2|MADD[1]~5 mux3_1:inst6|dout[4]~24 mux3_1:inst6|dout[4]~25 RAM:inst21|Mux5~62 RAM:inst21|Mux5~63 RAM:inst21|Mux5~71 RAM:inst21|Mux5~72 RAM:inst21|Mux5~83 RAM:inst21|Mux5~126 RAM:inst21|Mux5~169 RAM:inst21|to_bus[2]~23 RAM:inst21|mem[206][2]~feeder RAM:inst21|mem[206][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "20.041 ns" { console:inst2|cnt[0] {} console:inst2|MADD[1]~4 {} console:inst2|MADD[1]~5 {} mux3_1:inst6|dout[4]~24 {} mux3_1:inst6|dout[4]~25 {} RAM:inst21|Mux5~62 {} RAM:inst21|Mux5~63 {} RAM:inst21|Mux5~71 {} RAM:inst21|Mux5~72 {} RAM:inst21|Mux5~83 {} RAM:inst21|Mux5~126 {} RAM:inst21|Mux5~169 {} RAM:inst21|to_bus[2]~23 {} RAM:inst21|mem[206][2]~feeder {} RAM:inst21|mem[206][2] {} } { 0.000ns 2.365ns 0.366ns 0.439ns 0.378ns 3.587ns 1.112ns 0.697ns 1.130ns 1.044ns 0.677ns 0.375ns 0.388ns 3.463ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.319ns 0.589ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.215 ns - Smallest " "Info: - Smallest clock skew is -1.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.859 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2081 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2081; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.859 ns RAM:inst21\|mem\[206\]\[2\] 3 REG LCFF_X3_Y15_N5 2 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.859 ns; Loc. = LCFF_X3_Y15_N5; Fanout = 2; REG Node = 'RAM:inst21\|mem\[206\]\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl RAM:inst21|mem[206][2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.17 % ) " "Info: Total cell delay = 1.806 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 36.83 % ) " "Info: Total interconnect delay = 1.053 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl RAM:inst21|mem[206][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:inst21|mem[206][2] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.074 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.666 ns) 4.074 ns console:inst2\|cnt\[0\] 2 REG LCFF_X30_Y9_N15 12 " "Info: 2: + IC(2.268 ns) + CELL(0.666 ns) = 4.074 ns; Loc. = LCFF_X30_Y9_N15; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 44.33 % ) " "Info: Total cell delay = 1.806 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 55.67 % ) " "Info: Total interconnect delay = 2.268 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.074 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} } { 0.000ns 0.000ns 2.268ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl RAM:inst21|mem[206][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:inst21|mem[206][2] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.074 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} } { 0.000ns 0.000ns 2.268ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "20.041 ns" { console:inst2|cnt[0] console:inst2|MADD[1]~4 console:inst2|MADD[1]~5 mux3_1:inst6|dout[4]~24 mux3_1:inst6|dout[4]~25 RAM:inst21|Mux5~62 RAM:inst21|Mux5~63 RAM:inst21|Mux5~71 RAM:inst21|Mux5~72 RAM:inst21|Mux5~83 RAM:inst21|Mux5~126 RAM:inst21|Mux5~169 RAM:inst21|to_bus[2]~23 RAM:inst21|mem[206][2]~feeder RAM:inst21|mem[206][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "20.041 ns" { console:inst2|cnt[0] {} console:inst2|MADD[1]~4 {} console:inst2|MADD[1]~5 {} mux3_1:inst6|dout[4]~24 {} mux3_1:inst6|dout[4]~25 {} RAM:inst21|Mux5~62 {} RAM:inst21|Mux5~63 {} RAM:inst21|Mux5~71 {} RAM:inst21|Mux5~72 {} RAM:inst21|Mux5~83 {} RAM:inst21|Mux5~126 {} RAM:inst21|Mux5~169 {} RAM:inst21|to_bus[2]~23 {} RAM:inst21|mem[206][2]~feeder {} RAM:inst21|mem[206][2] {} } { 0.000ns 2.365ns 0.366ns 0.439ns 0.378ns 3.587ns 1.112ns 0.697ns 1.130ns 1.044ns 0.677ns 0.375ns 0.388ns 3.463ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.319ns 0.589ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl RAM:inst21|mem[206][2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:inst21|mem[206][2] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.074 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} } { 0.000ns 0.000ns 2.268ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 156 " "Warning: Circuit may not operate. Detected 156 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "GPR_group:inst11\|reg:C\|s\[3\] temp:temp_B\|s\[3\] clk 13.251 ns " "Info: Found hold time violation between source  pin or register \"GPR_group:inst11\|reg:C\|s\[3\]\" and destination pin or register \"temp:temp_B\|s\[3\]\" for clock \"clk\" (Hold time is 13.251 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "19.236 ns + Largest " "Info: + Largest clock skew is 19.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.064 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.970 ns) 4.378 ns console:inst2\|cnt\[0\] 2 REG LCFF_X30_Y9_N15 12 " "Info: 2: + IC(2.268 ns) + CELL(0.970 ns) = 4.378 ns; Loc. = LCFF_X30_Y9_N15; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.238 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.370 ns) 5.215 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X30_Y9_N24 4 " "Info: 3: + IC(0.467 ns) + CELL(0.370 ns) = 5.215 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.206 ns) 7.580 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X16_Y9_N16 11 " "Info: 4: + IC(2.159 ns) + CELL(0.206 ns) = 7.580 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.206 ns) 9.973 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X31_Y9_N10 5 " "Info: 5: + IC(2.187 ns) + CELL(0.206 ns) = 9.973 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 10.584 ns console:inst2\|process_1~4 6 COMB LCCOMB_X31_Y9_N14 1 " "Info: 6: + IC(0.405 ns) + CELL(0.206 ns) = 10.584 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 11.336 ns console:inst2\|process_1~5 7 COMB LCCOMB_X31_Y9_N16 5 " "Info: 7: + IC(0.382 ns) + CELL(0.370 ns) = 11.336 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.370 ns) 12.104 ns console:inst2\|WE~5 8 COMB LCCOMB_X31_Y9_N30 2 " "Info: 8: + IC(0.398 ns) + CELL(0.370 ns) = 12.104 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.206 ns) 12.919 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X30_Y9_N18 10 " "Info: 9: + IC(0.609 ns) + CELL(0.206 ns) = 12.919 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.206 ns) 13.890 ns ALU:inst1\|data_bus\[3\] 10 REG LCCOMB_X29_Y9_N20 20 " "Info: 10: + IC(0.765 ns) + CELL(0.206 ns) = 13.890 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 20; REG Node = 'ALU:inst1\|data_bus\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.534 ns) 14.859 ns decoder_comm:inst32\|JZ~2 11 COMB LCCOMB_X29_Y9_N0 1 " "Info: 11: + IC(0.435 ns) + CELL(0.534 ns) = 14.859 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~2'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 15.852 ns decoder_comm:inst32\|JZ~3 12 COMB LCCOMB_X29_Y9_N28 1 " "Info: 12: + IC(0.369 ns) + CELL(0.624 ns) = 15.852 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 16.422 ns console:inst2\|process_0~4 13 COMB LCCOMB_X29_Y9_N30 7 " "Info: 13: + IC(0.364 ns) + CELL(0.206 ns) = 16.422 ns; Loc. = LCCOMB_X29_Y9_N30; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 18.150 ns console:inst2\|CS~11 14 COMB LCCOMB_X31_Y9_N24 2 " "Info: 14: + IC(1.104 ns) + CELL(0.624 ns) = 18.150 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 18.904 ns temp:temp_B\|s\[7\]~8 15 COMB LCCOMB_X31_Y9_N26 1 " "Info: 15: + IC(0.388 ns) + CELL(0.366 ns) = 18.904 ns; Loc. = LCCOMB_X31_Y9_N26; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.000 ns) 20.396 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB CLKCTRL_G4 8 " "Info: 16: + IC(1.492 ns) + CELL(0.000 ns) = 20.396 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.206 ns) 22.064 ns temp:temp_B\|s\[3\] 17 REG LCCOMB_X28_Y2_N20 10 " "Info: 17: + IC(1.462 ns) + CELL(0.206 ns) = 22.064 ns; Loc. = LCCOMB_X28_Y2_N20; Fanout = 10; REG Node = 'temp:temp_B\|s\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.810 ns ( 30.86 % ) " "Info: Total cell delay = 6.810 ns ( 30.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.254 ns ( 69.14 % ) " "Info: Total interconnect delay = 15.254 ns ( 69.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2081 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2081; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 2.828 ns GPR_group:inst11\|reg:C\|s\[3\] 3 REG LCFF_X18_Y12_N25 3 " "Info: 3: + IC(0.883 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X18_Y12_N25; Fanout = 3; REG Node = 'GPR_group:inst11\|reg:C\|s\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk~clkctrl GPR_group:inst11|reg:C|s[3] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.86 % ) " "Info: Total cell delay = 1.806 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 36.14 % ) " "Info: Total interconnect delay = 1.022 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl GPR_group:inst11|reg:C|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} GPR_group:inst11|reg:C|s[3] {} } { 0.000ns 0.000ns 0.139ns 0.883ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl GPR_group:inst11|reg:C|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} GPR_group:inst11|reg:C|s[3] {} } { 0.000ns 0.000ns 0.139ns 0.883ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.681 ns - Shortest register register " "Info: - Shortest register to register delay is 5.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPR_group:inst11\|reg:C\|s\[3\] 1 REG LCFF_X18_Y12_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N25; Fanout = 3; REG Node = 'GPR_group:inst11\|reg:C\|s\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_group:inst11|reg:C|s[3] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns GPR_group:inst11\|mux4_3_1:inst4\|dout\[3\]~16 2 COMB LCCOMB_X18_Y12_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'GPR_group:inst11\|mux4_3_1:inst4\|dout\[3\]~16'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { GPR_group:inst11|reg:C|s[3] GPR_group:inst11|mux4_3_1:inst4|dout[3]~16 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 1.083 ns GPR_group:inst11\|mux4_3_1:inst4\|dout\[3\]~17 3 COMB LCCOMB_X18_Y12_N30 2 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 1.083 ns; Loc. = LCCOMB_X18_Y12_N30; Fanout = 2; COMB Node = 'GPR_group:inst11\|mux4_3_1:inst4\|dout\[3\]~17'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { GPR_group:inst11|mux4_3_1:inst4|dout[3]~16 GPR_group:inst11|mux4_3_1:inst4|dout[3]~17 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.238 ns) + CELL(0.370 ns) 4.691 ns temp:temp_B\|s\[3\]~13 4 COMB LCCOMB_X28_Y2_N28 1 " "Info: 4: + IC(3.238 ns) + CELL(0.370 ns) = 4.691 ns; Loc. = LCCOMB_X28_Y2_N28; Fanout = 1; COMB Node = 'temp:temp_B\|s\[3\]~13'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { GPR_group:inst11|mux4_3_1:inst4|dout[3]~17 temp:temp_B|s[3]~13 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 5.681 ns temp:temp_B\|s\[3\] 5 REG LCCOMB_X28_Y2_N20 10 " "Info: 5: + IC(0.366 ns) + CELL(0.624 ns) = 5.681 ns; Loc. = LCCOMB_X28_Y2_N20; Fanout = 10; REG Node = 'temp:temp_B\|s\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { temp:temp_B|s[3]~13 temp:temp_B|s[3] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.706 ns ( 30.03 % ) " "Info: Total cell delay = 1.706 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 69.97 % ) " "Info: Total interconnect delay = 3.975 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { GPR_group:inst11|reg:C|s[3] GPR_group:inst11|mux4_3_1:inst4|dout[3]~16 GPR_group:inst11|mux4_3_1:inst4|dout[3]~17 temp:temp_B|s[3]~13 temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { GPR_group:inst11|reg:C|s[3] {} GPR_group:inst11|mux4_3_1:inst4|dout[3]~16 {} GPR_group:inst11|mux4_3_1:inst4|dout[3]~17 {} temp:temp_B|s[3]~13 {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 0.371ns 3.238ns 0.366ns } { 0.000ns 0.393ns 0.319ns 0.370ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl GPR_group:inst11|reg:C|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} GPR_group:inst11|reg:C|s[3] {} } { 0.000ns 0.000ns 0.139ns 0.883ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { GPR_group:inst11|reg:C|s[3] GPR_group:inst11|mux4_3_1:inst4|dout[3]~16 GPR_group:inst11|mux4_3_1:inst4|dout[3]~17 temp:temp_B|s[3]~13 temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { GPR_group:inst11|reg:C|s[3] {} GPR_group:inst11|mux4_3_1:inst4|dout[3]~16 {} GPR_group:inst11|mux4_3_1:inst4|dout[3]~17 {} temp:temp_B|s[3]~13 {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 0.371ns 3.238ns 0.366ns } { 0.000ns 0.393ns 0.319ns 0.370ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp:temp_B\|s\[2\] std_in\[2\] reset 3.642 ns register " "Info: tsu for register \"temp:temp_B\|s\[2\]\" (data pin = \"std_in\[2\]\", clock pin = \"reset\") is 3.642 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.454 ns + Longest pin register " "Info: + Longest pin to register delay is 9.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns std_in\[2\] 1 PIN PIN_46 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_46; Fanout = 1; PIN Node = 'std_in\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[2] } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.770 ns) + CELL(0.646 ns) 8.411 ns temp:temp_B\|s\[2\]~14 2 COMB LCCOMB_X28_Y2_N10 1 " "Info: 2: + IC(6.770 ns) + CELL(0.646 ns) = 8.411 ns; Loc. = LCCOMB_X28_Y2_N10; Fanout = 1; COMB Node = 'temp:temp_B\|s\[2\]~14'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { std_in[2] temp:temp_B|s[2]~14 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.650 ns) 9.454 ns temp:temp_B\|s\[2\] 3 REG LCCOMB_X28_Y2_N22 10 " "Info: 3: + IC(0.393 ns) + CELL(0.650 ns) = 9.454 ns; Loc. = LCCOMB_X28_Y2_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { temp:temp_B|s[2]~14 temp:temp_B|s[2] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.291 ns ( 24.23 % ) " "Info: Total cell delay = 2.291 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.163 ns ( 75.77 % ) " "Info: Total interconnect delay = 7.163 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { std_in[2] temp:temp_B|s[2]~14 temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { std_in[2] {} std_in[2]~combout {} temp:temp_B|s[2]~14 {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 6.770ns 0.393ns } { 0.000ns 0.995ns 0.646ns 0.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.203 ns + " "Info: + Micro setup delay of destination is 1.203 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 7.015 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 7.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 CLK PIN_24 19 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 19; CLK Node = 'reset'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.624 ns) 3.855 ns temp:temp_B\|s\[7\]~8 2 COMB LCCOMB_X31_Y9_N26 1 " "Info: 2: + IC(2.101 ns) + CELL(0.624 ns) = 3.855 ns; Loc. = LCCOMB_X31_Y9_N26; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { reset temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.000 ns) 5.347 ns temp:temp_B\|s\[7\]~8clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.492 ns) + CELL(0.000 ns) = 5.347 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.206 ns) 7.015 ns temp:temp_B\|s\[2\] 4 REG LCCOMB_X28_Y2_N22 10 " "Info: 4: + IC(1.462 ns) + CELL(0.206 ns) = 7.015 ns; Loc. = LCCOMB_X28_Y2_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 27.94 % ) " "Info: Total cell delay = 1.960 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.055 ns ( 72.06 % ) " "Info: Total interconnect delay = 5.055 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.015 ns" { reset temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.015 ns" { reset {} reset~combout {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.101ns 1.492ns 1.462ns } { 0.000ns 1.130ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { std_in[2] temp:temp_B|s[2]~14 temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { std_in[2] {} std_in[2]~combout {} temp:temp_B|s[2]~14 {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 6.770ns 0.393ns } { 0.000ns 0.995ns 0.646ns 0.650ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.015 ns" { reset temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.015 ns" { reset {} reset~combout {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.101ns 1.492ns 1.462ns } { 0.000ns 1.130ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk std_out\[2\] temp:temp_B\|s\[2\] 29.078 ns register " "Info: tco from clock \"clk\" to destination pin \"std_out\[2\]\" through register \"temp:temp_B\|s\[2\]\" is 29.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 22.064 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 22.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.970 ns) 4.378 ns console:inst2\|cnt\[0\] 2 REG LCFF_X30_Y9_N15 12 " "Info: 2: + IC(2.268 ns) + CELL(0.970 ns) = 4.378 ns; Loc. = LCFF_X30_Y9_N15; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.238 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.370 ns) 5.215 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X30_Y9_N24 4 " "Info: 3: + IC(0.467 ns) + CELL(0.370 ns) = 5.215 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.206 ns) 7.580 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X16_Y9_N16 11 " "Info: 4: + IC(2.159 ns) + CELL(0.206 ns) = 7.580 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.206 ns) 9.973 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X31_Y9_N10 5 " "Info: 5: + IC(2.187 ns) + CELL(0.206 ns) = 9.973 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 10.584 ns console:inst2\|process_1~4 6 COMB LCCOMB_X31_Y9_N14 1 " "Info: 6: + IC(0.405 ns) + CELL(0.206 ns) = 10.584 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 11.336 ns console:inst2\|process_1~5 7 COMB LCCOMB_X31_Y9_N16 5 " "Info: 7: + IC(0.382 ns) + CELL(0.370 ns) = 11.336 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.370 ns) 12.104 ns console:inst2\|WE~5 8 COMB LCCOMB_X31_Y9_N30 2 " "Info: 8: + IC(0.398 ns) + CELL(0.370 ns) = 12.104 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.206 ns) 12.919 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X30_Y9_N18 10 " "Info: 9: + IC(0.609 ns) + CELL(0.206 ns) = 12.919 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.206 ns) 13.890 ns ALU:inst1\|data_bus\[3\] 10 REG LCCOMB_X29_Y9_N20 20 " "Info: 10: + IC(0.765 ns) + CELL(0.206 ns) = 13.890 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 20; REG Node = 'ALU:inst1\|data_bus\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.534 ns) 14.859 ns decoder_comm:inst32\|JZ~2 11 COMB LCCOMB_X29_Y9_N0 1 " "Info: 11: + IC(0.435 ns) + CELL(0.534 ns) = 14.859 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~2'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 15.852 ns decoder_comm:inst32\|JZ~3 12 COMB LCCOMB_X29_Y9_N28 1 " "Info: 12: + IC(0.369 ns) + CELL(0.624 ns) = 15.852 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 16.422 ns console:inst2\|process_0~4 13 COMB LCCOMB_X29_Y9_N30 7 " "Info: 13: + IC(0.364 ns) + CELL(0.206 ns) = 16.422 ns; Loc. = LCCOMB_X29_Y9_N30; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 18.150 ns console:inst2\|CS~11 14 COMB LCCOMB_X31_Y9_N24 2 " "Info: 14: + IC(1.104 ns) + CELL(0.624 ns) = 18.150 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 18.904 ns temp:temp_B\|s\[7\]~8 15 COMB LCCOMB_X31_Y9_N26 1 " "Info: 15: + IC(0.388 ns) + CELL(0.366 ns) = 18.904 ns; Loc. = LCCOMB_X31_Y9_N26; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.000 ns) 20.396 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB CLKCTRL_G4 8 " "Info: 16: + IC(1.492 ns) + CELL(0.000 ns) = 20.396 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.206 ns) 22.064 ns temp:temp_B\|s\[2\] 17 REG LCCOMB_X28_Y2_N22 10 " "Info: 17: + IC(1.462 ns) + CELL(0.206 ns) = 22.064 ns; Loc. = LCCOMB_X28_Y2_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.810 ns ( 30.86 % ) " "Info: Total cell delay = 6.810 ns ( 30.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.254 ns ( 69.14 % ) " "Info: Total interconnect delay = 15.254 ns ( 69.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.014 ns + Longest register pin " "Info: + Longest register to pin delay is 7.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp:temp_B\|s\[2\] 1 REG LCCOMB_X28_Y2_N22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y2_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_B|s[2] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.758 ns) + CELL(3.256 ns) 7.014 ns std_out\[2\] 2 PIN PIN_168 0 " "Info: 2: + IC(3.758 ns) + CELL(3.256 ns) = 7.014 ns; Loc. = PIN_168; Fanout = 0; PIN Node = 'std_out\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { temp:temp_B|s[2] std_out[2] } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 46.42 % ) " "Info: Total cell delay = 3.256 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.758 ns ( 53.58 % ) " "Info: Total interconnect delay = 3.758 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { temp:temp_B|s[2] std_out[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { temp:temp_B|s[2] {} std_out[2] {} } { 0.000ns 3.758ns } { 0.000ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { temp:temp_B|s[2] std_out[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { temp:temp_B|s[2] {} std_out[2] {} } { 0.000ns 3.758ns } { 0.000ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp:temp_B\|s\[2\] reset clk 16.694 ns register " "Info: th for register \"temp:temp_B\|s\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is 16.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.064 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.970 ns) 4.378 ns console:inst2\|cnt\[0\] 2 REG LCFF_X30_Y9_N15 12 " "Info: 2: + IC(2.268 ns) + CELL(0.970 ns) = 4.378 ns; Loc. = LCFF_X30_Y9_N15; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.238 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.370 ns) 5.215 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X30_Y9_N24 4 " "Info: 3: + IC(0.467 ns) + CELL(0.370 ns) = 5.215 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.206 ns) 7.580 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X16_Y9_N16 11 " "Info: 4: + IC(2.159 ns) + CELL(0.206 ns) = 7.580 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.206 ns) 9.973 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X31_Y9_N10 5 " "Info: 5: + IC(2.187 ns) + CELL(0.206 ns) = 9.973 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 10.584 ns console:inst2\|process_1~4 6 COMB LCCOMB_X31_Y9_N14 1 " "Info: 6: + IC(0.405 ns) + CELL(0.206 ns) = 10.584 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 11.336 ns console:inst2\|process_1~5 7 COMB LCCOMB_X31_Y9_N16 5 " "Info: 7: + IC(0.382 ns) + CELL(0.370 ns) = 11.336 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.370 ns) 12.104 ns console:inst2\|WE~5 8 COMB LCCOMB_X31_Y9_N30 2 " "Info: 8: + IC(0.398 ns) + CELL(0.370 ns) = 12.104 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.206 ns) 12.919 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X30_Y9_N18 10 " "Info: 9: + IC(0.609 ns) + CELL(0.206 ns) = 12.919 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.206 ns) 13.890 ns ALU:inst1\|data_bus\[3\] 10 REG LCCOMB_X29_Y9_N20 20 " "Info: 10: + IC(0.765 ns) + CELL(0.206 ns) = 13.890 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 20; REG Node = 'ALU:inst1\|data_bus\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.534 ns) 14.859 ns decoder_comm:inst32\|JZ~2 11 COMB LCCOMB_X29_Y9_N0 1 " "Info: 11: + IC(0.435 ns) + CELL(0.534 ns) = 14.859 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~2'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 15.852 ns decoder_comm:inst32\|JZ~3 12 COMB LCCOMB_X29_Y9_N28 1 " "Info: 12: + IC(0.369 ns) + CELL(0.624 ns) = 15.852 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 16.422 ns console:inst2\|process_0~4 13 COMB LCCOMB_X29_Y9_N30 7 " "Info: 13: + IC(0.364 ns) + CELL(0.206 ns) = 16.422 ns; Loc. = LCCOMB_X29_Y9_N30; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 18.150 ns console:inst2\|CS~11 14 COMB LCCOMB_X31_Y9_N24 2 " "Info: 14: + IC(1.104 ns) + CELL(0.624 ns) = 18.150 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 18.904 ns temp:temp_B\|s\[7\]~8 15 COMB LCCOMB_X31_Y9_N26 1 " "Info: 15: + IC(0.388 ns) + CELL(0.366 ns) = 18.904 ns; Loc. = LCCOMB_X31_Y9_N26; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.000 ns) 20.396 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB CLKCTRL_G4 8 " "Info: 16: + IC(1.492 ns) + CELL(0.000 ns) = 20.396 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.206 ns) 22.064 ns temp:temp_B\|s\[2\] 17 REG LCCOMB_X28_Y2_N22 10 " "Info: 17: + IC(1.462 ns) + CELL(0.206 ns) = 22.064 ns; Loc. = LCCOMB_X28_Y2_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.810 ns ( 30.86 % ) " "Info: Total cell delay = 6.810 ns ( 30.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.254 ns ( 69.14 % ) " "Info: Total interconnect delay = 15.254 ns ( 69.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.370 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 CLK PIN_24 19 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 19; CLK Node = 'reset'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.370 ns) 4.327 ns temp:temp_B\|s\[2\]~14 2 COMB LCCOMB_X28_Y2_N10 1 " "Info: 2: + IC(2.827 ns) + CELL(0.370 ns) = 4.327 ns; Loc. = LCCOMB_X28_Y2_N10; Fanout = 1; COMB Node = 'temp:temp_B\|s\[2\]~14'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.197 ns" { reset temp:temp_B|s[2]~14 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.650 ns) 5.370 ns temp:temp_B\|s\[2\] 3 REG LCCOMB_X28_Y2_N22 10 " "Info: 3: + IC(0.393 ns) + CELL(0.650 ns) = 5.370 ns; Loc. = LCCOMB_X28_Y2_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[2\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { temp:temp_B|s[2]~14 temp:temp_B|s[2] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 40.04 % ) " "Info: Total cell delay = 2.150 ns ( 40.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.220 ns ( 59.96 % ) " "Info: Total interconnect delay = 3.220 ns ( 59.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { reset temp:temp_B|s[2]~14 temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.370 ns" { reset {} reset~combout {} temp:temp_B|s[2]~14 {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.827ns 0.393ns } { 0.000ns 1.130ns 0.370ns 0.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "22.064 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[3] decoder_comm:inst32|JZ~2 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "22.064 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[3] {} decoder_comm:inst32|JZ~2 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.268ns 0.467ns 2.159ns 2.187ns 0.405ns 0.382ns 0.398ns 0.609ns 0.765ns 0.435ns 0.369ns 0.364ns 1.104ns 0.388ns 1.492ns 1.462ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.370ns 0.206ns 0.206ns 0.534ns 0.624ns 0.206ns 0.624ns 0.366ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { reset temp:temp_B|s[2]~14 temp:temp_B|s[2] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.370 ns" { reset {} reset~combout {} temp:temp_B|s[2]~14 {} temp:temp_B|s[2] {} } { 0.000ns 0.000ns 2.827ns 0.393ns } { 0.000ns 1.130ns 0.370ns 0.650ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 02:24:12 2018 " "Info: Processing ended: Sat Jan 06 02:24:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
