|P1_BOARD_vga
VGA_HS <= VGA_SYNC:inst19.vga_hs
OSC_50 => clk_div_two:inst17.clock_50Mhz
OSC_50 => wr_memory:inst16.clk_d1
OSC_50 => square:inst21.clk_d1
OSC_50 => f_div:inst1.clkin
OSC_50 => ram64:inst14.clock
OSC_50 => Video_Memory:inst18.wrclock
KEY[0] => clk_div_two:inst17.nrst
KEY[0] => wr_memory:inst16.nrst
KEY[0] => square:inst21.nrst
KEY[0] => f_div:inst1.nrst
KEY[0] => game:GAME.nrst
KEY[0] => main_control:inst.nrst
KEY[0] => keytest_h_v2:inst7.nrst
KEY[0] => keypad:inst2.nrst
KEY[0] => kb_xy_module:inst8.nrst
KEY[0] => protocol_rx:inst4.nrst
KEY[0] => rx_module2:inst5.nrst
KEY[0] => protocol_tx:inst3.nrst
KEY[0] => tx_module:inst6.nrst
COL[0] => keypad:inst2.col[0]
COL[1] => keypad:inst2.col[1]
COL[2] => keypad:inst2.col[2]
COL[3] => keypad:inst2.col[3]
UART_RXD => rx_module2:inst5.rx
VGA_VS <= VGA_SYNC:inst19.vga_vs
VGA_BLANK <= VGA_SYNC:inst19.vga_blank
VGA_SYNC <= VGA_SYNC:inst19.vga_sync
VGA_CLK <= VGA_SYNC:inst19.vga_clk
UART_TXD <= tx_module:inst6.tx
LED_GREEN[0] <= main_control:inst.LED_WHITE
LED_GREEN[7] <= game:GAME.led_turn
LED_GREEN[6] <= game:GAME.led_test
LED_RED[0] <= main_control:inst.LED_ON
LED_RED[17] <= main_control:inst.LED_BLACK
ROW[0] <= keypad:inst2.row[0]
ROW[1] <= keypad:inst2.row[1]
ROW[2] <= keypad:inst2.row[2]
ROW[3] <= keypad:inst2.row[3]
VGA_B[0] <= VGA_SYNC:inst19.vga_b[0]
VGA_B[1] <= VGA_SYNC:inst19.vga_b[1]
VGA_B[2] <= VGA_SYNC:inst19.vga_b[2]
VGA_B[3] <= VGA_SYNC:inst19.vga_b[3]
VGA_B[4] <= VGA_SYNC:inst19.vga_b[4]
VGA_B[5] <= VGA_SYNC:inst19.vga_b[5]
VGA_B[6] <= VGA_SYNC:inst19.vga_b[6]
VGA_B[7] <= VGA_SYNC:inst19.vga_b[7]
VGA_B[8] <= VGA_SYNC:inst19.vga_b[8]
VGA_B[9] <= VGA_SYNC:inst19.vga_b[9]
VGA_G[0] <= VGA_SYNC:inst19.vga_g[0]
VGA_G[1] <= VGA_SYNC:inst19.vga_g[1]
VGA_G[2] <= VGA_SYNC:inst19.vga_g[2]
VGA_G[3] <= VGA_SYNC:inst19.vga_g[3]
VGA_G[4] <= VGA_SYNC:inst19.vga_g[4]
VGA_G[5] <= VGA_SYNC:inst19.vga_g[5]
VGA_G[6] <= VGA_SYNC:inst19.vga_g[6]
VGA_G[7] <= VGA_SYNC:inst19.vga_g[7]
VGA_G[8] <= VGA_SYNC:inst19.vga_g[8]
VGA_G[9] <= VGA_SYNC:inst19.vga_g[9]
VGA_R[0] <= VGA_SYNC:inst19.vga_r[0]
VGA_R[1] <= VGA_SYNC:inst19.vga_r[1]
VGA_R[2] <= VGA_SYNC:inst19.vga_r[2]
VGA_R[3] <= VGA_SYNC:inst19.vga_r[3]
VGA_R[4] <= VGA_SYNC:inst19.vga_r[4]
VGA_R[5] <= VGA_SYNC:inst19.vga_r[5]
VGA_R[6] <= VGA_SYNC:inst19.vga_r[6]
VGA_R[7] <= VGA_SYNC:inst19.vga_r[7]
VGA_R[8] <= VGA_SYNC:inst19.vga_r[8]
VGA_R[9] <= VGA_SYNC:inst19.vga_r[9]


|P1_BOARD_vga|VGA_SYNC:inst19
clock_25Mhz => vga_g[0]~reg0.CLK
clock_25Mhz => vga_g[1]~reg0.CLK
clock_25Mhz => vga_g[2]~reg0.CLK
clock_25Mhz => vga_g[3]~reg0.CLK
clock_25Mhz => vga_g[4]~reg0.CLK
clock_25Mhz => vga_g[5]~reg0.CLK
clock_25Mhz => vga_g[6]~reg0.CLK
clock_25Mhz => vga_g[7]~reg0.CLK
clock_25Mhz => vga_g[8]~reg0.CLK
clock_25Mhz => vga_g[9]~reg0.CLK
clock_25Mhz => vga_b[0]~reg0.CLK
clock_25Mhz => vga_b[1]~reg0.CLK
clock_25Mhz => vga_b[2]~reg0.CLK
clock_25Mhz => vga_b[3]~reg0.CLK
clock_25Mhz => vga_b[4]~reg0.CLK
clock_25Mhz => vga_b[5]~reg0.CLK
clock_25Mhz => vga_b[6]~reg0.CLK
clock_25Mhz => vga_b[7]~reg0.CLK
clock_25Mhz => vga_b[8]~reg0.CLK
clock_25Mhz => vga_b[9]~reg0.CLK
clock_25Mhz => vga_r[0]~reg0.CLK
clock_25Mhz => vga_r[1]~reg0.CLK
clock_25Mhz => vga_r[2]~reg0.CLK
clock_25Mhz => vga_r[3]~reg0.CLK
clock_25Mhz => vga_r[4]~reg0.CLK
clock_25Mhz => vga_r[5]~reg0.CLK
clock_25Mhz => vga_r[6]~reg0.CLK
clock_25Mhz => vga_r[7]~reg0.CLK
clock_25Mhz => vga_r[8]~reg0.CLK
clock_25Mhz => vga_r[9]~reg0.CLK
clock_25Mhz => vga_vs~reg0.CLK
clock_25Mhz => vga_hs~reg0.CLK
clock_25Mhz => blue_out.CLK
clock_25Mhz => green_out.CLK
clock_25Mhz => red_out.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
clock_25Mhz => vga_clk.DATAIN
color_in[0] => blue_out.IN1
color_in[1] => green_out.IN1
color_in[2] => red_out.IN1
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= vga_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= vga_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= vga_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= vga_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= vga_g[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= vga_g[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= <VCC>
vga_sync <= video_on.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= clock_25Mhz.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|clk_video:inst20
inclk => clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.inclk[0]
outclk <= clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.outclk


|P1_BOARD_vga|clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|P1_BOARD_vga|clk_div_two:inst17
clock_50Mhz => clk_int.CLK
nrst => clk_int.ACLR
clock_25MHz <= clk_int.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|Video_Memory:inst18
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
rdaddress[14] => altsyncram:altsyncram_component.address_b[14]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wraddress[14] => altsyncram:altsyncram_component.address_a[14]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component
wren_a => altsyncram_4jk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4jk1:auto_generated.data_a[0]
data_a[1] => altsyncram_4jk1:auto_generated.data_a[1]
data_a[2] => altsyncram_4jk1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_4jk1:auto_generated.address_a[0]
address_a[1] => altsyncram_4jk1:auto_generated.address_a[1]
address_a[2] => altsyncram_4jk1:auto_generated.address_a[2]
address_a[3] => altsyncram_4jk1:auto_generated.address_a[3]
address_a[4] => altsyncram_4jk1:auto_generated.address_a[4]
address_a[5] => altsyncram_4jk1:auto_generated.address_a[5]
address_a[6] => altsyncram_4jk1:auto_generated.address_a[6]
address_a[7] => altsyncram_4jk1:auto_generated.address_a[7]
address_a[8] => altsyncram_4jk1:auto_generated.address_a[8]
address_a[9] => altsyncram_4jk1:auto_generated.address_a[9]
address_a[10] => altsyncram_4jk1:auto_generated.address_a[10]
address_a[11] => altsyncram_4jk1:auto_generated.address_a[11]
address_a[12] => altsyncram_4jk1:auto_generated.address_a[12]
address_a[13] => altsyncram_4jk1:auto_generated.address_a[13]
address_a[14] => altsyncram_4jk1:auto_generated.address_a[14]
address_b[0] => altsyncram_4jk1:auto_generated.address_b[0]
address_b[1] => altsyncram_4jk1:auto_generated.address_b[1]
address_b[2] => altsyncram_4jk1:auto_generated.address_b[2]
address_b[3] => altsyncram_4jk1:auto_generated.address_b[3]
address_b[4] => altsyncram_4jk1:auto_generated.address_b[4]
address_b[5] => altsyncram_4jk1:auto_generated.address_b[5]
address_b[6] => altsyncram_4jk1:auto_generated.address_b[6]
address_b[7] => altsyncram_4jk1:auto_generated.address_b[7]
address_b[8] => altsyncram_4jk1:auto_generated.address_b[8]
address_b[9] => altsyncram_4jk1:auto_generated.address_b[9]
address_b[10] => altsyncram_4jk1:auto_generated.address_b[10]
address_b[11] => altsyncram_4jk1:auto_generated.address_b[11]
address_b[12] => altsyncram_4jk1:auto_generated.address_b[12]
address_b[13] => altsyncram_4jk1:auto_generated.address_b[13]
address_b[14] => altsyncram_4jk1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4jk1:auto_generated.clock0
clock1 => altsyncram_4jk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_4jk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4jk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4jk1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated
address_a[0] => altsyncram_fes1:altsyncram1.address_b[0]
address_a[1] => altsyncram_fes1:altsyncram1.address_b[1]
address_a[2] => altsyncram_fes1:altsyncram1.address_b[2]
address_a[3] => altsyncram_fes1:altsyncram1.address_b[3]
address_a[4] => altsyncram_fes1:altsyncram1.address_b[4]
address_a[5] => altsyncram_fes1:altsyncram1.address_b[5]
address_a[6] => altsyncram_fes1:altsyncram1.address_b[6]
address_a[7] => altsyncram_fes1:altsyncram1.address_b[7]
address_a[8] => altsyncram_fes1:altsyncram1.address_b[8]
address_a[9] => altsyncram_fes1:altsyncram1.address_b[9]
address_a[10] => altsyncram_fes1:altsyncram1.address_b[10]
address_a[11] => altsyncram_fes1:altsyncram1.address_b[11]
address_a[12] => altsyncram_fes1:altsyncram1.address_b[12]
address_a[13] => altsyncram_fes1:altsyncram1.address_b[13]
address_a[14] => altsyncram_fes1:altsyncram1.address_b[14]
address_b[0] => altsyncram_fes1:altsyncram1.address_a[0]
address_b[1] => altsyncram_fes1:altsyncram1.address_a[1]
address_b[2] => altsyncram_fes1:altsyncram1.address_a[2]
address_b[3] => altsyncram_fes1:altsyncram1.address_a[3]
address_b[4] => altsyncram_fes1:altsyncram1.address_a[4]
address_b[5] => altsyncram_fes1:altsyncram1.address_a[5]
address_b[6] => altsyncram_fes1:altsyncram1.address_a[6]
address_b[7] => altsyncram_fes1:altsyncram1.address_a[7]
address_b[8] => altsyncram_fes1:altsyncram1.address_a[8]
address_b[9] => altsyncram_fes1:altsyncram1.address_a[9]
address_b[10] => altsyncram_fes1:altsyncram1.address_a[10]
address_b[11] => altsyncram_fes1:altsyncram1.address_a[11]
address_b[12] => altsyncram_fes1:altsyncram1.address_a[12]
address_b[13] => altsyncram_fes1:altsyncram1.address_a[13]
address_b[14] => altsyncram_fes1:altsyncram1.address_a[14]
clock0 => altsyncram_fes1:altsyncram1.clock1
clock1 => altsyncram_fes1:altsyncram1.clock0
data_a[0] => altsyncram_fes1:altsyncram1.data_b[0]
data_a[1] => altsyncram_fes1:altsyncram1.data_b[1]
data_a[2] => altsyncram_fes1:altsyncram1.data_b[2]
q_b[0] <= altsyncram_fes1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_fes1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_fes1:altsyncram1.q_a[2]
wren_a => altsyncram_fes1:altsyncram1.clocken1
wren_a => altsyncram_fes1:altsyncram1.wren_b


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:decode_a.data[2]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_9oa:decode4.data[0]
address_b[12] => decode_9oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_9oa:decode4.data[1]
address_b[13] => decode_9oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_9oa:decode4.data[2]
address_b[14] => decode_9oa:decode_b.data[2]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a16.PORTADATAIN
data_a[1] => ram_block2a19.PORTADATAIN
data_a[1] => ram_block2a22.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a17.PORTADATAIN
data_a[2] => ram_block2a20.PORTADATAIN
data_a[2] => ram_block2a23.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a16.PORTBDATAIN
data_b[1] => ram_block2a19.PORTBDATAIN
data_b[1] => ram_block2a22.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a17.PORTBDATAIN
data_b[2] => ram_block2a20.PORTBDATAIN
data_b[2] => ram_block2a23.PORTBDATAIN
q_a[0] <= mux_kib:mux5.result[0]
q_a[1] <= mux_kib:mux5.result[1]
q_a[2] <= mux_kib:mux5.result[2]
q_b[0] <= mux_kib:mux6.result[0]
q_b[1] <= mux_kib:mux6.result[1]
q_b[2] <= mux_kib:mux6.result[2]
wren_a => decode_9oa:decode3.enable
wren_b => decode_9oa:decode4.enable


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode3
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode4
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode_a
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode_b
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|mux_kib:mux5
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|P1_BOARD_vga|Video_Memory:inst18|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|mux_kib:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|P1_BOARD_vga|wr_memory:inst16
clk_d1 => data[0]~reg0.CLK
clk_d1 => data[1]~reg0.CLK
clk_d1 => data[2]~reg0.CLK
clk_d1 => address_t[0].CLK
clk_d1 => address_t[1].CLK
clk_d1 => address_t[2].CLK
clk_d1 => address_t[3].CLK
clk_d1 => address_t[4].CLK
clk_d1 => address_t[5].CLK
clk_d1 => address_t[6].CLK
clk_d1 => address_t[7].CLK
clk_d1 => address_t[8].CLK
clk_d1 => address_t[9].CLK
clk_d1 => address_t[10].CLK
clk_d1 => address_t[11].CLK
clk_d1 => address_t[12].CLK
clk_d1 => address_t[13].CLK
clk_d1 => address_t[14].CLK
clk_d1 => l[0].CLK
clk_d1 => l[1].CLK
clk_d1 => l[2].CLK
clk_d1 => l[3].CLK
clk_d1 => k[0].CLK
clk_d1 => k[1].CLK
clk_d1 => k[2].CLK
clk_d1 => k[3].CLK
clk_d1 => i[0].CLK
clk_d1 => i[1].CLK
clk_d1 => i[2].CLK
clk_d1 => i[3].CLK
clk_d1 => j[0].CLK
clk_d1 => j[1].CLK
clk_d1 => j[2].CLK
clk_d1 => j[3].CLK
clk_d1 => st_write~8.DATAIN
nrst => st_write~10.DATAIN
nrst => data[0]~reg0.ENA
nrst => j[3].ENA
nrst => j[2].ENA
nrst => j[1].ENA
nrst => j[0].ENA
nrst => i[3].ENA
nrst => i[2].ENA
nrst => i[1].ENA
nrst => i[0].ENA
nrst => k[3].ENA
nrst => k[2].ENA
nrst => k[1].ENA
nrst => k[0].ENA
nrst => l[3].ENA
nrst => l[2].ENA
nrst => l[1].ENA
nrst => l[0].ENA
nrst => address_t[14].ENA
nrst => address_t[13].ENA
nrst => address_t[12].ENA
nrst => address_t[11].ENA
nrst => address_t[10].ENA
nrst => address_t[9].ENA
nrst => address_t[8].ENA
nrst => address_t[7].ENA
nrst => address_t[6].ENA
nrst => address_t[5].ENA
nrst => address_t[4].ENA
nrst => address_t[3].ENA
nrst => address_t[2].ENA
nrst => address_t[1].ENA
nrst => address_t[0].ENA
nrst => data[2]~reg0.ENA
nrst => data[1]~reg0.ENA
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
x_t[0] => address_t.DATAB
x_t[0] => Selector36.IN3
x_t[1] => address_t.DATAB
x_t[1] => Selector35.IN3
x_t[2] => address_t.DATAB
x_t[2] => Selector34.IN3
x_t[3] => address_t.DATAB
x_t[3] => Selector33.IN3
x_t[4] => address_t.DATAB
x_t[4] => Selector32.IN3
x_t[5] => address_t.DATAB
x_t[5] => Selector31.IN3
x_t[6] => address_t.DATAB
x_t[6] => Selector30.IN3
x_t[7] => address_t.DATAB
x_t[7] => Selector29.IN3
y_t[0] => Selector28.IN3
y_t[1] => Selector27.IN3
y_t[2] => Selector26.IN3
y_t[3] => Selector25.IN3
y_t[4] => Selector24.IN3
y_t[5] => Selector23.IN3
y_t[6] => Selector22.IN3
color_t[0] => data.DATAA
color_t[0] => Selector39.IN2
color_t[1] => data.DATAA
color_t[1] => Selector38.IN2
color_t[2] => data.DATAA
color_t[2] => Selector37.IN2
piece[0] => Equal0.IN7
piece[0] => data.DATAB
piece[1] => Equal0.IN6
piece[1] => data.DATAB
piece[2] => Equal0.IN5
piece[2] => data.DATAB
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_memo[0] <= address_t[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= address_t[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= address_t[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= address_t[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= address_t[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= address_t[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[6] <= address_t[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[7] <= address_t[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[8] <= address_t[8].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[9] <= address_t[9].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[10] <= address_t[10].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[11] <= address_t[11].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[12] <= address_t[12].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[13] <= address_t[13].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[14] <= address_t[14].DB_MAX_OUTPUT_PORT_TYPE
we <= we.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|square:inst21
clk_d1 => sel_y[0].CLK
clk_d1 => sel_y[1].CLK
clk_d1 => sel_y[2].CLK
clk_d1 => sel_y[3].CLK
clk_d1 => sel_y[4].CLK
clk_d1 => sel_y[5].CLK
clk_d1 => sel_y[6].CLK
clk_d1 => sel_x[0].CLK
clk_d1 => sel_x[1].CLK
clk_d1 => sel_x[2].CLK
clk_d1 => sel_x[3].CLK
clk_d1 => sel_x[4].CLK
clk_d1 => sel_x[5].CLK
clk_d1 => sel_x[6].CLK
clk_d1 => sel_x[7].CLK
clk_d1 => c_y[0].CLK
clk_d1 => c_y[1].CLK
clk_d1 => c_y[2].CLK
clk_d1 => c_y[3].CLK
clk_d1 => c_y[4].CLK
clk_d1 => c_y[5].CLK
clk_d1 => c_y[6].CLK
clk_d1 => c_x[0].CLK
clk_d1 => c_x[1].CLK
clk_d1 => c_x[2].CLK
clk_d1 => c_x[3].CLK
clk_d1 => c_x[4].CLK
clk_d1 => c_x[5].CLK
clk_d1 => c_x[6].CLK
clk_d1 => c_x[7].CLK
clk_d1 => j[0].CLK
clk_d1 => j[1].CLK
clk_d1 => j[2].CLK
clk_d1 => color_t[0]~reg0.CLK
clk_d1 => color_t[1]~reg0.CLK
clk_d1 => color_t[2]~reg0.CLK
clk_d1 => i[0].CLK
clk_d1 => i[1].CLK
clk_d1 => i[2].CLK
clk_d1 => y_out[0].CLK
clk_d1 => y_out[1].CLK
clk_d1 => y_out[2].CLK
clk_d1 => y_out[3].CLK
clk_d1 => y_out[4].CLK
clk_d1 => y_out[5].CLK
clk_d1 => y_out[6].CLK
clk_d1 => x_out[0].CLK
clk_d1 => x_out[1].CLK
clk_d1 => x_out[2].CLK
clk_d1 => x_out[3].CLK
clk_d1 => x_out[4].CLK
clk_d1 => x_out[5].CLK
clk_d1 => x_out[6].CLK
clk_d1 => x_out[7].CLK
clk_d1 => s_new_game.CLK
clk_d1 => SelMode.CLK
clk_d1 => color_index.CLK
clk_d1 => sel_selected.CLK
clk_d1 => st_square~13.DATAIN
nrst => s_new_game.ACLR
nrst => SelMode.ACLR
nrst => color_index.ACLR
nrst => sel_selected.ACLR
nrst => st_square~15.DATAIN
nrst => x_out[7].ENA
nrst => x_out[6].ENA
nrst => x_out[5].ENA
nrst => x_out[4].ENA
nrst => x_out[3].ENA
nrst => x_out[2].ENA
nrst => x_out[1].ENA
nrst => x_out[0].ENA
nrst => y_out[6].ENA
nrst => y_out[5].ENA
nrst => y_out[4].ENA
nrst => y_out[3].ENA
nrst => y_out[2].ENA
nrst => y_out[1].ENA
nrst => y_out[0].ENA
nrst => i[2].ENA
nrst => i[1].ENA
nrst => i[0].ENA
nrst => color_t[2]~reg0.ENA
nrst => color_t[1]~reg0.ENA
nrst => color_t[0]~reg0.ENA
nrst => j[2].ENA
nrst => j[1].ENA
nrst => j[0].ENA
nrst => c_x[7].ENA
nrst => c_x[6].ENA
nrst => c_x[5].ENA
nrst => c_x[4].ENA
nrst => c_x[3].ENA
nrst => c_x[2].ENA
nrst => c_x[1].ENA
nrst => c_x[0].ENA
nrst => c_y[6].ENA
nrst => c_y[5].ENA
nrst => c_y[4].ENA
nrst => c_y[3].ENA
nrst => c_y[2].ENA
nrst => c_y[1].ENA
nrst => c_y[0].ENA
nrst => sel_x[7].ENA
nrst => sel_x[6].ENA
nrst => sel_x[5].ENA
nrst => sel_x[4].ENA
nrst => sel_x[3].ENA
nrst => sel_x[2].ENA
nrst => sel_x[1].ENA
nrst => sel_x[0].ENA
nrst => sel_y[6].ENA
nrst => sel_y[5].ENA
nrst => sel_y[4].ENA
nrst => sel_y[3].ENA
nrst => sel_y[2].ENA
nrst => sel_y[1].ENA
nrst => sel_y[0].ENA
x_in[0] => Equal4.IN15
x_in[0] => c_x.DATAB
x_in[0] => sel_x.DATAB
x_in[1] => Equal4.IN14
x_in[1] => c_x.DATAB
x_in[1] => sel_x.DATAB
x_in[2] => Equal4.IN13
x_in[2] => c_x.DATAB
x_in[2] => sel_x.DATAB
x_in[3] => Equal4.IN12
x_in[3] => c_x.DATAB
x_in[3] => sel_x.DATAB
x_in[4] => Equal4.IN11
x_in[4] => c_x.DATAB
x_in[4] => sel_x.DATAB
x_in[5] => Equal4.IN10
x_in[5] => c_x.DATAB
x_in[5] => sel_x.DATAB
x_in[6] => Equal4.IN9
x_in[6] => c_x.DATAB
x_in[6] => sel_x.DATAB
x_in[7] => Equal4.IN8
x_in[7] => c_x.DATAB
x_in[7] => sel_x.DATAB
y_in[0] => Equal5.IN13
y_in[0] => c_y.DATAB
y_in[0] => sel_y.DATAB
y_in[1] => Equal5.IN12
y_in[1] => c_y.DATAB
y_in[1] => sel_y.DATAB
y_in[2] => Equal5.IN11
y_in[2] => c_y.DATAB
y_in[2] => sel_y.DATAB
y_in[3] => Equal5.IN10
y_in[3] => c_y.DATAB
y_in[3] => sel_y.DATAB
y_in[4] => Equal5.IN9
y_in[4] => c_y.DATAB
y_in[4] => sel_y.DATAB
y_in[5] => Equal5.IN8
y_in[5] => c_y.DATAB
y_in[5] => sel_y.DATAB
y_in[6] => Equal5.IN7
y_in[6] => c_y.DATAB
y_in[6] => sel_y.DATAB
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_x.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_y.OUTPUTSELECT
sel => sel_selected.OUTPUTSELECT
sel => color_t.OUTPUTSELECT
sel => color_t.OUTPUTSELECT
sel => color_t.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => x_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => y_out.OUTPUTSELECT
sel => Selector1.IN15
sel => Selector5.IN5
done => color_index.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
new_game => s_new_game.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
new_game => st_square.OUTPUTSELECT
start <= start.DB_MAX_OUTPUT_PORT_TYPE
x_t[0] <= x_out[0].DB_MAX_OUTPUT_PORT_TYPE
x_t[1] <= x_out[1].DB_MAX_OUTPUT_PORT_TYPE
x_t[2] <= x_out[2].DB_MAX_OUTPUT_PORT_TYPE
x_t[3] <= x_out[3].DB_MAX_OUTPUT_PORT_TYPE
x_t[4] <= x_out[4].DB_MAX_OUTPUT_PORT_TYPE
x_t[5] <= x_out[5].DB_MAX_OUTPUT_PORT_TYPE
x_t[6] <= x_out[6].DB_MAX_OUTPUT_PORT_TYPE
x_t[7] <= x_out[7].DB_MAX_OUTPUT_PORT_TYPE
y_t[0] <= y_out[0].DB_MAX_OUTPUT_PORT_TYPE
y_t[1] <= y_out[1].DB_MAX_OUTPUT_PORT_TYPE
y_t[2] <= y_out[2].DB_MAX_OUTPUT_PORT_TYPE
y_t[3] <= y_out[3].DB_MAX_OUTPUT_PORT_TYPE
y_t[4] <= y_out[4].DB_MAX_OUTPUT_PORT_TYPE
y_t[5] <= y_out[5].DB_MAX_OUTPUT_PORT_TYPE
y_t[6] <= y_out[6].DB_MAX_OUTPUT_PORT_TYPE
color_t[0] <= color_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[1] <= color_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[2] <= color_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|game:GAME
clk50 => s_sendy[0].CLK
clk50 => s_sendy[1].CLK
clk50 => s_sendy[2].CLK
clk50 => s_sendx[0].CLK
clk50 => s_sendx[1].CLK
clk50 => s_sendx[2].CLK
clk50 => s_sendfig[0].CLK
clk50 => s_sendfig[1].CLK
clk50 => s_sendfig[2].CLK
clk50 => aux_piece[0].CLK
clk50 => aux_piece[1].CLK
clk50 => aux_piece[2].CLK
clk50 => iselY[0].CLK
clk50 => iselY[1].CLK
clk50 => iselY[2].CLK
clk50 => iselX[0].CLK
clk50 => iselX[1].CLK
clk50 => iselX[2].CLK
clk50 => ioldY[0].CLK
clk50 => ioldY[1].CLK
clk50 => ioldY[2].CLK
clk50 => ioldX[0].CLK
clk50 => ioldX[1].CLK
clk50 => ioldX[2].CLK
clk50 => temp_piece[0].CLK
clk50 => temp_piece[1].CLK
clk50 => temp_piece[2].CLK
clk50 => selY[0].CLK
clk50 => selY[1].CLK
clk50 => selY[2].CLK
clk50 => selX[0].CLK
clk50 => selX[1].CLK
clk50 => selX[2].CLK
clk50 => oldY[0].CLK
clk50 => oldY[1].CLK
clk50 => oldY[2].CLK
clk50 => oldX[0].CLK
clk50 => oldX[1].CLK
clk50 => oldX[2].CLK
clk50 => ext_piece[0].CLK
clk50 => ext_piece[1].CLK
clk50 => ext_piece[2].CLK
clk50 => s_y_out[0].CLK
clk50 => s_y_out[1].CLK
clk50 => s_y_out[2].CLK
clk50 => s_x_out[0].CLK
clk50 => s_x_out[1].CLK
clk50 => s_x_out[2].CLK
clk50 => count[0].CLK
clk50 => count[1].CLK
clk50 => count[2].CLK
clk50 => SelMode.CLK
clk50 => s_white.CLK
clk50 => state~27.DATAIN
nrst => count[0].ACLR
nrst => count[1].ACLR
nrst => count[2].ACLR
nrst => SelMode.ACLR
nrst => s_white.ACLR
nrst => state~29.DATAIN
nrst => s_sendy[0].ENA
nrst => s_x_out[2].ENA
nrst => s_x_out[1].ENA
nrst => s_x_out[0].ENA
nrst => s_y_out[2].ENA
nrst => s_y_out[1].ENA
nrst => s_y_out[0].ENA
nrst => ext_piece[2].ENA
nrst => ext_piece[1].ENA
nrst => ext_piece[0].ENA
nrst => oldX[2].ENA
nrst => oldX[1].ENA
nrst => oldX[0].ENA
nrst => oldY[2].ENA
nrst => oldY[1].ENA
nrst => oldY[0].ENA
nrst => selX[2].ENA
nrst => selX[1].ENA
nrst => selX[0].ENA
nrst => selY[2].ENA
nrst => selY[1].ENA
nrst => selY[0].ENA
nrst => temp_piece[2].ENA
nrst => temp_piece[1].ENA
nrst => temp_piece[0].ENA
nrst => ioldX[2].ENA
nrst => ioldX[1].ENA
nrst => ioldX[0].ENA
nrst => ioldY[2].ENA
nrst => ioldY[1].ENA
nrst => ioldY[0].ENA
nrst => iselX[2].ENA
nrst => iselX[1].ENA
nrst => iselX[0].ENA
nrst => iselY[2].ENA
nrst => iselY[1].ENA
nrst => iselY[0].ENA
nrst => aux_piece[2].ENA
nrst => aux_piece[1].ENA
nrst => aux_piece[0].ENA
nrst => s_sendfig[2].ENA
nrst => s_sendfig[1].ENA
nrst => s_sendfig[0].ENA
nrst => s_sendx[2].ENA
nrst => s_sendx[1].ENA
nrst => s_sendx[0].ENA
nrst => s_sendy[2].ENA
nrst => s_sendy[1].ENA
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
new_game => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
RDY_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => s_x_out.OUTPUTSELECT
DT_RECEIVED => s_x_out.OUTPUTSELECT
DT_RECEIVED => s_x_out.OUTPUTSELECT
DT_RECEIVED => s_y_out.OUTPUTSELECT
DT_RECEIVED => s_y_out.OUTPUTSELECT
DT_RECEIVED => s_y_out.OUTPUTSELECT
DT_RECEIVED => ext_piece.OUTPUTSELECT
DT_RECEIVED => ext_piece.OUTPUTSELECT
DT_RECEIVED => ext_piece.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
Oponent_x[0] => s_x_out.DATAB
Oponent_x[1] => s_x_out.DATAB
Oponent_x[2] => s_x_out.DATAB
Oponent_y[0] => s_y_out.DATAB
Oponent_y[1] => s_y_out.DATAB
Oponent_y[2] => s_y_out.DATAB
Oponent_fig[0] => ext_piece.DATAB
Oponent_fig[1] => ext_piece.DATAB
Oponent_fig[2] => ext_piece.DATAB
bank_ready => ~NO_FANOUT~
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Turn => state.OUTPUTSELECT
Color => s_white.OUTPUTSELECT
pos_x[0] => selX.DATAB
pos_x[1] => selX.DATAB
pos_x[2] => selX.DATAB
pos_y[0] => selY.DATAB
pos_y[1] => selY.DATAB
pos_y[2] => selY.DATAB
Sel => oldX.OUTPUTSELECT
Sel => oldX.OUTPUTSELECT
Sel => oldX.OUTPUTSELECT
Sel => oldY.OUTPUTSELECT
Sel => oldY.OUTPUTSELECT
Sel => oldY.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
Sel => state.OUTPUTSELECT
in_piece[0] => Selector41.IN3
in_piece[1] => Selector40.IN3
in_piece[2] => Selector39.IN3
SEND_RDY <= SEND_RDY.DB_MAX_OUTPUT_PORT_TYPE
SEND_DT <= SEND_DT.DB_MAX_OUTPUT_PORT_TYPE
frame_received <= frame_received.DB_MAX_OUTPUT_PORT_TYPE
led_turn <= led_turn.DB_MAX_OUTPUT_PORT_TYPE
turn_read <= turn_read.DB_MAX_OUTPUT_PORT_TYPE
freeze_kb <= freeze_kb.DB_MAX_OUTPUT_PORT_TYPE
wen_game <= wen_game.DB_MAX_OUTPUT_PORT_TYPE
mux_ram <= mux_ram.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
send_x[0] <= s_sendx[0].DB_MAX_OUTPUT_PORT_TYPE
send_x[1] <= s_sendx[1].DB_MAX_OUTPUT_PORT_TYPE
send_x[2] <= s_sendx[2].DB_MAX_OUTPUT_PORT_TYPE
send_y[0] <= s_sendy[0].DB_MAX_OUTPUT_PORT_TYPE
send_y[1] <= s_sendy[1].DB_MAX_OUTPUT_PORT_TYPE
send_y[2] <= s_sendy[2].DB_MAX_OUTPUT_PORT_TYPE
out_piece[0] <= out_piece.DB_MAX_OUTPUT_PORT_TYPE
out_piece[1] <= out_piece.DB_MAX_OUTPUT_PORT_TYPE
out_piece[2] <= out_piece.DB_MAX_OUTPUT_PORT_TYPE
send_piece[0] <= s_sendfig[0].DB_MAX_OUTPUT_PORT_TYPE
send_piece[1] <= s_sendfig[1].DB_MAX_OUTPUT_PORT_TYPE
send_piece[2] <= s_sendfig[2].DB_MAX_OUTPUT_PORT_TYPE
led_test <= led_test.DB_MAX_OUTPUT_PORT_TYPE
clr_cursor <= clr_cursor.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|clk_video:inst10
inclk => clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.inclk[0]
outclk <= clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.outclk


|P1_BOARD_vga|clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|P1_BOARD_vga|f_div:inst1
nrst => q[0].ACLR
nrst => q[1].ACLR
nrst => q[2].ACLR
nrst => q[3].ACLR
nrst => q[4].ACLR
nrst => q[5].ACLR
nrst => q[6].ACLR
nrst => q[7].ACLR
nrst => q[8].ACLR
nrst => q[9].ACLR
nrst => q[10].ACLR
nrst => q[11].ACLR
nrst => q[12].ACLR
nrst => q[13].ACLR
nrst => q[14].ACLR
nrst => q[15].ACLR
nrst => clkout~reg0.ACLR
clkin => q[0].CLK
clkin => q[1].CLK
clkin => q[2].CLK
clkin => q[3].CLK
clkin => q[4].CLK
clkin => q[5].CLK
clkin => q[6].CLK
clkin => q[7].CLK
clkin => q[8].CLK
clkin => q[9].CLK
clkin => q[10].CLK
clkin => q[11].CLK
clkin => q[12].CLK
clkin => q[13].CLK
clkin => q[14].CLK
clkin => q[15].CLK
clkin => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|main_control:inst
clk50 => s_color_white.CLK
clk50 => s_opp_first.CLK
clk50 => LED_WHITE~reg0.CLK
clk50 => LED_BLACK~reg0.CLK
clk50 => LED_ON~reg0.CLK
clk50 => state~8.DATAIN
nrst => s_opp_first.ACLR
nrst => LED_WHITE~reg0.ACLR
nrst => LED_BLACK~reg0.ACLR
nrst => LED_ON~reg0.PRESET
nrst => state~10.DATAIN
nrst => s_color_white.ENA
hash => process_0.IN1
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
white_received => s_opp_first.OUTPUTSELECT
white_received => LED_BLACK.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
fr_final => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
turn_read => state.OUTPUTSELECT
new_game <= new_game.DB_MAX_OUTPUT_PORT_TYPE
Turn <= Turn.DB_MAX_OUTPUT_PORT_TYPE
Color <= Color.DB_MAX_OUTPUT_PORT_TYPE
LED_ON <= LED_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_WHITE <= LED_WHITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_BLACK <= LED_BLACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|keytest_h_v2:inst7
clk => new_code_int.CLK
clk => keycode_int[0].CLK
clk => keycode_int[1].CLK
clk => keycode_int[2].CLK
clk => keycode_int[3].CLK
nrst => new_code_int.ACLR
nrst => keycode_int[0].ACLR
nrst => keycode_int[1].ACLR
nrst => keycode_int[2].ACLR
nrst => keycode_int[3].ACLR
key => new_code_int.OUTPUTSELECT
key => keycode_int[3].ENA
key => keycode_int[2].ENA
key => keycode_int[1].ENA
key => keycode_int[0].ENA
hash <= hash.DB_MAX_OUTPUT_PORT_TYPE
up_key <= up_key.DB_MAX_OUTPUT_PORT_TYPE
down_key <= down_key.DB_MAX_OUTPUT_PORT_TYPE
left_key <= left_key.DB_MAX_OUTPUT_PORT_TYPE
right_key <= right_key.DB_MAX_OUTPUT_PORT_TYPE
code_read => new_code_int.OUTPUTSELECT
keycode_kt[0] => keycode_int[0].DATAIN
keycode_kt[1] => keycode_int[1].DATAIN
keycode_kt[2] => keycode_int[2].DATAIN
keycode_kt[3] => keycode_int[3].DATAIN
key_o <= new_code_int.DB_MAX_OUTPUT_PORT_TYPE
select_key <= select_key.DB_MAX_OUTPUT_PORT_TYPE
color_white <= color_white.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|keypad:inst2
clk => count4b:counter.clk
clk => current_state~1.DATAIN
clk => colq[0].CLK
clk => colq[1].CLK
clk => colq[2].CLK
clk => colq[3].CLK
nrst => count4b:counter.nclr
nrst => colq[0].ACLR
nrst => colq[1].ACLR
nrst => colq[2].ACLR
nrst => colq[3].ACLR
nrst => current_state~3.DATAIN
key <= key.DB_MAX_OUTPUT_PORT_TYPE
keycode[0] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
col[0] => colq[0].DATAIN
col[1] => colq[1].DATAIN
col[2] => colq[2].DATAIN
col[3] => colq[3].DATAIN


|P1_BOARD_vga|keypad:inst2|count4b:counter
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
nclr => count[0].ACLR
nclr => count[1].ACLR
nclr => count[2].ACLR
nclr => count[3].ACLR
output[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|kb_xy_module:inst8
clk => y_int[0].CLK
clk => y_int[1].CLK
clk => y_int[2].CLK
clk => x_int[0].CLK
clk => x_int[1].CLK
clk => x_int[2].CLK
clk => s_xy~8.DATAIN
nrst => y_int[0].ACLR
nrst => y_int[1].ACLR
nrst => y_int[2].PRESET
nrst => x_int[0].ACLR
nrst => x_int[1].ACLR
nrst => x_int[2].PRESET
nrst => s_xy~10.DATAIN
freeze_kb => ControlXY.IN1
freeze_kb => ControlXY.IN1
freeze_kb => ControlXY.IN1
freeze_kb => ControlXY.IN1
freeze_kb => ControlXY.IN1
up_key => ControlXY.IN0
down_key => ControlXY.IN0
left_key => ControlXY.IN0
right_key => ControlXY.IN0
pos_x[0] <= x_int[0].DB_MAX_OUTPUT_PORT_TYPE
pos_x[1] <= x_int[1].DB_MAX_OUTPUT_PORT_TYPE
pos_x[2] <= x_int[2].DB_MAX_OUTPUT_PORT_TYPE
pos_y[0] <= y_int[0].DB_MAX_OUTPUT_PORT_TYPE
pos_y[1] <= y_int[1].DB_MAX_OUTPUT_PORT_TYPE
pos_y[2] <= y_int[2].DB_MAX_OUTPUT_PORT_TYPE
debounce => ControlXY.IN1
debounce => ControlXY.IN1
debounce => ControlXY.IN1
debounce => ControlXY.IN1
debounce => ControlXY.IN0
select_key => ControlXY.IN1
code_read <= code_read.DB_MAX_OUTPUT_PORT_TYPE
sel_key <= sel_key.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|protocol_rx:inst4
clk50 => new_frame~reg0.CLK
clk50 => DT_RECEIVED~reg0.CLK
clk50 => SM_RECEIVED~reg0.CLK
clk50 => EQ_RECEIVED~reg0.CLK
clk50 => WH_RECEIVED~reg0.CLK
clk50 => RDY_RECEIVED~reg0.CLK
clk50 => dataU[0]~reg0.CLK
clk50 => dataU[1]~reg0.CLK
clk50 => dataU[2]~reg0.CLK
clk50 => dataT[0]~reg0.CLK
clk50 => dataT[1]~reg0.CLK
clk50 => dataT[2]~reg0.CLK
clk50 => dataH[0]~reg0.CLK
clk50 => dataH[1]~reg0.CLK
clk50 => dataH[2]~reg0.CLK
clk50 => frame_type[0].CLK
clk50 => frame_type[1].CLK
clk50 => frame_type[2].CLK
clk50 => frame_type[3].CLK
clk50 => frame_type[4].CLK
clk50 => frame_type[5].CLK
clk50 => frame_type[6].CLK
clk50 => frame_type[7].CLK
clk50 => state~18.DATAIN
nrst => new_frame~reg0.ACLR
nrst => DT_RECEIVED~reg0.ACLR
nrst => SM_RECEIVED~reg0.ACLR
nrst => EQ_RECEIVED~reg0.ACLR
nrst => WH_RECEIVED~reg0.ACLR
nrst => RDY_RECEIVED~reg0.ACLR
nrst => state~20.DATAIN
nrst => frame_type[7].ENA
nrst => frame_type[6].ENA
nrst => frame_type[5].ENA
nrst => frame_type[4].ENA
nrst => frame_type[3].ENA
nrst => frame_type[2].ENA
nrst => frame_type[1].ENA
nrst => frame_type[0].ENA
nrst => dataH[2]~reg0.ENA
nrst => dataH[1]~reg0.ENA
nrst => dataH[0]~reg0.ENA
nrst => dataT[2]~reg0.ENA
nrst => dataT[1]~reg0.ENA
nrst => dataT[0]~reg0.ENA
nrst => dataU[2]~reg0.ENA
nrst => dataU[1]~reg0.ENA
nrst => dataU[0]~reg0.ENA
RDY_RECEIVED <= RDY_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
WH_RECEIVED <= WH_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
EQ_RECEIVED <= EQ_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
SM_RECEIVED <= SM_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
DT_RECEIVED <= DT_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] => frame_type.DATAB
rx_data[0] => dataH.DATAB
rx_data[0] => dataT.DATAB
rx_data[0] => dataU.DATAB
rx_data[1] => frame_type.DATAB
rx_data[1] => dataH.DATAB
rx_data[1] => dataT.DATAB
rx_data[1] => dataU.DATAB
rx_data[2] => frame_type.DATAB
rx_data[2] => dataH.DATAB
rx_data[2] => dataT.DATAB
rx_data[2] => dataU.DATAB
rx_data[3] => frame_type.DATAB
rx_data[4] => frame_type.DATAB
rx_data[5] => frame_type.DATAB
rx_data[6] => frame_type.DATAB
rx_data[7] => frame_type.DATAB
dataH[0] <= dataH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataH[1] <= dataH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataH[2] <= dataH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataT[0] <= dataT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataT[1] <= dataT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataT[2] <= dataT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataU[0] <= dataU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataU[1] <= dataU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataU[2] <= dataU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read <= data_read.DB_MAX_OUTPUT_PORT_TYPE
new_frame <= new_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
frame_read => RDY_RECEIVED.OUTPUTSELECT
frame_read => new_frame.OUTPUTSELECT
frame_read => WH_RECEIVED.OUTPUTSELECT
frame_read => EQ_RECEIVED.OUTPUTSELECT
frame_read => SM_RECEIVED.OUTPUTSELECT
frame_read => DT_RECEIVED.OUTPUTSELECT


|P1_BOARD_vga|rx_module2:inst5
clk => rx_new_internal.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => rx_data_lost~reg0.CLK
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => state~5.DATAIN
nrst => rx_data_lost~reg0.ACLR
nrst => baud[0].ACLR
nrst => baud[1].ACLR
nrst => baud[2].ACLR
nrst => rx_new_internal.ACLR
nrst => state~7.DATAIN
nrst => bit_count[2].ENA
nrst => bit_count[1].ENA
nrst => bit_count[0].ENA
nrst => rx_data[7]~reg0.ENA
nrst => rx_data[6]~reg0.ENA
nrst => rx_data[5]~reg0.ENA
nrst => rx_data[4]~reg0.ENA
nrst => rx_data[3]~reg0.ENA
nrst => rx_data[2]~reg0.ENA
nrst => rx_data[1]~reg0.ENA
nrst => rx_data[0]~reg0.ENA
rx => state.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => state.DATAB
data_read => rx_new_internal.OUTPUTSELECT
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_new <= rx_new_internal.DB_MAX_OUTPUT_PORT_TYPE
rx_data_lost <= rx_data_lost~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|protocol_tx:inst3
clk50 => s_whites.CLK
clk50 => tx_data[0]~reg0.CLK
clk50 => tx_data[1]~reg0.CLK
clk50 => tx_data[2]~reg0.CLK
clk50 => tx_data[3]~reg0.CLK
clk50 => tx_data[4]~reg0.CLK
clk50 => tx_data[5]~reg0.CLK
clk50 => tx_data[6]~reg0.CLK
clk50 => tx_data[7]~reg0.CLK
clk50 => frame_type[0].CLK
clk50 => frame_type[1].CLK
clk50 => frame_type[2].CLK
clk50 => frame_type[3].CLK
clk50 => frame_type[4].CLK
clk50 => frame_type[5].CLK
clk50 => frame_type[6].CLK
clk50 => frame_type[7].CLK
clk50 => dataU_i[0].CLK
clk50 => dataU_i[1].CLK
clk50 => dataU_i[2].CLK
clk50 => dataT_i[0].CLK
clk50 => dataT_i[1].CLK
clk50 => dataT_i[2].CLK
clk50 => dataH_i[0].CLK
clk50 => dataH_i[1].CLK
clk50 => dataH_i[2].CLK
clk50 => ready_to_TX~reg0.CLK
clk50 => state~19.DATAIN
nrst => ready_to_TX~reg0.PRESET
nrst => state~21.DATAIN
nrst => dataH_i[2].ENA
nrst => dataH_i[1].ENA
nrst => dataH_i[0].ENA
nrst => dataT_i[2].ENA
nrst => dataT_i[1].ENA
nrst => dataT_i[0].ENA
nrst => dataU_i[2].ENA
nrst => dataU_i[1].ENA
nrst => dataU_i[0].ENA
nrst => frame_type[7].ENA
nrst => frame_type[6].ENA
nrst => frame_type[5].ENA
nrst => frame_type[4].ENA
nrst => frame_type[3].ENA
nrst => frame_type[2].ENA
nrst => frame_type[1].ENA
nrst => frame_type[0].ENA
nrst => tx_data[7]~reg0.ENA
nrst => tx_data[6]~reg0.ENA
nrst => tx_data[5]~reg0.ENA
nrst => tx_data[4]~reg0.ENA
nrst => tx_data[3]~reg0.ENA
nrst => tx_data[2]~reg0.ENA
nrst => tx_data[1]~reg0.ENA
nrst => tx_data[0]~reg0.ENA
nrst => s_whites.ENA
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => dataH_i.OUTPUTSELECT
SEND_RDY => dataH_i.OUTPUTSELECT
SEND_RDY => dataH_i.OUTPUTSELECT
SEND_RDY => dataT_i.OUTPUTSELECT
SEND_RDY => dataT_i.OUTPUTSELECT
SEND_RDY => dataT_i.OUTPUTSELECT
SEND_RDY => dataU_i.OUTPUTSELECT
SEND_RDY => dataU_i.OUTPUTSELECT
SEND_RDY => dataU_i.OUTPUTSELECT
SEND_RDY => Selector1.IN7
SEND_WHITES => PROTOCOL_FSM.IN1
SEND_EQ => state.OUTPUTSELECT
SEND_EQ => state.OUTPUTSELECT
SEND_EQ => state.OUTPUTSELECT
SEND_EQ => state.DATAA
SEND_EQ => dataH_i.OUTPUTSELECT
SEND_EQ => dataH_i.OUTPUTSELECT
SEND_EQ => dataH_i.OUTPUTSELECT
SEND_EQ => dataT_i.OUTPUTSELECT
SEND_EQ => dataT_i.OUTPUTSELECT
SEND_EQ => dataT_i.OUTPUTSELECT
SEND_EQ => dataU_i.OUTPUTSELECT
SEND_EQ => dataU_i.OUTPUTSELECT
SEND_EQ => dataU_i.OUTPUTSELECT
SEND_SM => state.OUTPUTSELECT
SEND_SM => state.OUTPUTSELECT
SEND_SM => state.DATAA
SEND_SM => dataH_i.OUTPUTSELECT
SEND_SM => dataH_i.OUTPUTSELECT
SEND_SM => dataH_i.OUTPUTSELECT
SEND_SM => dataT_i.OUTPUTSELECT
SEND_SM => dataT_i.OUTPUTSELECT
SEND_SM => dataT_i.OUTPUTSELECT
SEND_SM => dataU_i.OUTPUTSELECT
SEND_SM => dataU_i.OUTPUTSELECT
SEND_SM => dataU_i.OUTPUTSELECT
SEND_DT => state.DATAA
SEND_DT => dataH_i.OUTPUTSELECT
SEND_DT => dataH_i.OUTPUTSELECT
SEND_DT => dataH_i.OUTPUTSELECT
SEND_DT => dataT_i.OUTPUTSELECT
SEND_DT => dataT_i.OUTPUTSELECT
SEND_DT => dataT_i.OUTPUTSELECT
SEND_DT => dataU_i.OUTPUTSELECT
SEND_DT => dataU_i.OUTPUTSELECT
SEND_DT => dataU_i.OUTPUTSELECT
SEND_DT => state.DATAA
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataH[0] => dataH_i.DATAB
dataH[1] => dataH_i.DATAB
dataH[2] => dataH_i.DATAB
dataT[0] => dataT_i.DATAB
dataT[1] => dataT_i.DATAB
dataT[2] => dataT_i.DATAB
dataU[0] => dataU_i.DATAB
dataU[1] => dataU_i.DATAB
dataU[2] => dataU_i.DATAB
ready_to_TX <= ready_to_TX~reg0.DB_MAX_OUTPUT_PORT_TYPE
send <= send.DB_MAX_OUTPUT_PORT_TYPE
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT


|P1_BOARD_vga|tx_module:inst6
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => tx_empty~reg0.CLK
clk => tx~reg0.CLK
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => state~5.DATAIN
nrst => tx_empty~reg0.PRESET
nrst => tx~reg0.PRESET
nrst => baud[0].ACLR
nrst => baud[1].ACLR
nrst => baud[2].ACLR
nrst => state~7.DATAIN
nrst => bit_count[0].ENA
nrst => bit_count[2].ENA
nrst => bit_count[1].ENA
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => tx_empty~reg0.DATAIN
tx_data[0] => Mux0.IN7
tx_data[1] => Mux0.IN6
tx_data[2] => Mux0.IN5
tx_data[3] => Mux0.IN4
tx_data[4] => Mux0.IN3
tx_data[5] => Mux0.IN2
tx_data[6] => Mux0.IN1
tx_data[7] => Mux0.IN0
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|ram64:inst14
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]


|P1_BOARD_vga|ram64:inst14|altsyncram:altsyncram_component
wren_a => altsyncram_5h72:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_5h72:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5h72:auto_generated.data_a[0]
data_a[1] => altsyncram_5h72:auto_generated.data_a[1]
data_a[2] => altsyncram_5h72:auto_generated.data_a[2]
data_b[0] => altsyncram_5h72:auto_generated.data_b[0]
data_b[1] => altsyncram_5h72:auto_generated.data_b[1]
data_b[2] => altsyncram_5h72:auto_generated.data_b[2]
address_a[0] => altsyncram_5h72:auto_generated.address_a[0]
address_a[1] => altsyncram_5h72:auto_generated.address_a[1]
address_a[2] => altsyncram_5h72:auto_generated.address_a[2]
address_a[3] => altsyncram_5h72:auto_generated.address_a[3]
address_a[4] => altsyncram_5h72:auto_generated.address_a[4]
address_a[5] => altsyncram_5h72:auto_generated.address_a[5]
address_b[0] => altsyncram_5h72:auto_generated.address_b[0]
address_b[1] => altsyncram_5h72:auto_generated.address_b[1]
address_b[2] => altsyncram_5h72:auto_generated.address_b[2]
address_b[3] => altsyncram_5h72:auto_generated.address_b[3]
address_b[4] => altsyncram_5h72:auto_generated.address_b[4]
address_b[5] => altsyncram_5h72:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5h72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5h72:auto_generated.q_a[0]
q_a[1] <= altsyncram_5h72:auto_generated.q_a[1]
q_a[2] <= altsyncram_5h72:auto_generated.q_a[2]
q_b[0] <= altsyncram_5h72:auto_generated.q_b[0]
q_b[1] <= altsyncram_5h72:auto_generated.q_b[1]
q_b[2] <= altsyncram_5h72:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|P1_BOARD_vga|ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE


|P1_BOARD_vga|mux_ram:inst15
port1[0] => O.DATAB
port1[1] => O.DATAB
port1[2] => O.DATAB
port1[3] => O.DATAB
port1[4] => O.DATAB
port1[5] => O.DATAB
port2[0] => O.DATAA
port2[1] => O.DATAA
port2[2] => O.DATAA
port2[3] => O.DATAA
port2[4] => O.DATAA
port2[5] => O.DATAA
M => O.OUTPUTSELECT
M => O.OUTPUTSELECT
M => O.OUTPUTSELECT
M => O.OUTPUTSELECT
M => O.OUTPUTSELECT
M => O.OUTPUTSELECT
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|add64_gen:inst24
row[0] => adr_memo[0].DATAIN
row[1] => adr_memo[1].DATAIN
row[2] => adr_memo[2].DATAIN
column[0] => adr_memo[3].DATAIN
column[1] => adr_memo[4].DATAIN
column[2] => adr_memo[5].DATAIN
adr_memo[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= column[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= column[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= column[2].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|add64_gen:inst25
row[0] => adr_memo[0].DATAIN
row[1] => adr_memo[1].DATAIN
row[2] => adr_memo[2].DATAIN
column[0] => adr_memo[3].DATAIN
column[1] => adr_memo[4].DATAIN
column[2] => adr_memo[5].DATAIN
adr_memo[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= column[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= column[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= column[2].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|add64_gen:inst22
row[0] => adr_memo[0].DATAIN
row[1] => adr_memo[1].DATAIN
row[2] => adr_memo[2].DATAIN
column[0] => adr_memo[3].DATAIN
column[1] => adr_memo[4].DATAIN
column[2] => adr_memo[5].DATAIN
adr_memo[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= column[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= column[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= column[2].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|inverse_square_map:inst23
posx[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
posy[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
posy[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
posy[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
x_t[0] => Add0.IN16
x_t[1] => Add0.IN15
x_t[2] => Add0.IN14
x_t[3] => Add0.IN13
x_t[4] => Add0.IN12
x_t[5] => Add0.IN11
x_t[6] => Add0.IN10
x_t[7] => Add0.IN9
y_t[0] => Add1.IN14
y_t[1] => Add1.IN13
y_t[2] => Add1.IN12
y_t[3] => Add1.IN11
y_t[4] => Add1.IN10
y_t[5] => Add1.IN9
y_t[6] => Add1.IN8


|P1_BOARD_vga|square_map:inst9
cursor_x[0] => Add1.IN8
cursor_x[0] => Add0.IN6
cursor_x[1] => Add1.IN7
cursor_x[1] => Add0.IN5
cursor_x[2] => Add1.IN6
cursor_x[2] => Add0.IN4
cursor_y[0] => Add4.IN8
cursor_y[0] => Add3.IN6
cursor_y[1] => Add4.IN7
cursor_y[1] => Add3.IN5
cursor_y[2] => Add4.IN6
cursor_y[2] => Add3.IN4
x_t[0] <= <VCC>
x_t[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_t[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_t[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_t[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_t[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_t[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_t[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_t[0] <= <VCC>
y_t[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_t[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_t[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_t[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y_t[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y_t[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga|add_generator:inst12
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => adr_memo[8].DATAIN
pixel_row[3] => adr_memo[9].DATAIN
pixel_row[4] => adr_memo[10].DATAIN
pixel_row[5] => adr_memo[11].DATAIN
pixel_row[6] => adr_memo[12].DATAIN
pixel_row[7] => adr_memo[13].DATAIN
pixel_row[8] => adr_memo[14].DATAIN
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => adr_memo[0].DATAIN
pixel_column[3] => adr_memo[1].DATAIN
pixel_column[4] => adr_memo[2].DATAIN
pixel_column[5] => adr_memo[3].DATAIN
pixel_column[6] => adr_memo[4].DATAIN
pixel_column[7] => adr_memo[5].DATAIN
pixel_column[8] => adr_memo[6].DATAIN
pixel_column[9] => adr_memo[7].DATAIN
adr_memo[0] <= pixel_column[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= pixel_column[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= pixel_column[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= pixel_column[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= pixel_column[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= pixel_column[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[6] <= pixel_column[8].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[7] <= pixel_column[9].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[8] <= pixel_row[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[9] <= pixel_row[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[10] <= pixel_row[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[11] <= pixel_row[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[12] <= pixel_row[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[13] <= pixel_row[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[14] <= pixel_row[8].DB_MAX_OUTPUT_PORT_TYPE


