
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000403420 <.init>:
  403420:	stp	x29, x30, [sp, #-16]!
  403424:	mov	x29, sp
  403428:	bl	4049b4 <ferror@plt+0xa24>
  40342c:	ldp	x29, x30, [sp], #16
  403430:	ret

Disassembly of section .plt:

0000000000403440 <memcpy@plt-0x20>:
  403440:	stp	x16, x30, [sp, #-16]!
  403444:	adrp	x16, 4ab000 <ferror@plt+0xa7070>
  403448:	ldr	x17, [x16, #4088]
  40344c:	add	x16, x16, #0xff8
  403450:	br	x17
  403454:	nop
  403458:	nop
  40345c:	nop

0000000000403460 <memcpy@plt>:
  403460:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403464:	ldr	x17, [x16]
  403468:	add	x16, x16, #0x0
  40346c:	br	x17

0000000000403470 <getpwnam_r@plt>:
  403470:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403474:	ldr	x17, [x16, #8]
  403478:	add	x16, x16, #0x8
  40347c:	br	x17

0000000000403480 <memmove@plt>:
  403480:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403484:	ldr	x17, [x16, #16]
  403488:	add	x16, x16, #0x10
  40348c:	br	x17

0000000000403490 <pthread_sigmask@plt>:
  403490:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403494:	ldr	x17, [x16, #24]
  403498:	add	x16, x16, #0x18
  40349c:	br	x17

00000000004034a0 <_exit@plt>:
  4034a0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4034a4:	ldr	x17, [x16, #32]
  4034a8:	add	x16, x16, #0x20
  4034ac:	br	x17

00000000004034b0 <getcwd@plt>:
  4034b0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4034b4:	ldr	x17, [x16, #40]
  4034b8:	add	x16, x16, #0x28
  4034bc:	br	x17

00000000004034c0 <strtoul@plt>:
  4034c0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4034c4:	ldr	x17, [x16, #48]
  4034c8:	add	x16, x16, #0x30
  4034cc:	br	x17

00000000004034d0 <strlen@plt>:
  4034d0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4034d4:	ldr	x17, [x16, #56]
  4034d8:	add	x16, x16, #0x38
  4034dc:	br	x17

00000000004034e0 <pthread_mutexattr_settype@plt>:
  4034e0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4034e4:	ldr	x17, [x16, #64]
  4034e8:	add	x16, x16, #0x40
  4034ec:	br	x17

00000000004034f0 <fputs@plt>:
  4034f0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4034f4:	ldr	x17, [x16, #72]
  4034f8:	add	x16, x16, #0x48
  4034fc:	br	x17

0000000000403500 <exit@plt>:
  403500:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403504:	ldr	x17, [x16, #80]
  403508:	add	x16, x16, #0x50
  40350c:	br	x17

0000000000403510 <raise@plt>:
  403510:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403514:	ldr	x17, [x16, #88]
  403518:	add	x16, x16, #0x58
  40351c:	br	x17

0000000000403520 <strtoll_l@plt>:
  403520:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403524:	ldr	x17, [x16, #96]
  403528:	add	x16, x16, #0x60
  40352c:	br	x17

0000000000403530 <getegid@plt>:
  403530:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403534:	ldr	x17, [x16, #104]
  403538:	add	x16, x16, #0x68
  40353c:	br	x17

0000000000403540 <strtod@plt>:
  403540:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403544:	ldr	x17, [x16, #112]
  403548:	add	x16, x16, #0x70
  40354c:	br	x17

0000000000403550 <geteuid@plt>:
  403550:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403554:	ldr	x17, [x16, #120]
  403558:	add	x16, x16, #0x78
  40355c:	br	x17

0000000000403560 <iconv_close@plt>:
  403560:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403564:	ldr	x17, [x16, #128]
  403568:	add	x16, x16, #0x80
  40356c:	br	x17

0000000000403570 <remove@plt>:
  403570:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403574:	ldr	x17, [x16, #136]
  403578:	add	x16, x16, #0x88
  40357c:	br	x17

0000000000403580 <getresuid@plt>:
  403580:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403584:	ldr	x17, [x16, #144]
  403588:	add	x16, x16, #0x90
  40358c:	br	x17

0000000000403590 <pthread_mutex_trylock@plt>:
  403590:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403594:	ldr	x17, [x16, #152]
  403598:	add	x16, x16, #0x98
  40359c:	br	x17

00000000004035a0 <pthread_key_create@plt>:
  4035a0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4035a4:	ldr	x17, [x16, #160]
  4035a8:	add	x16, x16, #0xa0
  4035ac:	br	x17

00000000004035b0 <setenv@plt>:
  4035b0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4035b4:	ldr	x17, [x16, #168]
  4035b8:	add	x16, x16, #0xa8
  4035bc:	br	x17

00000000004035c0 <readlink@plt>:
  4035c0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4035c4:	ldr	x17, [x16, #176]
  4035c8:	add	x16, x16, #0xb0
  4035cc:	br	x17

00000000004035d0 <pthread_mutexattr_init@plt>:
  4035d0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4035d4:	ldr	x17, [x16, #184]
  4035d8:	add	x16, x16, #0xb8
  4035dc:	br	x17

00000000004035e0 <sprintf@plt>:
  4035e0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4035e4:	ldr	x17, [x16, #192]
  4035e8:	add	x16, x16, #0xc0
  4035ec:	br	x17

00000000004035f0 <getuid@plt>:
  4035f0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4035f4:	ldr	x17, [x16, #200]
  4035f8:	add	x16, x16, #0xc8
  4035fc:	br	x17

0000000000403600 <pipe@plt>:
  403600:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403604:	ldr	x17, [x16, #208]
  403608:	add	x16, x16, #0xd0
  40360c:	br	x17

0000000000403610 <opendir@plt>:
  403610:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403614:	ldr	x17, [x16, #216]
  403618:	add	x16, x16, #0xd8
  40361c:	br	x17

0000000000403620 <__cxa_atexit@plt>:
  403620:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403624:	ldr	x17, [x16, #224]
  403628:	add	x16, x16, #0xe0
  40362c:	br	x17

0000000000403630 <pthread_attr_init@plt>:
  403630:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403634:	ldr	x17, [x16, #232]
  403638:	add	x16, x16, #0xe8
  40363c:	br	x17

0000000000403640 <fputc@plt>:
  403640:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403644:	ldr	x17, [x16, #240]
  403648:	add	x16, x16, #0xf0
  40364c:	br	x17

0000000000403650 <clock_gettime@plt>:
  403650:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403654:	ldr	x17, [x16, #248]
  403658:	add	x16, x16, #0xf8
  40365c:	br	x17

0000000000403660 <setrlimit@plt>:
  403660:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403664:	ldr	x17, [x16, #256]
  403668:	add	x16, x16, #0x100
  40366c:	br	x17

0000000000403670 <setvbuf@plt>:
  403670:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403674:	ldr	x17, [x16, #264]
  403678:	add	x16, x16, #0x108
  40367c:	br	x17

0000000000403680 <kill@plt>:
  403680:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403684:	ldr	x17, [x16, #272]
  403688:	add	x16, x16, #0x110
  40368c:	br	x17

0000000000403690 <getpwuid_r@plt>:
  403690:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403694:	ldr	x17, [x16, #280]
  403698:	add	x16, x16, #0x118
  40369c:	br	x17

00000000004036a0 <fork@plt>:
  4036a0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4036a4:	ldr	x17, [x16, #288]
  4036a8:	add	x16, x16, #0x120
  4036ac:	br	x17

00000000004036b0 <pthread_rwlock_trywrlock@plt>:
  4036b0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4036b4:	ldr	x17, [x16, #296]
  4036b8:	add	x16, x16, #0x128
  4036bc:	br	x17

00000000004036c0 <lseek@plt>:
  4036c0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4036c4:	ldr	x17, [x16, #304]
  4036c8:	add	x16, x16, #0x130
  4036cc:	br	x17

00000000004036d0 <pthread_mutexattr_destroy@plt>:
  4036d0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4036d4:	ldr	x17, [x16, #312]
  4036d8:	add	x16, x16, #0x138
  4036dc:	br	x17

00000000004036e0 <sigfillset@plt>:
  4036e0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4036e4:	ldr	x17, [x16, #320]
  4036e8:	add	x16, x16, #0x140
  4036ec:	br	x17

00000000004036f0 <strtoull_l@plt>:
  4036f0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4036f4:	ldr	x17, [x16, #328]
  4036f8:	add	x16, x16, #0x148
  4036fc:	br	x17

0000000000403700 <__ctype_tolower_loc@plt>:
  403700:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403704:	ldr	x17, [x16, #336]
  403708:	add	x16, x16, #0x150
  40370c:	br	x17

0000000000403710 <snprintf@plt>:
  403710:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403714:	ldr	x17, [x16, #344]
  403718:	add	x16, x16, #0x158
  40371c:	br	x17

0000000000403720 <stpcpy@plt>:
  403720:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403724:	ldr	x17, [x16, #352]
  403728:	add	x16, x16, #0x160
  40372c:	br	x17

0000000000403730 <signal@plt>:
  403730:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403734:	ldr	x17, [x16, #360]
  403738:	add	x16, x16, #0x168
  40373c:	br	x17

0000000000403740 <fclose@plt>:
  403740:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403744:	ldr	x17, [x16, #368]
  403748:	add	x16, x16, #0x170
  40374c:	br	x17

0000000000403750 <fsync@plt>:
  403750:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403754:	ldr	x17, [x16, #376]
  403758:	add	x16, x16, #0x178
  40375c:	br	x17

0000000000403760 <getpid@plt>:
  403760:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403764:	ldr	x17, [x16, #384]
  403768:	add	x16, x16, #0x180
  40376c:	br	x17

0000000000403770 <nl_langinfo@plt>:
  403770:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403774:	ldr	x17, [x16, #392]
  403778:	add	x16, x16, #0x188
  40377c:	br	x17

0000000000403780 <fopen@plt>:
  403780:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403784:	ldr	x17, [x16, #400]
  403788:	add	x16, x16, #0x190
  40378c:	br	x17

0000000000403790 <malloc@plt>:
  403790:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403794:	ldr	x17, [x16, #408]
  403798:	add	x16, x16, #0x198
  40379c:	br	x17

00000000004037a0 <chmod@plt>:
  4037a0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4037a4:	ldr	x17, [x16, #416]
  4037a8:	add	x16, x16, #0x1a0
  4037ac:	br	x17

00000000004037b0 <open@plt>:
  4037b0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4037b4:	ldr	x17, [x16, #424]
  4037b8:	add	x16, x16, #0x1a8
  4037bc:	br	x17

00000000004037c0 <pthread_condattr_destroy@plt>:
  4037c0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4037c4:	ldr	x17, [x16, #432]
  4037c8:	add	x16, x16, #0x1b0
  4037cc:	br	x17

00000000004037d0 <poll@plt>:
  4037d0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4037d4:	ldr	x17, [x16, #440]
  4037d8:	add	x16, x16, #0x1b8
  4037dc:	br	x17

00000000004037e0 <pthread_attr_destroy@plt>:
  4037e0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4037e4:	ldr	x17, [x16, #448]
  4037e8:	add	x16, x16, #0x1c0
  4037ec:	br	x17

00000000004037f0 <__isoc99_fscanf@plt>:
  4037f0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4037f4:	ldr	x17, [x16, #456]
  4037f8:	add	x16, x16, #0x1c8
  4037fc:	br	x17

0000000000403800 <getppid@plt>:
  403800:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403804:	ldr	x17, [x16, #464]
  403808:	add	x16, x16, #0x1d0
  40380c:	br	x17

0000000000403810 <sigemptyset@plt>:
  403810:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403814:	ldr	x17, [x16, #472]
  403818:	add	x16, x16, #0x1d8
  40381c:	br	x17

0000000000403820 <pthread_cond_signal@plt>:
  403820:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403824:	ldr	x17, [x16, #480]
  403828:	add	x16, x16, #0x1e0
  40382c:	br	x17

0000000000403830 <strncmp@plt>:
  403830:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403834:	ldr	x17, [x16, #488]
  403838:	add	x16, x16, #0x1e8
  40383c:	br	x17

0000000000403840 <__libc_start_main@plt>:
  403840:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403844:	ldr	x17, [x16, #496]
  403848:	add	x16, x16, #0x1f0
  40384c:	br	x17

0000000000403850 <strtod_l@plt>:
  403850:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403854:	ldr	x17, [x16, #504]
  403858:	add	x16, x16, #0x1f8
  40385c:	br	x17

0000000000403860 <pthread_detach@plt>:
  403860:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403864:	ldr	x17, [x16, #512]
  403868:	add	x16, x16, #0x200
  40386c:	br	x17

0000000000403870 <fstatfs@plt>:
  403870:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403874:	ldr	x17, [x16, #520]
  403878:	add	x16, x16, #0x208
  40387c:	br	x17

0000000000403880 <memset@plt>:
  403880:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403884:	ldr	x17, [x16, #528]
  403888:	add	x16, x16, #0x210
  40388c:	br	x17

0000000000403890 <fdopen@plt>:
  403890:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403894:	ldr	x17, [x16, #536]
  403898:	add	x16, x16, #0x218
  40389c:	br	x17

00000000004038a0 <strpbrk@plt>:
  4038a0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4038a4:	ldr	x17, [x16, #544]
  4038a8:	add	x16, x16, #0x220
  4038ac:	br	x17

00000000004038b0 <gettimeofday@plt>:
  4038b0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4038b4:	ldr	x17, [x16, #552]
  4038b8:	add	x16, x16, #0x228
  4038bc:	br	x17

00000000004038c0 <gmtime_r@plt>:
  4038c0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4038c4:	ldr	x17, [x16, #560]
  4038c8:	add	x16, x16, #0x230
  4038cc:	br	x17

00000000004038d0 <posix_memalign@plt>:
  4038d0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4038d4:	ldr	x17, [x16, #568]
  4038d8:	add	x16, x16, #0x238
  4038dc:	br	x17

00000000004038e0 <pthread_attr_setstacksize@plt>:
  4038e0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4038e4:	ldr	x17, [x16, #576]
  4038e8:	add	x16, x16, #0x240
  4038ec:	br	x17

00000000004038f0 <calloc@plt>:
  4038f0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4038f4:	ldr	x17, [x16, #584]
  4038f8:	add	x16, x16, #0x248
  4038fc:	br	x17

0000000000403900 <pthread_rwlock_destroy@plt>:
  403900:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403904:	ldr	x17, [x16, #592]
  403908:	add	x16, x16, #0x250
  40390c:	br	x17

0000000000403910 <pthread_cond_broadcast@plt>:
  403910:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403914:	ldr	x17, [x16, #600]
  403918:	add	x16, x16, #0x258
  40391c:	br	x17

0000000000403920 <execv@plt>:
  403920:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403924:	ldr	x17, [x16, #608]
  403928:	add	x16, x16, #0x260
  40392c:	br	x17

0000000000403930 <strcasecmp@plt>:
  403930:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403934:	ldr	x17, [x16, #616]
  403938:	add	x16, x16, #0x268
  40393c:	br	x17

0000000000403940 <pthread_getspecific@plt>:
  403940:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403944:	ldr	x17, [x16, #624]
  403948:	add	x16, x16, #0x270
  40394c:	br	x17

0000000000403950 <readdir@plt>:
  403950:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403954:	ldr	x17, [x16, #632]
  403958:	add	x16, x16, #0x278
  40395c:	br	x17

0000000000403960 <realloc@plt>:
  403960:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403964:	ldr	x17, [x16, #640]
  403968:	add	x16, x16, #0x280
  40396c:	br	x17

0000000000403970 <__ctype_toupper_loc@plt>:
  403970:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403974:	ldr	x17, [x16, #648]
  403978:	add	x16, x16, #0x288
  40397c:	br	x17

0000000000403980 <getc@plt>:
  403980:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403984:	ldr	x17, [x16, #656]
  403988:	add	x16, x16, #0x290
  40398c:	br	x17

0000000000403990 <closedir@plt>:
  403990:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403994:	ldr	x17, [x16, #664]
  403998:	add	x16, x16, #0x298
  40399c:	br	x17

00000000004039a0 <strerror@plt>:
  4039a0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4039a4:	ldr	x17, [x16, #672]
  4039a8:	add	x16, x16, #0x2a0
  4039ac:	br	x17

00000000004039b0 <pthread_mutex_init@plt>:
  4039b0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4039b4:	ldr	x17, [x16, #680]
  4039b8:	add	x16, x16, #0x2a8
  4039bc:	br	x17

00000000004039c0 <close@plt>:
  4039c0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4039c4:	ldr	x17, [x16, #688]
  4039c8:	add	x16, x16, #0x2b0
  4039cc:	br	x17

00000000004039d0 <sigaction@plt>:
  4039d0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4039d4:	ldr	x17, [x16, #696]
  4039d8:	add	x16, x16, #0x2b8
  4039dc:	br	x17

00000000004039e0 <strrchr@plt>:
  4039e0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4039e4:	ldr	x17, [x16, #704]
  4039e8:	add	x16, x16, #0x2c0
  4039ec:	br	x17

00000000004039f0 <pthread_create@plt>:
  4039f0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  4039f4:	ldr	x17, [x16, #712]
  4039f8:	add	x16, x16, #0x2c8
  4039fc:	br	x17

0000000000403a00 <__gmon_start__@plt>:
  403a00:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a04:	ldr	x17, [x16, #720]
  403a08:	add	x16, x16, #0x2d0
  403a0c:	br	x17

0000000000403a10 <mktime@plt>:
  403a10:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a14:	ldr	x17, [x16, #728]
  403a18:	add	x16, x16, #0x2d8
  403a1c:	br	x17

0000000000403a20 <write@plt>:
  403a20:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a24:	ldr	x17, [x16, #736]
  403a28:	add	x16, x16, #0x2e0
  403a2c:	br	x17

0000000000403a30 <pthread_join@plt>:
  403a30:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a34:	ldr	x17, [x16, #744]
  403a38:	add	x16, x16, #0x2e8
  403a3c:	br	x17

0000000000403a40 <abort@plt>:
  403a40:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a44:	ldr	x17, [x16, #752]
  403a48:	add	x16, x16, #0x2f0
  403a4c:	br	x17

0000000000403a50 <eventfd@plt>:
  403a50:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a54:	ldr	x17, [x16, #760]
  403a58:	add	x16, x16, #0x2f8
  403a5c:	br	x17

0000000000403a60 <pthread_exit@plt>:
  403a60:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a64:	ldr	x17, [x16, #768]
  403a68:	add	x16, x16, #0x300
  403a6c:	br	x17

0000000000403a70 <access@plt>:
  403a70:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a74:	ldr	x17, [x16, #776]
  403a78:	add	x16, x16, #0x308
  403a7c:	br	x17

0000000000403a80 <feof@plt>:
  403a80:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a84:	ldr	x17, [x16, #784]
  403a88:	add	x16, x16, #0x310
  403a8c:	br	x17

0000000000403a90 <puts@plt>:
  403a90:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403a94:	ldr	x17, [x16, #792]
  403a98:	add	x16, x16, #0x318
  403a9c:	br	x17

0000000000403aa0 <pipe2@plt>:
  403aa0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403aa4:	ldr	x17, [x16, #800]
  403aa8:	add	x16, x16, #0x320
  403aac:	br	x17

0000000000403ab0 <memcmp@plt>:
  403ab0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ab4:	ldr	x17, [x16, #808]
  403ab8:	add	x16, x16, #0x328
  403abc:	br	x17

0000000000403ac0 <pthread_rwlock_tryrdlock@plt>:
  403ac0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ac4:	ldr	x17, [x16, #816]
  403ac8:	add	x16, x16, #0x330
  403acc:	br	x17

0000000000403ad0 <strcmp@plt>:
  403ad0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ad4:	ldr	x17, [x16, #824]
  403ad8:	add	x16, x16, #0x338
  403adc:	br	x17

0000000000403ae0 <getpwuid@plt>:
  403ae0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ae4:	ldr	x17, [x16, #832]
  403ae8:	add	x16, x16, #0x340
  403aec:	br	x17

0000000000403af0 <iconv@plt>:
  403af0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403af4:	ldr	x17, [x16, #840]
  403af8:	add	x16, x16, #0x348
  403afc:	br	x17

0000000000403b00 <__ctype_b_loc@plt>:
  403b00:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b04:	ldr	x17, [x16, #848]
  403b08:	add	x16, x16, #0x350
  403b0c:	br	x17

0000000000403b10 <uselocale@plt>:
  403b10:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b14:	ldr	x17, [x16, #856]
  403b18:	add	x16, x16, #0x358
  403b1c:	br	x17

0000000000403b20 <rewinddir@plt>:
  403b20:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b24:	ldr	x17, [x16, #864]
  403b28:	add	x16, x16, #0x360
  403b2c:	br	x17

0000000000403b30 <rmdir@plt>:
  403b30:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b34:	ldr	x17, [x16, #872]
  403b38:	add	x16, x16, #0x368
  403b3c:	br	x17

0000000000403b40 <strtol@plt>:
  403b40:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b44:	ldr	x17, [x16, #880]
  403b48:	add	x16, x16, #0x370
  403b4c:	br	x17

0000000000403b50 <sched_yield@plt>:
  403b50:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b54:	ldr	x17, [x16, #888]
  403b58:	add	x16, x16, #0x378
  403b5c:	br	x17

0000000000403b60 <fread@plt>:
  403b60:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b64:	ldr	x17, [x16, #896]
  403b68:	add	x16, x16, #0x380
  403b6c:	br	x17

0000000000403b70 <pthread_rwlock_rdlock@plt>:
  403b70:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b74:	ldr	x17, [x16, #904]
  403b78:	add	x16, x16, #0x388
  403b7c:	br	x17

0000000000403b80 <chdir@plt>:
  403b80:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b84:	ldr	x17, [x16, #912]
  403b88:	add	x16, x16, #0x390
  403b8c:	br	x17

0000000000403b90 <free@plt>:
  403b90:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403b94:	ldr	x17, [x16, #920]
  403b98:	add	x16, x16, #0x398
  403b9c:	br	x17

0000000000403ba0 <ungetc@plt>:
  403ba0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ba4:	ldr	x17, [x16, #928]
  403ba8:	add	x16, x16, #0x3a0
  403bac:	br	x17

0000000000403bb0 <getgid@plt>:
  403bb0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403bb4:	ldr	x17, [x16, #936]
  403bb8:	add	x16, x16, #0x3a8
  403bbc:	br	x17

0000000000403bc0 <pthread_rwlock_wrlock@plt>:
  403bc0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403bc4:	ldr	x17, [x16, #944]
  403bc8:	add	x16, x16, #0x3b0
  403bcc:	br	x17

0000000000403bd0 <pthread_cond_wait@plt>:
  403bd0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403bd4:	ldr	x17, [x16, #952]
  403bd8:	add	x16, x16, #0x3b8
  403bdc:	br	x17

0000000000403be0 <pthread_key_delete@plt>:
  403be0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403be4:	ldr	x17, [x16, #960]
  403be8:	add	x16, x16, #0x3c0
  403bec:	br	x17

0000000000403bf0 <strncasecmp@plt>:
  403bf0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403bf4:	ldr	x17, [x16, #968]
  403bf8:	add	x16, x16, #0x3c8
  403bfc:	br	x17

0000000000403c00 <nanosleep@plt>:
  403c00:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c04:	ldr	x17, [x16, #976]
  403c08:	add	x16, x16, #0x3d0
  403c0c:	br	x17

0000000000403c10 <vasprintf@plt>:
  403c10:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c14:	ldr	x17, [x16, #984]
  403c18:	add	x16, x16, #0x3d8
  403c1c:	br	x17

0000000000403c20 <freopen@plt>:
  403c20:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c24:	ldr	x17, [x16, #992]
  403c28:	add	x16, x16, #0x3e0
  403c2c:	br	x17

0000000000403c30 <pthread_condattr_init@plt>:
  403c30:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c34:	ldr	x17, [x16, #1000]
  403c38:	add	x16, x16, #0x3e8
  403c3c:	br	x17

0000000000403c40 <strchr@plt>:
  403c40:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c44:	ldr	x17, [x16, #1008]
  403c48:	add	x16, x16, #0x3f0
  403c4c:	br	x17

0000000000403c50 <pthread_setspecific@plt>:
  403c50:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c54:	ldr	x17, [x16, #1016]
  403c58:	add	x16, x16, #0x3f8
  403c5c:	br	x17

0000000000403c60 <execve@plt>:
  403c60:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c64:	ldr	x17, [x16, #1024]
  403c68:	add	x16, x16, #0x400
  403c6c:	br	x17

0000000000403c70 <rename@plt>:
  403c70:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c74:	ldr	x17, [x16, #1032]
  403c78:	add	x16, x16, #0x408
  403c7c:	br	x17

0000000000403c80 <fwrite@plt>:
  403c80:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c84:	ldr	x17, [x16, #1040]
  403c88:	add	x16, x16, #0x410
  403c8c:	br	x17

0000000000403c90 <utime@plt>:
  403c90:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403c94:	ldr	x17, [x16, #1048]
  403c98:	add	x16, x16, #0x418
  403c9c:	br	x17

0000000000403ca0 <fcntl@plt>:
  403ca0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ca4:	ldr	x17, [x16, #1056]
  403ca8:	add	x16, x16, #0x420
  403cac:	br	x17

0000000000403cb0 <fflush@plt>:
  403cb0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403cb4:	ldr	x17, [x16, #1064]
  403cb8:	add	x16, x16, #0x428
  403cbc:	br	x17

0000000000403cc0 <pthread_mutex_destroy@plt>:
  403cc0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403cc4:	ldr	x17, [x16, #1072]
  403cc8:	add	x16, x16, #0x430
  403ccc:	br	x17

0000000000403cd0 <strcpy@plt>:
  403cd0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403cd4:	ldr	x17, [x16, #1080]
  403cd8:	add	x16, x16, #0x438
  403cdc:	br	x17

0000000000403ce0 <dirfd@plt>:
  403ce0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ce4:	ldr	x17, [x16, #1088]
  403ce8:	add	x16, x16, #0x440
  403cec:	br	x17

0000000000403cf0 <pthread_cond_init@plt>:
  403cf0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403cf4:	ldr	x17, [x16, #1096]
  403cf8:	add	x16, x16, #0x448
  403cfc:	br	x17

0000000000403d00 <getrlimit@plt>:
  403d00:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d04:	ldr	x17, [x16, #1104]
  403d08:	add	x16, x16, #0x450
  403d0c:	br	x17

0000000000403d10 <unsetenv@plt>:
  403d10:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d14:	ldr	x17, [x16, #1112]
  403d18:	add	x16, x16, #0x458
  403d1c:	br	x17

0000000000403d20 <iconv_open@plt>:
  403d20:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d24:	ldr	x17, [x16, #1120]
  403d28:	add	x16, x16, #0x460
  403d2c:	br	x17

0000000000403d30 <vsprintf@plt>:
  403d30:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d34:	ldr	x17, [x16, #1128]
  403d38:	add	x16, x16, #0x468
  403d3c:	br	x17

0000000000403d40 <__lxstat@plt>:
  403d40:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d44:	ldr	x17, [x16, #1136]
  403d48:	add	x16, x16, #0x470
  403d4c:	br	x17

0000000000403d50 <read@plt>:
  403d50:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d54:	ldr	x17, [x16, #1144]
  403d58:	add	x16, x16, #0x478
  403d5c:	br	x17

0000000000403d60 <memchr@plt>:
  403d60:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d64:	ldr	x17, [x16, #1152]
  403d68:	add	x16, x16, #0x480
  403d6c:	br	x17

0000000000403d70 <getresgid@plt>:
  403d70:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d74:	ldr	x17, [x16, #1160]
  403d78:	add	x16, x16, #0x488
  403d7c:	br	x17

0000000000403d80 <sysconf@plt>:
  403d80:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d84:	ldr	x17, [x16, #1168]
  403d88:	add	x16, x16, #0x490
  403d8c:	br	x17

0000000000403d90 <gethostname@plt>:
  403d90:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403d94:	ldr	x17, [x16, #1176]
  403d98:	add	x16, x16, #0x498
  403d9c:	br	x17

0000000000403da0 <pthread_condattr_setclock@plt>:
  403da0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403da4:	ldr	x17, [x16, #1184]
  403da8:	add	x16, x16, #0x4a0
  403dac:	br	x17

0000000000403db0 <select@plt>:
  403db0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403db4:	ldr	x17, [x16, #1192]
  403db8:	add	x16, x16, #0x4a8
  403dbc:	br	x17

0000000000403dc0 <__fxstat@plt>:
  403dc0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403dc4:	ldr	x17, [x16, #1200]
  403dc8:	add	x16, x16, #0x4b0
  403dcc:	br	x17

0000000000403dd0 <strstr@plt>:
  403dd0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403dd4:	ldr	x17, [x16, #1208]
  403dd8:	add	x16, x16, #0x4b8
  403ddc:	br	x17

0000000000403de0 <pthread_rwlock_init@plt>:
  403de0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403de4:	ldr	x17, [x16, #1216]
  403de8:	add	x16, x16, #0x4c0
  403dec:	br	x17

0000000000403df0 <vsnprintf@plt>:
  403df0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403df4:	ldr	x17, [x16, #1224]
  403df8:	add	x16, x16, #0x4c8
  403dfc:	br	x17

0000000000403e00 <dup2@plt>:
  403e00:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e04:	ldr	x17, [x16, #1232]
  403e08:	add	x16, x16, #0x4d0
  403e0c:	br	x17

0000000000403e10 <strncpy@plt>:
  403e10:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e14:	ldr	x17, [x16, #1240]
  403e18:	add	x16, x16, #0x4d8
  403e1c:	br	x17

0000000000403e20 <strsignal@plt>:
  403e20:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e24:	ldr	x17, [x16, #1248]
  403e28:	add	x16, x16, #0x4e0
  403e2c:	br	x17

0000000000403e30 <fallocate@plt>:
  403e30:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e34:	ldr	x17, [x16, #1256]
  403e38:	add	x16, x16, #0x4e8
  403e3c:	br	x17

0000000000403e40 <pthread_cond_destroy@plt>:
  403e40:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e44:	ldr	x17, [x16, #1264]
  403e48:	add	x16, x16, #0x4f0
  403e4c:	br	x17

0000000000403e50 <vfprintf@plt>:
  403e50:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e54:	ldr	x17, [x16, #1272]
  403e58:	add	x16, x16, #0x4f8
  403e5c:	br	x17

0000000000403e60 <printf@plt>:
  403e60:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e64:	ldr	x17, [x16, #1280]
  403e68:	add	x16, x16, #0x500
  403e6c:	br	x17

0000000000403e70 <pthread_rwlock_unlock@plt>:
  403e70:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e74:	ldr	x17, [x16, #1288]
  403e78:	add	x16, x16, #0x508
  403e7c:	br	x17

0000000000403e80 <__errno_location@plt>:
  403e80:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e84:	ldr	x17, [x16, #1296]
  403e88:	add	x16, x16, #0x510
  403e8c:	br	x17

0000000000403e90 <getenv@plt>:
  403e90:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403e94:	ldr	x17, [x16, #1304]
  403e98:	add	x16, x16, #0x518
  403e9c:	br	x17

0000000000403ea0 <putchar@plt>:
  403ea0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ea4:	ldr	x17, [x16, #1312]
  403ea8:	add	x16, x16, #0x520
  403eac:	br	x17

0000000000403eb0 <__xstat@plt>:
  403eb0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403eb4:	ldr	x17, [x16, #1320]
  403eb8:	add	x16, x16, #0x528
  403ebc:	br	x17

0000000000403ec0 <prctl@plt>:
  403ec0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ec4:	ldr	x17, [x16, #1328]
  403ec8:	add	x16, x16, #0x530
  403ecc:	br	x17

0000000000403ed0 <pthread_mutex_lock@plt>:
  403ed0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ed4:	ldr	x17, [x16, #1336]
  403ed8:	add	x16, x16, #0x538
  403edc:	br	x17

0000000000403ee0 <timegm@plt>:
  403ee0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ee4:	ldr	x17, [x16, #1344]
  403ee8:	add	x16, x16, #0x540
  403eec:	br	x17

0000000000403ef0 <pthread_mutex_unlock@plt>:
  403ef0:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403ef4:	ldr	x17, [x16, #1352]
  403ef8:	add	x16, x16, #0x548
  403efc:	br	x17

0000000000403f00 <waitpid@plt>:
  403f00:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f04:	ldr	x17, [x16, #1360]
  403f08:	add	x16, x16, #0x550
  403f0c:	br	x17

0000000000403f10 <unlink@plt>:
  403f10:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f14:	ldr	x17, [x16, #1368]
  403f18:	add	x16, x16, #0x558
  403f1c:	br	x17

0000000000403f20 <mkdir@plt>:
  403f20:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f24:	ldr	x17, [x16, #1376]
  403f28:	add	x16, x16, #0x560
  403f2c:	br	x17

0000000000403f30 <newlocale@plt>:
  403f30:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f34:	ldr	x17, [x16, #1384]
  403f38:	add	x16, x16, #0x568
  403f3c:	br	x17

0000000000403f40 <fprintf@plt>:
  403f40:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f44:	ldr	x17, [x16, #1392]
  403f48:	add	x16, x16, #0x570
  403f4c:	br	x17

0000000000403f50 <fgets@plt>:
  403f50:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f54:	ldr	x17, [x16, #1400]
  403f58:	add	x16, x16, #0x578
  403f5c:	br	x17

0000000000403f60 <pthread_cond_timedwait@plt>:
  403f60:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f64:	ldr	x17, [x16, #1408]
  403f68:	add	x16, x16, #0x580
  403f6c:	br	x17

0000000000403f70 <creat@plt>:
  403f70:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f74:	ldr	x17, [x16, #1416]
  403f78:	add	x16, x16, #0x588
  403f7c:	br	x17

0000000000403f80 <setlocale@plt>:
  403f80:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f84:	ldr	x17, [x16, #1424]
  403f88:	add	x16, x16, #0x590
  403f8c:	br	x17

0000000000403f90 <ferror@plt>:
  403f90:	adrp	x16, 4ac000 <ferror@plt+0xa8070>
  403f94:	ldr	x17, [x16, #1432]
  403f98:	add	x16, x16, #0x598
  403f9c:	br	x17

Disassembly of section .text:

0000000000403fa0 <.text>:
  403fa0:	stp	x29, x30, [sp, #-144]!
  403fa4:	mov	x29, sp
  403fa8:	stp	x21, x22, [sp, #32]
  403fac:	adrp	x22, 44c000 <ferror@plt+0x48070>
  403fb0:	add	x22, x22, #0xc40
  403fb4:	stp	x19, x20, [sp, #16]
  403fb8:	stp	x23, x24, [sp, #48]
  403fbc:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  403fc0:	add	x19, x23, #0x9b8
  403fc4:	str	x1, [sp, #112]
  403fc8:	str	w0, [sp, #124]
  403fcc:	mov	x0, x22
  403fd0:	str	xzr, [sp, #136]
  403fd4:	bl	403e90 <getenv@plt>
  403fd8:	cbz	x0, 403ff4 <ferror@plt+0x64>
  403fdc:	mov	w1, #0x1                   	// #1
  403fe0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  403fe4:	add	x0, x0, #0xc58
  403fe8:	str	w1, [x19, #84]
  403fec:	stp	w1, wzr, [x19, #92]
  403ff0:	bl	408c58 <ferror@plt+0x4cc8>
  403ff4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  403ff8:	add	x1, x1, #0xc90
  403ffc:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404000:	adrp	x21, 450000 <ferror@plt+0x4c070>
  404004:	add	x0, x0, #0xcb8
  404008:	add	x21, x21, #0x110
  40400c:	str	x1, [x19, #104]
  404010:	bl	403e90 <getenv@plt>
  404014:	cbz	x0, 404020 <ferror@plt+0x90>
  404018:	mov	x1, x21
  40401c:	bl	405238 <ferror@plt+0x12a8>
  404020:	adrp	x20, 44c000 <ferror@plt+0x48070>
  404024:	add	x20, x20, #0xcc8
  404028:	mov	x0, x20
  40402c:	bl	403e90 <getenv@plt>
  404030:	cbz	x0, 404230 <ferror@plt+0x2a0>
  404034:	mov	x0, x20
  404038:	bl	403e90 <getenv@plt>
  40403c:	mov	x1, x21
  404040:	bl	405238 <ferror@plt+0x12a8>
  404044:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404048:	add	x0, x0, #0xce0
  40404c:	bl	403e90 <getenv@plt>
  404050:	str	x0, [x19, #112]
  404054:	mov	x1, x0
  404058:	cbz	x0, 404218 <ferror@plt+0x288>
  40405c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404060:	add	x0, x0, #0xcf8
  404064:	bl	405618 <ferror@plt+0x1688>
  404068:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40406c:	add	x0, x0, #0xd10
  404070:	bl	403e90 <getenv@plt>
  404074:	mov	x1, x0
  404078:	cbz	x0, 404200 <ferror@plt+0x270>
  40407c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404080:	add	x0, x0, #0xd30
  404084:	bl	405618 <ferror@plt+0x1688>
  404088:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40408c:	add	x0, x0, #0xd50
  404090:	bl	403e90 <getenv@plt>
  404094:	cbz	x0, 4040b0 <ferror@plt+0x120>
  404098:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40409c:	add	x0, x0, #0xd70
  4040a0:	bl	408c58 <ferror@plt+0x4cc8>
  4040a4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4040a8:	mov	w1, #0x1                   	// #1
  4040ac:	str	w1, [x0, #2472]
  4040b0:	mov	x0, #0x0                   	// #0
  4040b4:	bl	41b648 <ferror@plt+0x176b8>
  4040b8:	adrp	x1, 44d000 <ferror@plt+0x49070>
  4040bc:	add	x1, x1, #0x918
  4040c0:	mov	x20, x0
  4040c4:	add	x1, x1, #0x20
  4040c8:	mov	x2, #0x0                   	// #0
  4040cc:	bl	41d658 <ferror@plt+0x196c8>
  4040d0:	mov	x0, x20
  4040d4:	add	x3, sp, #0x88
  4040d8:	add	x2, sp, #0x70
  4040dc:	add	x1, sp, #0x7c
  4040e0:	bl	41c858 <ferror@plt+0x188c8>
  4040e4:	cbz	w0, 404258 <ferror@plt+0x2c8>
  4040e8:	ldr	w0, [x23, #2488]
  4040ec:	cbz	w0, 404240 <ferror@plt+0x2b0>
  4040f0:	ldr	w0, [x19, #16]
  4040f4:	ldr	w1, [x19, #72]
  4040f8:	orr	w0, w0, w1
  4040fc:	cbz	w0, 4041b4 <ferror@plt+0x224>
  404100:	ldr	w1, [x19, #92]
  404104:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404108:	add	x0, x0, #0xdd8
  40410c:	bl	408c58 <ferror@plt+0x4cc8>
  404110:	ldr	w0, [x19, #92]
  404114:	cbnz	w0, 4041d4 <ferror@plt+0x244>
  404118:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40411c:	add	x0, x0, #0xf40
  404120:	bl	408c58 <ferror@plt+0x4cc8>
  404124:	ldr	w0, [x19, #120]
  404128:	cbz	w0, 4041f8 <ferror@plt+0x268>
  40412c:	bl	406808 <ferror@plt+0x2878>
  404130:	ldrb	w1, [x19, #4]
  404134:	tst	w1, #0x18
  404138:	b.ne	4041f0 <ferror@plt+0x260>  // b.any
  40413c:	ldp	w0, w2, [x19, #12]
  404140:	orr	w0, w0, w2
  404144:	cbnz	w0, 4041f0 <ferror@plt+0x260>
  404148:	ldr	w0, [x19, #120]
  40414c:	cbnz	w0, 4041e4 <ferror@plt+0x254>
  404150:	ldrb	w0, [x19, #4]
  404154:	cbnz	w0, 404168 <ferror@plt+0x1d8>
  404158:	ldr	w0, [x19, #8]
  40415c:	ldr	w1, [x19, #16]
  404160:	orr	w0, w0, w1
  404164:	cbz	w0, 404568 <ferror@plt+0x5d8>
  404168:	ldr	w0, [x19, #72]
  40416c:	cbz	w0, 404178 <ferror@plt+0x1e8>
  404170:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  404174:	str	wzr, [x1, #1512]
  404178:	ldr	w21, [x19, #24]
  40417c:	cbnz	w21, 404540 <ferror@plt+0x5b0>
  404180:	ldr	x23, [x19, #128]
  404184:	cbz	x23, 40427c <ferror@plt+0x2ec>
  404188:	mov	x1, x23
  40418c:	adrp	x0, 44b000 <ferror@plt+0x47070>
  404190:	add	x0, x0, #0xba0
  404194:	bl	405960 <ferror@plt+0x19d0>
  404198:	lsr	w21, w0, #31
  40419c:	mov	w0, w21
  4041a0:	ldp	x19, x20, [sp, #16]
  4041a4:	ldp	x21, x22, [sp, #32]
  4041a8:	ldp	x23, x24, [sp, #48]
  4041ac:	ldp	x29, x30, [sp], #144
  4041b0:	ret
  4041b4:	ldr	w1, [x19, #96]
  4041b8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4041bc:	add	x0, x0, #0xe88
  4041c0:	bl	408c58 <ferror@plt+0x4cc8>
  4041c4:	ldr	w0, [x19, #96]
  4041c8:	cbnz	w0, 404578 <ferror@plt+0x5e8>
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	str	w0, [x19, #92]
  4041d4:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4041d8:	add	x0, x0, #0xf28
  4041dc:	bl	408c58 <ferror@plt+0x4cc8>
  4041e0:	b	404124 <ferror@plt+0x194>
  4041e4:	tst	x1, #0x7
  4041e8:	b.eq	404150 <ferror@plt+0x1c0>  // b.none
  4041ec:	nop
  4041f0:	bl	406848 <ferror@plt+0x28b8>
  4041f4:	b	404150 <ferror@plt+0x1c0>
  4041f8:	bl	406818 <ferror@plt+0x2888>
  4041fc:	b	404130 <ferror@plt+0x1a0>
  404200:	adrp	x1, 44c000 <ferror@plt+0x48070>
  404204:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404208:	add	x1, x1, #0xd40
  40420c:	add	x0, x0, #0xd30
  404210:	bl	405618 <ferror@plt+0x1688>
  404214:	b	404088 <ferror@plt+0xf8>
  404218:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40421c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404220:	add	x1, x1, #0xd08
  404224:	add	x0, x0, #0xcf8
  404228:	bl	405618 <ferror@plt+0x1688>
  40422c:	b	404068 <ferror@plt+0xd8>
  404230:	ldr	x0, [x19, #104]
  404234:	mov	x1, x21
  404238:	bl	405238 <ferror@plt+0x12a8>
  40423c:	b	404044 <ferror@plt+0xb4>
  404240:	adrp	x0, 44c000 <ferror@plt+0x48070>
  404244:	add	x0, x0, #0xda8
  404248:	bl	408c58 <ferror@plt+0x4cc8>
  40424c:	mov	w0, #0x1                   	// #1
  404250:	str	w0, [x19, #16]
  404254:	b	404100 <ferror@plt+0x170>
  404258:	ldr	x2, [sp, #136]
  40425c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  404260:	adrp	x1, 44c000 <ferror@plt+0x48070>
  404264:	mov	w21, #0x1                   	// #1
  404268:	ldr	x0, [x0, #2416]
  40426c:	add	x1, x1, #0x9d8
  404270:	ldr	x2, [x2, #8]
  404274:	bl	403f40 <fprintf@plt>
  404278:	b	40419c <ferror@plt+0x20c>
  40427c:	bl	405318 <ferror@plt+0x1388>
  404280:	ldr	w0, [x19, #72]
  404284:	cbnz	w0, 404570 <ferror@plt+0x5e0>
  404288:	adrp	x0, 44b000 <ferror@plt+0x47070>
  40428c:	add	x0, x0, #0xc80
  404290:	stp	x25, x26, [sp, #64]
  404294:	bl	42aef0 <ferror@plt+0x26f60>
  404298:	ldr	w2, [sp, #124]
  40429c:	mov	x24, x0
  4042a0:	cmp	w2, #0x1
  4042a4:	b.le	4042e8 <ferror@plt+0x358>
  4042a8:	adrp	x21, 451000 <ferror@plt+0x4d070>
  4042ac:	add	x21, x21, #0x588
  4042b0:	ldr	x1, [sp, #112]
  4042b4:	sub	w2, w2, #0x1
  4042b8:	str	w2, [sp, #124]
  4042bc:	mov	x0, x24
  4042c0:	add	x2, x1, #0x8
  4042c4:	str	x2, [sp, #112]
  4042c8:	ldr	x1, [x1, #8]
  4042cc:	bl	42b150 <ferror@plt+0x271c0>
  4042d0:	mov	x1, x21
  4042d4:	mov	x0, x24
  4042d8:	bl	42b150 <ferror@plt+0x271c0>
  4042dc:	ldr	w2, [sp, #124]
  4042e0:	cmp	w2, #0x1
  4042e4:	b.gt	4042b0 <ferror@plt+0x320>
  4042e8:	mov	x0, x20
  4042ec:	bl	41b698 <ferror@plt+0x17708>
  4042f0:	ldr	x0, [x24]
  4042f4:	adrp	x20, 44c000 <ferror@plt+0x48070>
  4042f8:	add	x20, x20, #0xf60
  4042fc:	bl	4295c8 <ferror@plt+0x25638>
  404300:	bl	429668 <ferror@plt+0x256d8>
  404304:	mov	x0, x20
  404308:	bl	403e90 <getenv@plt>
  40430c:	mov	x25, x0
  404310:	cbz	x0, 404330 <ferror@plt+0x3a0>
  404314:	mov	x0, x20
  404318:	bl	403e90 <getenv@plt>
  40431c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  404320:	add	x1, x1, #0xf70
  404324:	bl	403780 <fopen@plt>
  404328:	mov	x25, x0
  40432c:	cbz	x0, 40484c <ferror@plt+0x8bc>
  404330:	ldr	x1, [x24]
  404334:	adrp	x2, 44c000 <ferror@plt+0x48070>
  404338:	mov	x0, #0x0                   	// #0
  40433c:	add	x2, x2, #0xf98
  404340:	mov	w21, #0x1                   	// #1
  404344:	bl	406e80 <ferror@plt+0x2ef0>
  404348:	mov	x22, x0
  40434c:	cbz	x0, 4047ec <ferror@plt+0x85c>
  404350:	adrp	x26, 44d000 <ferror@plt+0x49070>
  404354:	add	x26, x26, #0x20
  404358:	stp	x27, x28, [sp, #80]
  40435c:	adrp	x27, 44c000 <ferror@plt+0x48070>
  404360:	add	x0, x27, #0xd0
  404364:	str	x0, [sp, #104]
  404368:	ldr	x0, [x19, #56]
  40436c:	ldr	x20, [x22]
  404370:	cbz	x0, 404484 <ferror@plt+0x4f4>
  404374:	ldr	x0, [x20, #16]
  404378:	bl	417d40 <ferror@plt+0x13db0>
  40437c:	ldr	x0, [x19, #56]
  404380:	mov	w1, #0x4                   	// #4
  404384:	str	w1, [x20, #8]
  404388:	bl	427a88 <ferror@plt+0x23af8>
  40438c:	str	x0, [x20, #16]
  404390:	ldr	w1, [x19, #136]
  404394:	ldr	x0, [x20]
  404398:	cbz	w1, 404470 <ferror@plt+0x4e0>
  40439c:	bl	406720 <ferror@plt+0x2790>
  4043a0:	mov	x28, x0
  4043a4:	cbz	x25, 40447c <ferror@plt+0x4ec>
  4043a8:	ldr	x27, [x20]
  4043ac:	cbz	x28, 404514 <ferror@plt+0x584>
  4043b0:	ldr	w0, [x20, #8]
  4043b4:	bl	406768 <ferror@plt+0x27d8>
  4043b8:	mov	x3, x0
  4043bc:	ldr	x4, [x20, #16]
  4043c0:	cbz	x4, 404554 <ferror@plt+0x5c4>
  4043c4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4043c8:	mov	x2, x27
  4043cc:	mov	x0, x25
  4043d0:	add	x1, x1, #0xff8
  4043d4:	bl	403f40 <fprintf@plt>
  4043d8:	ldr	w0, [x20, #8]
  4043dc:	ldr	x2, [x20, #16]
  4043e0:	ldr	x1, [x28, #16]
  4043e4:	bl	405968 <ferror@plt+0x19d8>
  4043e8:	cbz	w0, 4044ac <ferror@plt+0x51c>
  4043ec:	mov	x0, x23
  4043f0:	mov	x1, x28
  4043f4:	bl	40ede8 <ferror@plt+0xae58>
  4043f8:	mov	x23, x0
  4043fc:	ldr	x22, [x22, #8]
  404400:	cbnz	x22, 404368 <ferror@plt+0x3d8>
  404404:	mov	x0, x23
  404408:	bl	40f530 <ferror@plt+0xb5a0>
  40440c:	mov	x23, x0
  404410:	cbz	w21, 40461c <ferror@plt+0x68c>
  404414:	cbz	x25, 404420 <ferror@plt+0x490>
  404418:	mov	x0, x25
  40441c:	bl	403740 <fclose@plt>
  404420:	mov	w1, #0x1                   	// #1
  404424:	mov	x0, x24
  404428:	bl	42a758 <ferror@plt+0x267c8>
  40442c:	ldr	w0, [x19, #16]
  404430:	ldr	w1, [x19, #80]
  404434:	orr	w0, w0, w1
  404438:	cbnz	w0, 40458c <ferror@plt+0x5fc>
  40443c:	ldr	w0, [x19, #40]
  404440:	cbnz	w0, 4045c0 <ferror@plt+0x630>
  404444:	ldr	w21, [x19, #44]
  404448:	cbnz	w21, 40459c <ferror@plt+0x60c>
  40444c:	ldr	w0, [x19, #28]
  404450:	cbz	w0, 40462c <ferror@plt+0x69c>
  404454:	mov	x20, x23
  404458:	cbz	x20, 40462c <ferror@plt+0x69c>
  40445c:	ldr	x0, [x20]
  404460:	ldr	x0, [x0, #16]
  404464:	bl	403a90 <puts@plt>
  404468:	ldr	x20, [x20, #8]
  40446c:	b	404458 <ferror@plt+0x4c8>
  404470:	bl	4066d8 <ferror@plt+0x2748>
  404474:	mov	x28, x0
  404478:	cbnz	x25, 4043a8 <ferror@plt+0x418>
  40447c:	cbnz	x28, 4043d8 <ferror@plt+0x448>
  404480:	b	404528 <ferror@plt+0x598>
  404484:	ldr	x0, [x19, #48]
  404488:	cbz	x0, 4044ec <ferror@plt+0x55c>
  40448c:	ldr	x0, [x20, #16]
  404490:	bl	417d40 <ferror@plt+0x13db0>
  404494:	ldr	x0, [x19, #48]
  404498:	mov	w1, #0x3                   	// #3
  40449c:	str	w1, [x20, #8]
  4044a0:	bl	427a88 <ferror@plt+0x23af8>
  4044a4:	str	x0, [x20, #16]
  4044a8:	b	404390 <ferror@plt+0x400>
  4044ac:	ldr	w0, [x20, #8]
  4044b0:	ldr	x21, [x20]
  4044b4:	bl	406768 <ferror@plt+0x27d8>
  4044b8:	mov	x2, x0
  4044bc:	ldp	x4, x5, [x28, #8]
  4044c0:	mov	x1, x21
  4044c4:	ldr	x3, [x20, #16]
  4044c8:	mov	x0, x26
  4044cc:	bl	408d50 <ferror@plt+0x4dc0>
  4044d0:	ldr	x2, [x28, #32]
  4044d4:	cbz	x2, 404560 <ferror@plt+0x5d0>
  4044d8:	ldr	x1, [x28, #8]
  4044dc:	mov	w21, #0x0                   	// #0
  4044e0:	ldr	x0, [sp, #104]
  4044e4:	bl	408d50 <ferror@plt+0x4dc0>
  4044e8:	b	4043fc <ferror@plt+0x46c>
  4044ec:	ldr	x0, [x19, #64]
  4044f0:	cbz	x0, 404390 <ferror@plt+0x400>
  4044f4:	ldr	x0, [x20, #16]
  4044f8:	bl	417d40 <ferror@plt+0x13db0>
  4044fc:	mov	w0, #0x2                   	// #2
  404500:	str	w0, [x20, #8]
  404504:	ldr	x0, [x19, #64]
  404508:	bl	427a88 <ferror@plt+0x23af8>
  40450c:	str	x0, [x20, #16]
  404510:	b	404390 <ferror@plt+0x400>
  404514:	adrp	x1, 44c000 <ferror@plt+0x48070>
  404518:	mov	x2, x27
  40451c:	mov	x0, x25
  404520:	add	x1, x1, #0xfe8
  404524:	bl	403f40 <fprintf@plt>
  404528:	ldr	x1, [x20]
  40452c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  404530:	mov	w21, #0x0                   	// #0
  404534:	add	x0, x0, #0x8
  404538:	bl	408d50 <ferror@plt+0x4dc0>
  40453c:	b	4043fc <ferror@plt+0x46c>
  404540:	adrp	x0, 44b000 <ferror@plt+0x47070>
  404544:	mov	w21, #0x0                   	// #0
  404548:	add	x0, x0, #0xba0
  40454c:	bl	403a90 <puts@plt>
  404550:	b	40419c <ferror@plt+0x20c>
  404554:	adrp	x4, 44c000 <ferror@plt+0x48070>
  404558:	add	x4, x4, #0xc38
  40455c:	b	4043c4 <ferror@plt+0x434>
  404560:	mov	w21, #0x0                   	// #0
  404564:	b	4043fc <ferror@plt+0x46c>
  404568:	bl	406838 <ferror@plt+0x28a8>
  40456c:	b	404168 <ferror@plt+0x1d8>
  404570:	bl	4067a0 <ferror@plt+0x2810>
  404574:	b	40419c <ferror@plt+0x20c>
  404578:	mov	x0, x22
  40457c:	bl	403e90 <getenv@plt>
  404580:	cbnz	x0, 4041cc <ferror@plt+0x23c>
  404584:	str	wzr, [x19, #92]
  404588:	b	404118 <ferror@plt+0x188>
  40458c:	mov	w21, #0x0                   	// #0
  404590:	ldp	x25, x26, [sp, #64]
  404594:	ldp	x27, x28, [sp, #80]
  404598:	b	40419c <ferror@plt+0x20c>
  40459c:	cbz	x23, 40461c <ferror@plt+0x68c>
  4045a0:	ldr	x0, [x23]
  4045a4:	ldr	w1, [x0, #120]
  4045a8:	cbnz	w1, 40458c <ferror@plt+0x5fc>
  4045ac:	ldr	x0, [x0, #56]
  4045b0:	bl	408c00 <ferror@plt+0x4c70>
  4045b4:	cbnz	w0, 40458c <ferror@plt+0x5fc>
  4045b8:	ldr	x23, [x23, #8]
  4045bc:	b	40459c <ferror@plt+0x60c>
  4045c0:	adrp	x24, 42d000 <ferror@plt+0x29070>
  4045c4:	adrp	x22, 408000 <ferror@plt+0x4070>
  4045c8:	add	x24, x24, #0x550
  4045cc:	add	x22, x22, #0x668
  4045d0:	mov	x20, x23
  4045d4:	cbz	x20, 404444 <ferror@plt+0x4b4>
  4045d8:	ldr	x0, [x20]
  4045dc:	ldr	x0, [x0, #96]
  4045e0:	cbz	x0, 404608 <ferror@plt+0x678>
  4045e4:	bl	40e840 <ferror@plt+0xa8b0>
  4045e8:	mov	x1, x24
  4045ec:	bl	40f7b8 <ferror@plt+0xb828>
  4045f0:	mov	x1, x22
  4045f4:	mov	x2, #0x0                   	// #0
  4045f8:	mov	x21, x0
  4045fc:	bl	40f760 <ferror@plt+0xb7d0>
  404600:	mov	x0, x21
  404604:	bl	40ed18 <ferror@plt+0xad88>
  404608:	ldr	x20, [x20, #8]
  40460c:	cbz	x20, 404444 <ferror@plt+0x4b4>
  404610:	mov	w0, #0xa                   	// #10
  404614:	bl	403ea0 <putchar@plt>
  404618:	b	4045d4 <ferror@plt+0x644>
  40461c:	mov	w21, #0x1                   	// #1
  404620:	ldp	x25, x26, [sp, #64]
  404624:	ldp	x27, x28, [sp, #80]
  404628:	b	40419c <ferror@plt+0x20c>
  40462c:	ldr	w0, [x19, #76]
  404630:	cbz	w0, 404680 <ferror@plt+0x6f0>
  404634:	adrp	x22, 44d000 <ferror@plt+0x49070>
  404638:	mov	x20, x23
  40463c:	add	x22, x22, #0x50
  404640:	cbz	x20, 404680 <ferror@plt+0x6f0>
  404644:	ldr	x2, [x20]
  404648:	ldr	x1, [x2]
  40464c:	b	404654 <ferror@plt+0x6c4>
  404650:	add	x1, x1, #0x1
  404654:	ldrb	w0, [x1]
  404658:	cmp	w0, #0x2f
  40465c:	b.eq	404650 <ferror@plt+0x6c0>  // b.none
  404660:	cbnz	w0, 40466c <ferror@plt+0x6dc>
  404664:	ldr	x20, [x20, #8]
  404668:	b	404640 <ferror@plt+0x6b0>
  40466c:	ldr	x2, [x2, #16]
  404670:	mov	x0, x22
  404674:	bl	403e60 <printf@plt>
  404678:	ldr	x20, [x20, #8]
  40467c:	b	404640 <ferror@plt+0x6b0>
  404680:	ldr	w0, [x19, #8]
  404684:	cbz	w0, 404704 <ferror@plt+0x774>
  404688:	adrp	x27, 44c000 <ferror@plt+0x48070>
  40468c:	mov	x26, x23
  404690:	add	x27, x27, #0xff8
  404694:	cbz	x26, 404704 <ferror@plt+0x774>
  404698:	ldr	x25, [x26]
  40469c:	ldr	x22, [x25, #56]
  4046a0:	cbz	x22, 4046fc <ferror@plt+0x76c>
  4046a4:	ldr	x24, [x22]
  4046a8:	ldr	x0, [x25, #104]
  4046ac:	ldr	x1, [x24]
  4046b0:	bl	40d588 <ferror@plt+0x95f8>
  4046b4:	mov	x20, x0
  4046b8:	cbz	x0, 4046ec <ferror@plt+0x75c>
  4046bc:	ldr	w0, [x0, #8]
  4046c0:	cmp	w0, #0x6
  4046c4:	b.eq	4046ec <ferror@plt+0x75c>  // b.none
  4046c8:	ldr	x24, [x24]
  4046cc:	bl	406768 <ferror@plt+0x27d8>
  4046d0:	ldr	x3, [x20, #16]
  4046d4:	mov	x2, x0
  4046d8:	mov	x1, x24
  4046dc:	mov	x0, x27
  4046e0:	bl	403e60 <printf@plt>
  4046e4:	ldr	x22, [x22, #8]
  4046e8:	b	4046a0 <ferror@plt+0x710>
  4046ec:	ldr	x0, [x24]
  4046f0:	bl	403a90 <puts@plt>
  4046f4:	ldr	x22, [x22, #8]
  4046f8:	b	4046a0 <ferror@plt+0x710>
  4046fc:	ldr	x26, [x26, #8]
  404700:	b	404694 <ferror@plt+0x704>
  404704:	ldr	w0, [x19, #12]
  404708:	cbz	w0, 4047a0 <ferror@plt+0x810>
  40470c:	adrp	x27, 44c000 <ferror@plt+0x48070>
  404710:	mov	x26, x23
  404714:	add	x27, x27, #0xff8
  404718:	cbz	x26, 4047a0 <ferror@plt+0x810>
  40471c:	ldr	x25, [x26]
  404720:	ldr	x20, [x25, #72]
  404724:	cbz	x20, 404798 <ferror@plt+0x808>
  404728:	ldr	x0, [x25, #56]
  40472c:	ldr	x22, [x20]
  404730:	mov	x1, x22
  404734:	bl	40f5d0 <ferror@plt+0xb640>
  404738:	cbz	x0, 404744 <ferror@plt+0x7b4>
  40473c:	ldr	x20, [x20, #8]
  404740:	b	404724 <ferror@plt+0x794>
  404744:	ldr	x1, [x22]
  404748:	ldr	x0, [x25, #104]
  40474c:	bl	40d588 <ferror@plt+0x95f8>
  404750:	mov	x24, x0
  404754:	cbz	x0, 404788 <ferror@plt+0x7f8>
  404758:	ldr	w0, [x0, #8]
  40475c:	cmp	w0, #0x6
  404760:	b.eq	404788 <ferror@plt+0x7f8>  // b.none
  404764:	ldr	x22, [x22]
  404768:	bl	406768 <ferror@plt+0x27d8>
  40476c:	ldr	x3, [x24, #16]
  404770:	mov	x2, x0
  404774:	mov	x1, x22
  404778:	mov	x0, x27
  40477c:	bl	403e60 <printf@plt>
  404780:	ldr	x20, [x20, #8]
  404784:	b	404724 <ferror@plt+0x794>
  404788:	ldr	x0, [x22]
  40478c:	bl	403a90 <puts@plt>
  404790:	ldr	x20, [x20, #8]
  404794:	b	404724 <ferror@plt+0x794>
  404798:	ldr	x26, [x26, #8]
  40479c:	b	404718 <ferror@plt+0x788>
  4047a0:	ldr	x1, [x19, #32]
  4047a4:	cbz	x1, 404818 <ferror@plt+0x888>
  4047a8:	mov	x0, x23
  4047ac:	bl	405898 <ferror@plt+0x1908>
  4047b0:	mov	x1, x0
  4047b4:	adrp	x20, 452000 <ferror@plt+0x4e070>
  4047b8:	add	x20, x20, #0xf0
  4047bc:	mov	x22, x0
  4047c0:	mov	x0, x20
  4047c4:	bl	403e60 <printf@plt>
  4047c8:	mov	x0, x22
  4047cc:	bl	417d40 <ferror@plt+0x13db0>
  4047d0:	ldrb	w1, [x19, #4]
  4047d4:	cbnz	w1, 404828 <ferror@plt+0x898>
  4047d8:	mov	w0, #0xa                   	// #10
  4047dc:	bl	403ea0 <putchar@plt>
  4047e0:	ldp	x25, x26, [sp, #64]
  4047e4:	ldp	x27, x28, [sp, #80]
  4047e8:	b	40419c <ferror@plt+0x20c>
  4047ec:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4047f0:	mov	x2, #0x2f                  	// #47
  4047f4:	mov	x1, #0x1                   	// #1
  4047f8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4047fc:	ldr	x3, [x19, #2416]
  404800:	add	x0, x0, #0xfb8
  404804:	bl	403c80 <fwrite@plt>
  404808:	ldr	x0, [x19, #2416]
  40480c:	bl	403cb0 <fflush@plt>
  404810:	ldp	x25, x26, [sp, #64]
  404814:	b	40419c <ferror@plt+0x20c>
  404818:	ldrb	w1, [x19, #4]
  40481c:	cbz	w1, 40458c <ferror@plt+0x5fc>
  404820:	adrp	x20, 452000 <ferror@plt+0x4e070>
  404824:	add	x20, x20, #0xf0
  404828:	mov	x0, x23
  40482c:	bl	405468 <ferror@plt+0x14d8>
  404830:	mov	x19, x0
  404834:	mov	x0, x20
  404838:	mov	x1, x19
  40483c:	bl	403e60 <printf@plt>
  404840:	mov	x0, x19
  404844:	bl	417d40 <ferror@plt+0x13db0>
  404848:	b	4047d8 <ferror@plt+0x848>
  40484c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  404850:	mov	x0, x20
  404854:	stp	x27, x28, [sp, #80]
  404858:	ldr	x19, [x1, #2416]
  40485c:	bl	403e90 <getenv@plt>
  404860:	adrp	x1, 44c000 <ferror@plt+0x48070>
  404864:	mov	x2, x0
  404868:	add	x1, x1, #0xf78
  40486c:	mov	x0, x19
  404870:	bl	403f40 <fprintf@plt>
  404874:	mov	w0, #0x1                   	// #1
  404878:	bl	403500 <exit@plt>
  40487c:	nop
  404880:	stp	x29, x30, [sp, #-144]!
  404884:	adrp	x0, 48a000 <ferror@plt+0x86070>
  404888:	add	x0, x0, #0xd38
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	adrp	x19, 48a000 <ferror@plt+0x86070>
  404898:	add	x19, x19, #0xd58
  40489c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4048a0:	str	x21, [sp, #32]
  4048a4:	ldp	x2, x3, [x19]
  4048a8:	stp	x2, x3, [sp, #48]
  4048ac:	ldr	w21, [x20, #2400]
  4048b0:	ldp	x2, x3, [x19, #16]
  4048b4:	stp	x2, x3, [sp, #64]
  4048b8:	ldp	x2, x3, [x19, #32]
  4048bc:	stp	x2, x3, [sp, #80]
  4048c0:	ldp	x2, x3, [x19, #48]
  4048c4:	stp	x2, x3, [sp, #96]
  4048c8:	ldp	x2, x3, [x19, #64]
  4048cc:	stp	x2, x3, [sp, #112]
  4048d0:	ldp	x2, x3, [x19, #80]
  4048d4:	stp	x2, x3, [sp, #128]
  4048d8:	bl	403e90 <getenv@plt>
  4048dc:	cbz	x0, 40495c <ferror@plt+0x9cc>
  4048e0:	add	x1, sp, #0x30
  4048e4:	mov	w2, #0x6                   	// #6
  4048e8:	bl	448d88 <ferror@plt+0x44df8>
  4048ec:	ldp	x6, x7, [x19, #96]
  4048f0:	str	w0, [x20, #2400]
  4048f4:	ldp	x4, x5, [x19, #112]
  4048f8:	adrp	x0, 48a000 <ferror@plt+0x86070>
  4048fc:	ldp	x2, x3, [x19, #128]
  404900:	add	x0, x0, #0xd50
  404904:	stp	x6, x7, [sp, #48]
  404908:	stp	x4, x5, [sp, #64]
  40490c:	stp	x2, x3, [sp, #80]
  404910:	bl	403e90 <getenv@plt>
  404914:	mov	w1, #0x0                   	// #0
  404918:	cbz	x0, 40492c <ferror@plt+0x99c>
  40491c:	add	x1, sp, #0x30
  404920:	mov	w2, #0x3                   	// #3
  404924:	bl	448d88 <ferror@plt+0x44df8>
  404928:	mov	w1, w0
  40492c:	add	x20, x20, #0x960
  404930:	adrp	x2, 4ad000 <__environ@@GLIBC_2.17+0x680>
  404934:	and	w0, w1, #0xfffffffc
  404938:	and	w1, w1, #0x1
  40493c:	str	w1, [x2, #156]
  404940:	ldr	w1, [x20, #4]
  404944:	ldr	x21, [sp, #32]
  404948:	orr	w0, w0, w1
  40494c:	str	w0, [x20, #4]
  404950:	ldp	x19, x20, [sp, #16]
  404954:	ldp	x29, x30, [sp], #144
  404958:	ret
  40495c:	mov	w0, w21
  404960:	b	4048ec <ferror@plt+0x95c>
  404964:	mov	x29, #0x0                   	// #0
  404968:	mov	x30, #0x0                   	// #0
  40496c:	mov	x5, x0
  404970:	ldr	x1, [sp]
  404974:	add	x2, sp, #0x8
  404978:	mov	x6, sp
  40497c:	movz	x0, #0x0, lsl #48
  404980:	movk	x0, #0x0, lsl #32
  404984:	movk	x0, #0x40, lsl #16
  404988:	movk	x0, #0x3fa0
  40498c:	movz	x3, #0x0, lsl #48
  404990:	movk	x3, #0x0, lsl #32
  404994:	movk	x3, #0x44, lsl #16
  404998:	movk	x3, #0xb9c0
  40499c:	movz	x4, #0x0, lsl #48
  4049a0:	movk	x4, #0x0, lsl #32
  4049a4:	movk	x4, #0x44, lsl #16
  4049a8:	movk	x4, #0xba40
  4049ac:	bl	403840 <__libc_start_main@plt>
  4049b0:	bl	403a40 <abort@plt>
  4049b4:	adrp	x0, 4ab000 <ferror@plt+0xa7070>
  4049b8:	ldr	x0, [x0, #4064]
  4049bc:	cbz	x0, 4049c4 <ferror@plt+0xa34>
  4049c0:	b	403a00 <__gmon_start__@plt>
  4049c4:	ret
  4049c8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4049cc:	add	x0, x0, #0x968
  4049d0:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4049d4:	add	x1, x1, #0x968
  4049d8:	cmp	x1, x0
  4049dc:	b.eq	4049f4 <ferror@plt+0xa64>  // b.none
  4049e0:	adrp	x1, 44b000 <ferror@plt+0x47070>
  4049e4:	ldr	x1, [x1, #2680]
  4049e8:	cbz	x1, 4049f4 <ferror@plt+0xa64>
  4049ec:	mov	x16, x1
  4049f0:	br	x16
  4049f4:	ret
  4049f8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4049fc:	add	x0, x0, #0x968
  404a00:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  404a04:	add	x1, x1, #0x968
  404a08:	sub	x1, x1, x0
  404a0c:	lsr	x2, x1, #63
  404a10:	add	x1, x2, x1, asr #3
  404a14:	cmp	xzr, x1, asr #1
  404a18:	asr	x1, x1, #1
  404a1c:	b.eq	404a34 <ferror@plt+0xaa4>  // b.none
  404a20:	adrp	x2, 44b000 <ferror@plt+0x47070>
  404a24:	ldr	x2, [x2, #2688]
  404a28:	cbz	x2, 404a34 <ferror@plt+0xaa4>
  404a2c:	mov	x16, x2
  404a30:	br	x16
  404a34:	ret
  404a38:	stp	x29, x30, [sp, #-32]!
  404a3c:	mov	x29, sp
  404a40:	str	x19, [sp, #16]
  404a44:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  404a48:	ldrb	w0, [x19, #2440]
  404a4c:	cbnz	w0, 404a5c <ferror@plt+0xacc>
  404a50:	bl	4049c8 <ferror@plt+0xa38>
  404a54:	mov	w0, #0x1                   	// #1
  404a58:	strb	w0, [x19, #2440]
  404a5c:	ldr	x19, [sp, #16]
  404a60:	ldp	x29, x30, [sp], #32
  404a64:	ret
  404a68:	b	4049f8 <ferror@plt+0xa68>
  404a6c:	nop
  404a70:	ldr	w2, [x0, #124]
  404a74:	mov	w3, #0xffffffff            	// #-1
  404a78:	ldr	w1, [x1, #124]
  404a7c:	cmp	w2, w1
  404a80:	cset	w0, gt
  404a84:	csel	w0, w0, w3, ge  // ge = tcont
  404a88:	ret
  404a8c:	nop
  404a90:	stp	x29, x30, [sp, #-32]!
  404a94:	mov	x29, sp
  404a98:	str	x19, [sp, #16]
  404a9c:	mov	x19, x2
  404aa0:	bl	4034d0 <strlen@plt>
  404aa4:	ldr	w1, [x19]
  404aa8:	cmp	x0, w1, sxtw
  404aac:	csel	w1, w1, w0, cc  // cc = lo, ul, last
  404ab0:	str	w1, [x19]
  404ab4:	ldr	x19, [sp, #16]
  404ab8:	ldp	x29, x30, [sp], #32
  404abc:	ret
  404ac0:	stp	x29, x30, [sp, #-32]!
  404ac4:	mov	x29, sp
  404ac8:	ldr	x0, [x1]
  404acc:	stp	x19, x20, [sp, #16]
  404ad0:	mov	x19, x1
  404ad4:	sxtw	x20, w2
  404ad8:	bl	4034d0 <strlen@plt>
  404adc:	sub	x0, x20, x0
  404ae0:	mov	w1, #0x20                  	// #32
  404ae4:	bl	427b60 <ferror@plt+0x23bd0>
  404ae8:	ldp	x1, x3, [x19]
  404aec:	adrp	x5, 44b000 <ferror@plt+0x47070>
  404af0:	ldr	x4, [x19, #24]
  404af4:	mov	x20, x0
  404af8:	mov	x2, x0
  404afc:	add	x0, x5, #0xa88
  404b00:	bl	403e60 <printf@plt>
  404b04:	mov	x0, x20
  404b08:	ldp	x19, x20, [sp, #16]
  404b0c:	ldp	x29, x30, [sp], #32
  404b10:	b	417d40 <ferror@plt+0x13db0>
  404b14:	nop
  404b18:	stp	x29, x30, [sp, #-16]!
  404b1c:	adrp	x3, 44c000 <ferror@plt+0x48070>
  404b20:	adrp	x1, 44b000 <ferror@plt+0x47070>
  404b24:	mov	x29, sp
  404b28:	add	x3, x3, #0x350
  404b2c:	add	x1, x1, #0xa98
  404b30:	mov	x4, #0x0                   	// #0
  404b34:	mov	w2, #0x484                 	// #1156
  404b38:	mov	x0, #0x0                   	// #0
  404b3c:	bl	430e98 <ferror@plt+0x2cf08>
  404b40:	stp	x29, x30, [sp, #-80]!
  404b44:	mov	x29, sp
  404b48:	stp	x21, x22, [sp, #32]
  404b4c:	mov	x21, x2
  404b50:	mov	x22, x3
  404b54:	ldr	x2, [x0]
  404b58:	stp	x19, x20, [sp, #16]
  404b5c:	stp	x23, x24, [sp, #48]
  404b60:	mov	w23, w1
  404b64:	mov	x24, x0
  404b68:	mov	x1, x2
  404b6c:	mov	x0, x21
  404b70:	bl	40db28 <ferror@plt+0x9b98>
  404b74:	cbz	w23, 404c10 <ferror@plt+0xc80>
  404b78:	ldr	x0, [x24, #72]
  404b7c:	bl	40f700 <ferror@plt+0xb770>
  404b80:	mov	x19, x0
  404b84:	cbz	x0, 404bd4 <ferror@plt+0xc44>
  404b88:	str	x25, [sp, #64]
  404b8c:	adrp	x25, 44b000 <ferror@plt+0x47070>
  404b90:	add	x25, x25, #0xaa0
  404b94:	ldr	x20, [x19]
  404b98:	mov	x3, #0x0                   	// #0
  404b9c:	mov	x2, #0x0                   	// #0
  404ba0:	mov	x0, x21
  404ba4:	ldr	x1, [x20]
  404ba8:	bl	40d708 <ferror@plt+0x9778>
  404bac:	mov	w4, w0
  404bb0:	mov	x3, x22
  404bb4:	mov	x2, x21
  404bb8:	mov	w1, w23
  404bbc:	mov	x0, x20
  404bc0:	cbnz	w4, 404bf8 <ferror@plt+0xc68>
  404bc4:	bl	404b40 <ferror@plt+0xbb0>
  404bc8:	ldr	x19, [x19, #16]
  404bcc:	cbnz	x19, 404b94 <ferror@plt+0xc04>
  404bd0:	ldr	x25, [sp, #64]
  404bd4:	mov	x1, x24
  404bd8:	ldr	x0, [x22]
  404bdc:	bl	40ede8 <ferror@plt+0xae58>
  404be0:	ldp	x19, x20, [sp, #16]
  404be4:	ldp	x23, x24, [sp, #48]
  404be8:	str	x0, [x22]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x29, x30, [sp], #80
  404bf4:	ret
  404bf8:	ldr	x1, [x20]
  404bfc:	mov	x0, x25
  404c00:	bl	408c58 <ferror@plt+0x4cc8>
  404c04:	ldr	x19, [x19, #16]
  404c08:	cbnz	x19, 404b94 <ferror@plt+0xc04>
  404c0c:	b	404bd0 <ferror@plt+0xc40>
  404c10:	ldr	x0, [x24, #56]
  404c14:	b	404b7c <ferror@plt+0xbec>
  404c18:	stp	x29, x30, [sp, #-48]!
  404c1c:	mov	x29, sp
  404c20:	stp	x21, x22, [sp, #32]
  404c24:	mov	w21, w1
  404c28:	mov	x22, x3
  404c2c:	ldr	x1, [x0]
  404c30:	mov	x3, #0x0                   	// #0
  404c34:	stp	x19, x20, [sp, #16]
  404c38:	mov	x19, x0
  404c3c:	mov	x20, x2
  404c40:	mov	x0, x2
  404c44:	mov	x2, #0x0                   	// #0
  404c48:	bl	40d708 <ferror@plt+0x9778>
  404c4c:	cbnz	w0, 404c70 <ferror@plt+0xce0>
  404c50:	mov	x3, x22
  404c54:	mov	x2, x20
  404c58:	mov	w1, w21
  404c5c:	mov	x0, x19
  404c60:	ldp	x19, x20, [sp, #16]
  404c64:	ldp	x21, x22, [sp, #32]
  404c68:	ldp	x29, x30, [sp], #48
  404c6c:	b	404b40 <ferror@plt+0xbb0>
  404c70:	ldr	x1, [x19]
  404c74:	adrp	x0, 44b000 <ferror@plt+0x47070>
  404c78:	ldp	x19, x20, [sp, #16]
  404c7c:	add	x0, x0, #0xaa0
  404c80:	ldp	x21, x22, [sp, #32]
  404c84:	ldp	x29, x30, [sp], #48
  404c88:	b	408c58 <ferror@plt+0x4cc8>
  404c8c:	nop
  404c90:	stp	x29, x30, [sp, #-112]!
  404c94:	mov	x29, sp
  404c98:	stp	x21, x22, [sp, #32]
  404c9c:	and	w22, w1, #0xff
  404ca0:	adrp	x1, 40e000 <ferror@plt+0xa070>
  404ca4:	add	x1, x1, #0x9a0
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	mov	x19, x0
  404cb0:	adrp	x0, 40e000 <ferror@plt+0xa070>
  404cb4:	add	x0, x0, #0x9c0
  404cb8:	stp	x23, x24, [sp, #48]
  404cbc:	mov	w24, w2
  404cc0:	stp	x25, x26, [sp, #64]
  404cc4:	mov	w25, w3
  404cc8:	str	xzr, [sp, #104]
  404ccc:	bl	40ccf0 <ferror@plt+0x8d60>
  404cd0:	mov	x21, x0
  404cd4:	mov	x0, x19
  404cd8:	bl	40f700 <ferror@plt+0xb770>
  404cdc:	cbz	x0, 404d64 <ferror@plt+0xdd4>
  404ce0:	adrp	x26, 44b000 <ferror@plt+0x47070>
  404ce4:	mov	x19, x0
  404ce8:	add	x26, x26, #0xaa0
  404cec:	nop
  404cf0:	ldr	x23, [x19]
  404cf4:	mov	x0, x21
  404cf8:	mov	x3, #0x0                   	// #0
  404cfc:	mov	x2, #0x0                   	// #0
  404d00:	ldr	x1, [x23]
  404d04:	bl	40d708 <ferror@plt+0x9778>
  404d08:	cbnz	w0, 405008 <ferror@plt+0x1078>
  404d0c:	ldr	x2, [x23]
  404d10:	mov	x0, x21
  404d14:	mov	x1, x2
  404d18:	bl	40db28 <ferror@plt+0x9b98>
  404d1c:	cbz	w25, 405018 <ferror@plt+0x1088>
  404d20:	ldr	x0, [x23, #72]
  404d24:	bl	40f700 <ferror@plt+0xb770>
  404d28:	mov	x20, x0
  404d2c:	cbz	x0, 404d4c <ferror@plt+0xdbc>
  404d30:	ldr	x0, [x20]
  404d34:	add	x3, sp, #0x68
  404d38:	mov	x2, x21
  404d3c:	mov	w1, w25
  404d40:	bl	404c18 <ferror@plt+0xc88>
  404d44:	ldr	x20, [x20, #16]
  404d48:	cbnz	x20, 404d30 <ferror@plt+0xda0>
  404d4c:	ldr	x0, [sp, #104]
  404d50:	mov	x1, x23
  404d54:	bl	40ede8 <ferror@plt+0xae58>
  404d58:	str	x0, [sp, #104]
  404d5c:	ldr	x19, [x19, #16]
  404d60:	cbnz	x19, 404cf0 <ferror@plt+0xd60>
  404d64:	mov	x0, x21
  404d68:	bl	40d478 <ferror@plt+0x94e8>
  404d6c:	ldr	x20, [sp, #104]
  404d70:	adrp	x21, 44b000 <ferror@plt+0x47070>
  404d74:	add	x21, x21, #0xae0
  404d78:	adrp	x1, 44b000 <ferror@plt+0x47070>
  404d7c:	adrp	x19, 44e000 <ferror@plt+0x4a070>
  404d80:	mov	x0, x21
  404d84:	add	x1, x1, #0xad0
  404d88:	add	x19, x19, #0x388
  404d8c:	bl	408c58 <ferror@plt+0x4cc8>
  404d90:	cbz	x20, 404db0 <ferror@plt+0xe20>
  404d94:	nop
  404d98:	ldr	x1, [x20]
  404d9c:	mov	x0, x19
  404da0:	ldr	x1, [x1]
  404da4:	bl	408c58 <ferror@plt+0x4cc8>
  404da8:	ldr	x20, [x20, #8]
  404dac:	cbnz	x20, 404d98 <ferror@plt+0xe08>
  404db0:	adrp	x0, 44b000 <ferror@plt+0x47070>
  404db4:	add	x23, x0, #0xb20
  404db8:	mov	x0, x23
  404dbc:	bl	408c58 <ferror@plt+0x4cc8>
  404dc0:	cbnz	w24, 405108 <ferror@plt+0x1178>
  404dc4:	ldr	x23, [sp, #104]
  404dc8:	cbz	x23, 4051a8 <ferror@plt+0x1218>
  404dcc:	and	w24, w22, #0x7
  404dd0:	mov	x20, #0x0                   	// #0
  404dd4:	mov	x19, #0x0                   	// #0
  404dd8:	str	x27, [sp, #80]
  404ddc:	nop
  404de0:	ldr	x0, [x23]
  404de4:	cmp	w24, #0x0
  404de8:	ldp	x21, x0, [x0, #80]
  404dec:	csel	x21, x21, x0, ne  // ne = any
  404df0:	cbnz	x21, 404e10 <ferror@plt+0xe80>
  404df4:	b	404e40 <ferror@plt+0xeb0>
  404df8:	ldr	x1, [x21]
  404dfc:	mov	x0, x19
  404e00:	bl	40ed88 <ferror@plt+0xadf8>
  404e04:	ldr	x19, [x0, #8]
  404e08:	ldr	x21, [x21, #8]
  404e0c:	cbz	x21, 404e40 <ferror@plt+0xeb0>
  404e10:	ldr	x1, [x21]
  404e14:	ldrb	w0, [x1]
  404e18:	tst	w22, w0
  404e1c:	b.eq	404e08 <ferror@plt+0xe78>  // b.none
  404e20:	cbz	x19, 405020 <ferror@plt+0x1090>
  404e24:	mov	x0, x19
  404e28:	bl	40ed88 <ferror@plt+0xadf8>
  404e2c:	cbnz	x0, 404df8 <ferror@plt+0xe68>
  404e30:	ldr	x21, [x21, #8]
  404e34:	mov	x19, #0x0                   	// #0
  404e38:	cbnz	x21, 404e10 <ferror@plt+0xe80>
  404e3c:	nop
  404e40:	ldr	x23, [x23, #8]
  404e44:	cbnz	x23, 404de0 <ferror@plt+0xe50>
  404e48:	ldr	x0, [sp, #104]
  404e4c:	bl	40ed18 <ferror@plt+0xad88>
  404e50:	cbz	x20, 4051c8 <ferror@plt+0x1238>
  404e54:	ldr	x19, [x20, #8]
  404e58:	cbz	x19, 4051e0 <ferror@plt+0x1250>
  404e5c:	ldr	x0, [x19, #16]
  404e60:	adrp	x22, 44b000 <ferror@plt+0x47070>
  404e64:	ldr	x21, [x19]
  404e68:	add	x22, x22, #0xb08
  404e6c:	ldr	x0, [x0]
  404e70:	ldrb	w2, [x21]
  404e74:	ldrb	w1, [x0]
  404e78:	cmp	w2, w1
  404e7c:	b.eq	404ea4 <ferror@plt+0xf14>  // b.none
  404e80:	ldr	x19, [x19, #8]
  404e84:	cbz	x19, 404ed8 <ferror@plt+0xf48>
  404e88:	ldr	x0, [x19, #16]
  404e8c:	ldr	x21, [x19]
  404e90:	ldr	x0, [x0]
  404e94:	ldrb	w2, [x21]
  404e98:	ldrb	w1, [x0]
  404e9c:	cmp	w2, w1
  404ea0:	b.ne	404e80 <ferror@plt+0xef0>  // b.any
  404ea4:	ldr	x1, [x0, #8]
  404ea8:	ldr	x0, [x21, #8]
  404eac:	bl	42d550 <ferror@plt+0x295c0>
  404eb0:	cbnz	w0, 404e80 <ferror@plt+0xef0>
  404eb4:	ldr	x1, [x21, #8]
  404eb8:	mov	x0, x22
  404ebc:	bl	408c58 <ferror@plt+0x4cc8>
  404ec0:	ldr	x21, [x19, #16]
  404ec4:	mov	x0, x20
  404ec8:	mov	x1, x19
  404ecc:	bl	40f248 <ferror@plt+0xb2b8>
  404ed0:	mov	x20, x0
  404ed4:	cbnz	x21, 4051f4 <ferror@plt+0x1264>
  404ed8:	adrp	x0, 44b000 <ferror@plt+0x47070>
  404edc:	add	x0, x0, #0xc80
  404ee0:	bl	42aef0 <ferror@plt+0x26f60>
  404ee4:	mov	x19, x0
  404ee8:	cbz	x20, 404fd0 <ferror@plt+0x1040>
  404eec:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  404ef0:	mov	x22, x20
  404ef4:	add	x24, x24, #0xa28
  404ef8:	mov	w27, #0xa                   	// #10
  404efc:	mov	w26, #0x2d                  	// #45
  404f00:	mov	w25, #0x20                  	// #32
  404f04:	nop
  404f08:	ldr	x0, [x22]
  404f0c:	ldr	x1, [x24]
  404f10:	ldr	x21, [x0, #8]
  404f14:	cbz	x1, 405060 <ferror@plt+0x10d0>
  404f18:	ldrb	w0, [x0]
  404f1c:	tst	w0, w27
  404f20:	b.eq	405060 <ferror@plt+0x10d0>  // b.none
  404f24:	tbz	w0, #3, 404f40 <ferror@plt+0xfb0>
  404f28:	ldrb	w0, [x21]
  404f2c:	cmp	w0, #0x2d
  404f30:	b.ne	405094 <ferror@plt+0x1104>  // b.any
  404f34:	ldrb	w0, [x21, #1]
  404f38:	cmp	w0, #0x49
  404f3c:	b.ne	405094 <ferror@plt+0x1104>  // b.any
  404f40:	ldp	x0, x2, [x19, #8]
  404f44:	add	x1, x0, #0x1
  404f48:	cmp	x1, x2
  404f4c:	b.cs	405080 <ferror@plt+0x10f0>  // b.hs, b.nlast
  404f50:	ldr	x2, [x19]
  404f54:	str	x1, [x19, #8]
  404f58:	strb	w26, [x2, x0]
  404f5c:	ldp	x1, x0, [x19]
  404f60:	strb	wzr, [x1, x0]
  404f64:	ldp	x0, x3, [x19, #8]
  404f68:	ldrb	w2, [x21, #1]
  404f6c:	add	x1, x0, #0x1
  404f70:	cmp	x1, x3
  404f74:	b.cs	405070 <ferror@plt+0x10e0>  // b.hs, b.nlast
  404f78:	ldr	x3, [x19]
  404f7c:	str	x1, [x19, #8]
  404f80:	strb	w2, [x3, x0]
  404f84:	ldp	x1, x0, [x19]
  404f88:	strb	wzr, [x1, x0]
  404f8c:	ldr	x1, [x24]
  404f90:	mov	x0, x19
  404f94:	bl	42b150 <ferror@plt+0x271c0>
  404f98:	add	x1, x21, #0x2
  404f9c:	mov	x0, x19
  404fa0:	bl	42b150 <ferror@plt+0x271c0>
  404fa4:	ldp	x0, x2, [x19, #8]
  404fa8:	add	x1, x0, #0x1
  404fac:	cmp	x1, x2
  404fb0:	b.cs	405034 <ferror@plt+0x10a4>  // b.hs, b.nlast
  404fb4:	ldr	x2, [x19]
  404fb8:	str	x1, [x19, #8]
  404fbc:	strb	w25, [x2, x0]
  404fc0:	ldp	x1, x0, [x19]
  404fc4:	strb	wzr, [x1, x0]
  404fc8:	ldr	x22, [x22, #8]
  404fcc:	cbnz	x22, 404f08 <ferror@plt+0xf78>
  404fd0:	ldr	x27, [sp, #80]
  404fd4:	mov	w1, #0x0                   	// #0
  404fd8:	mov	x0, x19
  404fdc:	ldr	x19, [x19]
  404fe0:	bl	42a758 <ferror@plt+0x267c8>
  404fe4:	mov	x0, x20
  404fe8:	bl	40ed18 <ferror@plt+0xad88>
  404fec:	mov	x0, x19
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x21, x22, [sp, #32]
  404ff8:	ldp	x23, x24, [sp, #48]
  404ffc:	ldp	x25, x26, [sp, #64]
  405000:	ldp	x29, x30, [sp], #112
  405004:	ret
  405008:	ldr	x1, [x23]
  40500c:	mov	x0, x26
  405010:	bl	408c58 <ferror@plt+0x4cc8>
  405014:	b	404d5c <ferror@plt+0xdcc>
  405018:	ldr	x0, [x23, #56]
  40501c:	b	404d24 <ferror@plt+0xd94>
  405020:	mov	x0, #0x0                   	// #0
  405024:	bl	40ede8 <ferror@plt+0xae58>
  405028:	mov	x19, x0
  40502c:	mov	x20, x0
  405030:	b	404e08 <ferror@plt+0xe78>
  405034:	mov	x0, x19
  405038:	mov	w2, #0x20                  	// #32
  40503c:	mov	x1, #0xffffffffffffffff    	// #-1
  405040:	bl	42c2c0 <ferror@plt+0x28330>
  405044:	ldr	x22, [x22, #8]
  405048:	cbz	x22, 404fd0 <ferror@plt+0x1040>
  40504c:	ldr	x0, [x22]
  405050:	ldr	x1, [x24]
  405054:	ldr	x21, [x0, #8]
  405058:	cbnz	x1, 404f18 <ferror@plt+0xf88>
  40505c:	nop
  405060:	mov	x1, x21
  405064:	mov	x0, x19
  405068:	bl	42b150 <ferror@plt+0x271c0>
  40506c:	b	404fa4 <ferror@plt+0x1014>
  405070:	mov	x0, x19
  405074:	mov	x1, #0xffffffffffffffff    	// #-1
  405078:	bl	42c2c0 <ferror@plt+0x28330>
  40507c:	b	404f8c <ferror@plt+0xffc>
  405080:	mov	x0, x19
  405084:	mov	w2, #0x2d                  	// #45
  405088:	mov	x1, #0xffffffffffffffff    	// #-1
  40508c:	bl	42c2c0 <ferror@plt+0x28330>
  405090:	b	404f64 <ferror@plt+0xfd4>
  405094:	mov	x0, x21
  405098:	mov	w1, #0x20                  	// #32
  40509c:	bl	403c40 <strchr@plt>
  4050a0:	mov	x23, x0
  4050a4:	cbz	x0, 4050b0 <ferror@plt+0x1120>
  4050a8:	ldrb	w0, [x0, #1]
  4050ac:	cbnz	w0, 4050d8 <ferror@plt+0x1148>
  4050b0:	adrp	x3, 44c000 <ferror@plt+0x48070>
  4050b4:	add	x3, x3, #0x350
  4050b8:	adrp	x4, 44b000 <ferror@plt+0x47070>
  4050bc:	adrp	x1, 44b000 <ferror@plt+0x47070>
  4050c0:	add	x3, x3, #0x18
  4050c4:	add	x4, x4, #0xb28
  4050c8:	add	x1, x1, #0xa98
  4050cc:	mov	w2, #0x1ba                 	// #442
  4050d0:	mov	x0, #0x0                   	// #0
  4050d4:	bl	430e98 <ferror@plt+0x2cf08>
  4050d8:	sub	x2, x23, x21
  4050dc:	mov	x1, x21
  4050e0:	add	x2, x2, #0x1
  4050e4:	mov	x0, x19
  4050e8:	bl	42b388 <ferror@plt+0x273f8>
  4050ec:	ldr	x1, [x24]
  4050f0:	mov	x0, x19
  4050f4:	bl	42b150 <ferror@plt+0x271c0>
  4050f8:	add	x1, x23, #0x1
  4050fc:	mov	x0, x19
  405100:	bl	42b150 <ferror@plt+0x271c0>
  405104:	b	404fa4 <ferror@plt+0x1014>
  405108:	ldr	x20, [sp, #104]
  40510c:	adrp	x1, 44b000 <ferror@plt+0x47070>
  405110:	adrp	x19, 44e000 <ferror@plt+0x4a070>
  405114:	mov	x0, x21
  405118:	add	x1, x1, #0xae8
  40511c:	add	x19, x19, #0x388
  405120:	bl	408c58 <ferror@plt+0x4cc8>
  405124:	cbz	x20, 405140 <ferror@plt+0x11b0>
  405128:	ldr	x1, [x20]
  40512c:	mov	x0, x19
  405130:	ldr	x1, [x1]
  405134:	bl	408c58 <ferror@plt+0x4cc8>
  405138:	ldr	x20, [x20, #8]
  40513c:	cbnz	x20, 405128 <ferror@plt+0x1198>
  405140:	mov	x0, x23
  405144:	bl	408c58 <ferror@plt+0x4cc8>
  405148:	ldr	x0, [sp, #104]
  40514c:	adrp	x1, 404000 <ferror@plt+0x70>
  405150:	add	x1, x1, #0xa70
  405154:	adrp	x19, 44e000 <ferror@plt+0x4a070>
  405158:	add	x19, x19, #0x388
  40515c:	bl	40f7b8 <ferror@plt+0xb828>
  405160:	mov	x20, x0
  405164:	adrp	x1, 44b000 <ferror@plt+0x47070>
  405168:	mov	x0, x21
  40516c:	add	x1, x1, #0xaf8
  405170:	str	x20, [sp, #104]
  405174:	bl	408c58 <ferror@plt+0x4cc8>
  405178:	cbz	x20, 405198 <ferror@plt+0x1208>
  40517c:	nop
  405180:	ldr	x1, [x20]
  405184:	mov	x0, x19
  405188:	ldr	x1, [x1]
  40518c:	bl	408c58 <ferror@plt+0x4cc8>
  405190:	ldr	x20, [x20, #8]
  405194:	cbnz	x20, 405180 <ferror@plt+0x11f0>
  405198:	mov	x0, x23
  40519c:	bl	408c58 <ferror@plt+0x4cc8>
  4051a0:	ldr	x23, [sp, #104]
  4051a4:	cbnz	x23, 404dcc <ferror@plt+0xe3c>
  4051a8:	mov	x0, #0x0                   	// #0
  4051ac:	bl	40ed18 <ferror@plt+0xad88>
  4051b0:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4051b4:	mov	x20, #0x0                   	// #0
  4051b8:	add	x0, x0, #0xc80
  4051bc:	bl	42aef0 <ferror@plt+0x26f60>
  4051c0:	mov	x19, x0
  4051c4:	b	404fd4 <ferror@plt+0x1044>
  4051c8:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4051cc:	add	x0, x0, #0xc80
  4051d0:	bl	42aef0 <ferror@plt+0x26f60>
  4051d4:	mov	x19, x0
  4051d8:	ldr	x27, [sp, #80]
  4051dc:	b	404fd4 <ferror@plt+0x1044>
  4051e0:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4051e4:	add	x0, x0, #0xc80
  4051e8:	bl	42aef0 <ferror@plt+0x26f60>
  4051ec:	mov	x19, x0
  4051f0:	b	404eec <ferror@plt+0xf5c>
  4051f4:	mov	x19, x21
  4051f8:	b	404e80 <ferror@plt+0xef0>
  4051fc:	nop
  405200:	stp	x29, x30, [sp, #-32]!
  405204:	mov	x29, sp
  405208:	stp	x19, x20, [sp, #16]
  40520c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  405210:	ldr	x20, [x19, #2448]
  405214:	bl	427a88 <ferror@plt+0x23af8>
  405218:	mov	x1, x0
  40521c:	mov	x0, x20
  405220:	bl	40ed88 <ferror@plt+0xadf8>
  405224:	str	x0, [x19, #2448]
  405228:	ldp	x19, x20, [sp, #16]
  40522c:	ldp	x29, x30, [sp], #32
  405230:	ret
  405234:	nop
  405238:	stp	x29, x30, [sp, #-64]!
  40523c:	mov	w2, #0xffffffff            	// #-1
  405240:	mov	x29, sp
  405244:	str	x23, [sp, #48]
  405248:	bl	4296f8 <ferror@plt+0x25768>
  40524c:	ldr	x1, [x0]
  405250:	mov	x23, x0
  405254:	cbz	x1, 4052ac <ferror@plt+0x131c>
  405258:	stp	x19, x20, [sp, #16]
  40525c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  405260:	mov	x19, x0
  405264:	add	x20, x20, #0x990
  405268:	stp	x21, x22, [sp, #32]
  40526c:	adrp	x22, 44b000 <ferror@plt+0x47070>
  405270:	add	x22, x22, #0xb50
  405274:	nop
  405278:	mov	x0, x22
  40527c:	bl	408c58 <ferror@plt+0x4cc8>
  405280:	ldr	x0, [x19]
  405284:	ldr	x21, [x20]
  405288:	bl	427a88 <ferror@plt+0x23af8>
  40528c:	mov	x1, x0
  405290:	mov	x0, x21
  405294:	bl	40ed88 <ferror@plt+0xadf8>
  405298:	ldr	x1, [x19, #8]!
  40529c:	str	x0, [x20]
  4052a0:	cbnz	x1, 405278 <ferror@plt+0x12e8>
  4052a4:	ldp	x19, x20, [sp, #16]
  4052a8:	ldp	x21, x22, [sp, #32]
  4052ac:	mov	x0, x23
  4052b0:	ldr	x23, [sp, #48]
  4052b4:	ldp	x29, x30, [sp], #64
  4052b8:	b	429b98 <ferror@plt+0x25c08>
  4052bc:	nop
  4052c0:	stp	x29, x30, [sp, #-32]!
  4052c4:	mov	x29, sp
  4052c8:	str	x19, [sp, #16]
  4052cc:	mov	x19, x0
  4052d0:	bl	4034d0 <strlen@plt>
  4052d4:	cmp	w0, #0xc
  4052d8:	b.le	405308 <ferror@plt+0x1378>
  4052dc:	sxtw	x2, w0
  4052e0:	adrp	x1, 44b000 <ferror@plt+0x47070>
  4052e4:	sub	x2, x2, #0xc
  4052e8:	add	x1, x1, #0xb80
  4052ec:	add	x0, x19, x2
  4052f0:	bl	403ad0 <strcmp@plt>
  4052f4:	cmp	w0, #0x0
  4052f8:	cset	w0, eq  // eq = none
  4052fc:	ldr	x19, [sp, #16]
  405300:	ldp	x29, x30, [sp], #32
  405304:	ret
  405308:	mov	w0, #0x0                   	// #0
  40530c:	ldr	x19, [sp, #16]
  405310:	ldp	x29, x30, [sp], #32
  405314:	ret
  405318:	stp	x29, x30, [sp, #-64]!
  40531c:	mov	x29, sp
  405320:	stp	x19, x20, [sp, #16]
  405324:	mov	w19, w0
  405328:	stp	x21, x22, [sp, #32]
  40532c:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  405330:	add	x20, x21, #0x990
  405334:	ldr	x0, [x20, #8]
  405338:	cbz	x0, 40534c <ferror@plt+0x13bc>
  40533c:	ldp	x19, x20, [sp, #16]
  405340:	ldp	x21, x22, [sp, #32]
  405344:	ldp	x29, x30, [sp], #64
  405348:	ret
  40534c:	adrp	x22, 40e000 <ferror@plt+0xa070>
  405350:	add	x22, x22, #0x9c0
  405354:	str	x23, [sp, #48]
  405358:	adrp	x23, 40e000 <ferror@plt+0xa070>
  40535c:	add	x23, x23, #0x9a0
  405360:	mov	x0, x22
  405364:	mov	x1, x23
  405368:	bl	40ccf0 <ferror@plt+0x8d60>
  40536c:	str	x0, [x20, #8]
  405370:	cbnz	w19, 40542c <ferror@plt+0x149c>
  405374:	mov	x0, #0x90                  	// #144
  405378:	bl	417c60 <ferror@plt+0x13cd0>
  40537c:	mov	x19, x0
  405380:	adrp	x21, 44b000 <ferror@plt+0x47070>
  405384:	add	x21, x21, #0xb90
  405388:	mov	x0, x21
  40538c:	bl	427a88 <ferror@plt+0x23af8>
  405390:	mov	x1, x0
  405394:	str	x1, [x19]
  405398:	adrp	x0, 44b000 <ferror@plt+0x47070>
  40539c:	add	x0, x0, #0xba0
  4053a0:	bl	427a88 <ferror@plt+0x23af8>
  4053a4:	mov	x1, x0
  4053a8:	str	x1, [x19, #16]
  4053ac:	mov	x0, x21
  4053b0:	bl	427a88 <ferror@plt+0x23af8>
  4053b4:	mov	x1, x0
  4053b8:	str	x1, [x19, #8]
  4053bc:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4053c0:	add	x0, x0, #0xba8
  4053c4:	bl	427a88 <ferror@plt+0x23af8>
  4053c8:	mov	x1, x0
  4053cc:	str	x1, [x19, #24]
  4053d0:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4053d4:	add	x0, x0, #0xbf0
  4053d8:	bl	427a88 <ferror@plt+0x23af8>
  4053dc:	mov	x1, x0
  4053e0:	ldr	x0, [x19, #96]
  4053e4:	str	x1, [x19, #32]
  4053e8:	cbz	x0, 405450 <ferror@plt+0x14c0>
  4053ec:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  4053f0:	adrp	x1, 44b000 <ferror@plt+0x47070>
  4053f4:	add	x1, x1, #0xc18
  4053f8:	ldr	x2, [x2, #2592]
  4053fc:	bl	40d8a8 <ferror@plt+0x9918>
  405400:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405404:	add	x0, x0, #0xc20
  405408:	bl	408c58 <ferror@plt+0x4cc8>
  40540c:	mov	x2, x19
  405410:	ldr	x1, [x19]
  405414:	ldr	x0, [x20, #8]
  405418:	ldp	x19, x20, [sp, #16]
  40541c:	ldp	x21, x22, [sp, #32]
  405420:	ldr	x23, [sp, #48]
  405424:	ldp	x29, x30, [sp], #64
  405428:	b	40d8a8 <ferror@plt+0x9918>
  40542c:	ldr	x0, [x21, #2448]
  405430:	adrp	x1, 406000 <ferror@plt+0x2070>
  405434:	ldp	x19, x20, [sp, #16]
  405438:	add	x1, x1, #0x5a8
  40543c:	ldp	x21, x22, [sp, #32]
  405440:	mov	x2, #0x0                   	// #0
  405444:	ldr	x23, [sp, #48]
  405448:	ldp	x29, x30, [sp], #64
  40544c:	b	40f760 <ferror@plt+0xb7d0>
  405450:	mov	x1, x23
  405454:	mov	x0, x22
  405458:	bl	40ccf0 <ferror@plt+0x8d60>
  40545c:	str	x0, [x19, #96]
  405460:	b	4053ec <ferror@plt+0x145c>
  405464:	nop
  405468:	stp	x29, x30, [sp, #-48]!
  40546c:	mov	x29, sp
  405470:	stp	x19, x20, [sp, #16]
  405474:	and	w20, w1, #0xff
  405478:	stp	x21, x22, [sp, #32]
  40547c:	mov	x21, x0
  405480:	mov	x0, #0x0                   	// #0
  405484:	bl	42aef0 <ferror@plt+0x26f60>
  405488:	mov	x19, x0
  40548c:	tbnz	w20, #4, 4055bc <ferror@plt+0x162c>
  405490:	tbnz	w20, #3, 4054e0 <ferror@plt+0x1550>
  405494:	tbnz	w20, #1, 405520 <ferror@plt+0x1590>
  405498:	mov	w1, #0x5                   	// #5
  40549c:	ands	w1, w20, w1
  4054a0:	b.ne	405574 <ferror@plt+0x15e4>  // b.any
  4054a4:	ldp	x1, x0, [x19]
  4054a8:	cbz	x0, 4054bc <ferror@plt+0x152c>
  4054ac:	sub	x0, x0, #0x1
  4054b0:	ldrb	w2, [x1, x0]
  4054b4:	cmp	w2, #0x20
  4054b8:	b.eq	405600 <ferror@plt+0x1670>  // b.none
  4054bc:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4054c0:	add	x0, x0, #0xcf0
  4054c4:	bl	408c58 <ferror@plt+0x4cc8>
  4054c8:	mov	x0, x19
  4054cc:	mov	w1, #0x0                   	// #0
  4054d0:	ldp	x19, x20, [sp, #16]
  4054d4:	ldp	x21, x22, [sp, #32]
  4054d8:	ldp	x29, x30, [sp], #48
  4054dc:	b	42a758 <ferror@plt+0x267c8>
  4054e0:	mov	w3, #0x1                   	// #1
  4054e4:	mov	w2, w3
  4054e8:	mov	w1, #0x8                   	// #8
  4054ec:	mov	x0, x21
  4054f0:	bl	404c90 <ferror@plt+0xd00>
  4054f4:	mov	x22, x0
  4054f8:	mov	x1, x22
  4054fc:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405500:	add	x0, x0, #0xc88
  405504:	bl	408c58 <ferror@plt+0x4cc8>
  405508:	mov	x1, x22
  40550c:	mov	x0, x19
  405510:	bl	42b150 <ferror@plt+0x271c0>
  405514:	mov	x0, x22
  405518:	bl	417d40 <ferror@plt+0x13db0>
  40551c:	tbz	w20, #1, 405498 <ferror@plt+0x1508>
  405520:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  405524:	mov	w2, #0x1                   	// #1
  405528:	mov	w1, #0x2                   	// #2
  40552c:	mov	x0, x21
  405530:	ldr	w3, [x3, #1456]
  405534:	cmp	w3, #0x0
  405538:	cset	w3, eq  // eq = none
  40553c:	bl	404c90 <ferror@plt+0xd00>
  405540:	mov	x22, x0
  405544:	mov	x1, x22
  405548:	adrp	x0, 44b000 <ferror@plt+0x47070>
  40554c:	add	x0, x0, #0xca8
  405550:	bl	408c58 <ferror@plt+0x4cc8>
  405554:	mov	x1, x22
  405558:	mov	x0, x19
  40555c:	bl	42b150 <ferror@plt+0x271c0>
  405560:	mov	x0, x22
  405564:	bl	417d40 <ferror@plt+0x13db0>
  405568:	mov	w1, #0x5                   	// #5
  40556c:	ands	w1, w20, w1
  405570:	b.eq	4054a4 <ferror@plt+0x1514>  // b.none
  405574:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  405578:	mov	w2, #0x0                   	// #0
  40557c:	mov	x0, x21
  405580:	ldr	w3, [x3, #1456]
  405584:	cmp	w3, #0x0
  405588:	cset	w3, eq  // eq = none
  40558c:	bl	404c90 <ferror@plt+0xd00>
  405590:	mov	x20, x0
  405594:	mov	x1, x20
  405598:	adrp	x0, 44b000 <ferror@plt+0x47070>
  40559c:	add	x0, x0, #0xcc8
  4055a0:	bl	408c58 <ferror@plt+0x4cc8>
  4055a4:	mov	x1, x20
  4055a8:	mov	x0, x19
  4055ac:	bl	42b150 <ferror@plt+0x271c0>
  4055b0:	mov	x0, x20
  4055b4:	bl	417d40 <ferror@plt+0x13db0>
  4055b8:	b	4054a4 <ferror@plt+0x1514>
  4055bc:	mov	w3, #0x1                   	// #1
  4055c0:	mov	w2, #0x0                   	// #0
  4055c4:	mov	w1, #0x10                  	// #16
  4055c8:	mov	x0, x21
  4055cc:	bl	404c90 <ferror@plt+0xd00>
  4055d0:	mov	x22, x0
  4055d4:	mov	x1, x22
  4055d8:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4055dc:	add	x0, x0, #0xc60
  4055e0:	bl	408c58 <ferror@plt+0x4cc8>
  4055e4:	mov	x1, x22
  4055e8:	mov	x0, x19
  4055ec:	bl	42b150 <ferror@plt+0x271c0>
  4055f0:	mov	x0, x22
  4055f4:	bl	417d40 <ferror@plt+0x13db0>
  4055f8:	tbz	w20, #3, 405494 <ferror@plt+0x1504>
  4055fc:	b	4054e0 <ferror@plt+0x1550>
  405600:	mov	x1, x0
  405604:	mov	x0, x19
  405608:	bl	42ab08 <ferror@plt+0x26b78>
  40560c:	ldr	x1, [x19]
  405610:	b	4054bc <ferror@plt+0x152c>
  405614:	nop
  405618:	stp	x29, x30, [sp, #-48]!
  40561c:	mov	x29, sp
  405620:	stp	x19, x20, [sp, #16]
  405624:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  405628:	add	x20, x20, #0x990
  40562c:	mov	x19, x0
  405630:	stp	x21, x22, [sp, #32]
  405634:	mov	x21, x1
  405638:	ldr	x0, [x20, #16]
  40563c:	cbz	x0, 405694 <ferror@plt+0x1704>
  405640:	mov	x1, x19
  405644:	bl	40d588 <ferror@plt+0x95f8>
  405648:	cbnz	x0, 4056b0 <ferror@plt+0x1720>
  40564c:	ldr	x22, [x20, #16]
  405650:	mov	x0, x19
  405654:	bl	427a88 <ferror@plt+0x23af8>
  405658:	mov	x20, x0
  40565c:	mov	x0, x21
  405660:	bl	427a88 <ferror@plt+0x23af8>
  405664:	mov	x1, x20
  405668:	mov	x2, x0
  40566c:	mov	x0, x22
  405670:	bl	40d8a8 <ferror@plt+0x9918>
  405674:	mov	x2, x21
  405678:	mov	x1, x19
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405684:	ldp	x21, x22, [sp, #32]
  405688:	add	x0, x0, #0xd38
  40568c:	ldp	x29, x30, [sp], #48
  405690:	b	408c58 <ferror@plt+0x4cc8>
  405694:	adrp	x1, 40e000 <ferror@plt+0xa070>
  405698:	adrp	x0, 40e000 <ferror@plt+0xa070>
  40569c:	add	x1, x1, #0x9a0
  4056a0:	add	x0, x0, #0x9c0
  4056a4:	bl	40ccf0 <ferror@plt+0x8d60>
  4056a8:	str	x0, [x20, #16]
  4056ac:	b	405640 <ferror@plt+0x16b0>
  4056b0:	mov	x1, x19
  4056b4:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4056b8:	add	x0, x0, #0xd10
  4056bc:	bl	408d50 <ferror@plt+0x4dc0>
  4056c0:	mov	w0, #0x1                   	// #1
  4056c4:	bl	403500 <exit@plt>
  4056c8:	stp	x29, x30, [sp, #-48]!
  4056cc:	mov	x3, x1
  4056d0:	adrp	x2, 44b000 <ferror@plt+0x47070>
  4056d4:	mov	x29, sp
  4056d8:	mov	x1, x0
  4056dc:	add	x2, x2, #0xd60
  4056e0:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4056e4:	mov	x4, #0x0                   	// #0
  4056e8:	add	x0, x0, #0xd68
  4056ec:	stp	x21, x22, [sp, #32]
  4056f0:	bl	427cd8 <ferror@plt+0x23d48>
  4056f4:	mov	x21, x0
  4056f8:	ldrb	w0, [x0]
  4056fc:	cbz	w0, 405738 <ferror@plt+0x17a8>
  405700:	adrp	x1, 451000 <ferror@plt+0x4d070>
  405704:	stp	x19, x20, [sp, #16]
  405708:	mov	x19, x21
  40570c:	ldr	x20, [x1, #3512]
  405710:	mov	w22, #0x5f                  	// #95
  405714:	nop
  405718:	bl	428d00 <ferror@plt+0x24d70>
  40571c:	ubfiz	x1, x0, #1, #8
  405720:	ldrh	w1, [x20, x1]
  405724:	tbz	w1, #0, 405748 <ferror@plt+0x17b8>
  405728:	strb	w0, [x19]
  40572c:	ldrb	w0, [x19, #1]!
  405730:	cbnz	w0, 405718 <ferror@plt+0x1788>
  405734:	ldp	x19, x20, [sp, #16]
  405738:	mov	x0, x21
  40573c:	ldp	x21, x22, [sp, #32]
  405740:	ldp	x29, x30, [sp], #48
  405744:	ret
  405748:	strb	w22, [x19]
  40574c:	ldrb	w0, [x19, #1]!
  405750:	cbnz	w0, 405718 <ferror@plt+0x1788>
  405754:	b	405734 <ferror@plt+0x17a4>
  405758:	stp	x29, x30, [sp, #-80]!
  40575c:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  405760:	mov	x29, sp
  405764:	stp	x19, x20, [sp, #16]
  405768:	ldr	x20, [x2, #2464]
  40576c:	stp	x21, x22, [sp, #32]
  405770:	mov	x21, x0
  405774:	mov	x22, x1
  405778:	cbz	x20, 405840 <ferror@plt+0x18b0>
  40577c:	mov	x0, x20
  405780:	bl	40d588 <ferror@plt+0x95f8>
  405784:	bl	427a88 <ferror@plt+0x23af8>
  405788:	mov	x20, x0
  40578c:	ldr	x1, [x21]
  405790:	cbz	x1, 405814 <ferror@plt+0x1884>
  405794:	mov	x3, x22
  405798:	adrp	x2, 44b000 <ferror@plt+0x47070>
  40579c:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4057a0:	add	x2, x2, #0xd60
  4057a4:	add	x0, x0, #0xd68
  4057a8:	mov	x4, #0x0                   	// #0
  4057ac:	stp	x23, x24, [sp, #48]
  4057b0:	bl	427cd8 <ferror@plt+0x23d48>
  4057b4:	mov	x23, x0
  4057b8:	ldrb	w0, [x0]
  4057bc:	cbz	w0, 4057f8 <ferror@plt+0x1868>
  4057c0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4057c4:	mov	x19, x23
  4057c8:	str	x25, [sp, #64]
  4057cc:	mov	w25, #0x5f                  	// #95
  4057d0:	ldr	x24, [x1, #3512]
  4057d4:	nop
  4057d8:	bl	428d00 <ferror@plt+0x24d70>
  4057dc:	ubfiz	x1, x0, #1, #8
  4057e0:	ldrh	w1, [x24, x1]
  4057e4:	tbz	w1, #0, 40582c <ferror@plt+0x189c>
  4057e8:	strb	w0, [x19]
  4057ec:	ldrb	w0, [x19, #1]!
  4057f0:	cbnz	w0, 4057d8 <ferror@plt+0x1848>
  4057f4:	ldr	x25, [sp, #64]
  4057f8:	mov	x0, x23
  4057fc:	bl	4094c8 <ferror@plt+0x5538>
  405800:	mov	x19, x0
  405804:	mov	x0, x23
  405808:	bl	417d40 <ferror@plt+0x13db0>
  40580c:	cbnz	x19, 40586c <ferror@plt+0x18dc>
  405810:	ldp	x23, x24, [sp, #48]
  405814:	cbz	x20, 405848 <ferror@plt+0x18b8>
  405818:	mov	x0, x20
  40581c:	ldp	x19, x20, [sp, #16]
  405820:	ldp	x21, x22, [sp, #32]
  405824:	ldp	x29, x30, [sp], #80
  405828:	ret
  40582c:	strb	w25, [x19]
  405830:	ldrb	w0, [x19, #1]!
  405834:	cbnz	w0, 4057d8 <ferror@plt+0x1848>
  405838:	ldr	x25, [sp, #64]
  40583c:	b	4057f8 <ferror@plt+0x1868>
  405840:	ldr	x1, [x0]
  405844:	cbnz	x1, 405794 <ferror@plt+0x1804>
  405848:	ldr	x20, [x21, #96]
  40584c:	cbz	x20, 405818 <ferror@plt+0x1888>
  405850:	mov	x1, x22
  405854:	mov	x0, x20
  405858:	bl	40d588 <ferror@plt+0x95f8>
  40585c:	ldp	x19, x20, [sp, #16]
  405860:	ldp	x21, x22, [sp, #32]
  405864:	ldp	x29, x30, [sp], #80
  405868:	b	427a88 <ferror@plt+0x23af8>
  40586c:	mov	x1, x22
  405870:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405874:	add	x0, x0, #0xd78
  405878:	bl	408c58 <ferror@plt+0x4cc8>
  40587c:	mov	x0, x19
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldp	x23, x24, [sp, #48]
  40588c:	ldp	x29, x30, [sp], #80
  405890:	b	427a88 <ferror@plt+0x23af8>
  405894:	nop
  405898:	stp	x29, x30, [sp, #-64]!
  40589c:	mov	x29, sp
  4058a0:	stp	x19, x20, [sp, #16]
  4058a4:	mov	x20, x0
  4058a8:	mov	x0, #0x0                   	// #0
  4058ac:	stp	x21, x22, [sp, #32]
  4058b0:	mov	x22, x1
  4058b4:	bl	42aef0 <ferror@plt+0x26f60>
  4058b8:	mov	x21, x0
  4058bc:	cbz	x20, 405930 <ferror@plt+0x19a0>
  4058c0:	str	x23, [sp, #48]
  4058c4:	mov	w23, #0x20                  	// #32
  4058c8:	b	4058e8 <ferror@plt+0x1958>
  4058cc:	mov	x1, x19
  4058d0:	mov	x0, x21
  4058d4:	bl	42b150 <ferror@plt+0x271c0>
  4058d8:	mov	x0, x19
  4058dc:	bl	417d40 <ferror@plt+0x13db0>
  4058e0:	ldr	x20, [x20, #8]
  4058e4:	cbz	x20, 40592c <ferror@plt+0x199c>
  4058e8:	ldr	x0, [x20]
  4058ec:	mov	x1, x22
  4058f0:	bl	408328 <ferror@plt+0x4398>
  4058f4:	mov	x19, x0
  4058f8:	cbz	x0, 4058e0 <ferror@plt+0x1950>
  4058fc:	ldr	x0, [x21, #8]
  405900:	cbz	x0, 4058cc <ferror@plt+0x193c>
  405904:	ldr	x2, [x21, #16]
  405908:	add	x1, x0, #0x1
  40590c:	cmp	x1, x2
  405910:	b.cs	405948 <ferror@plt+0x19b8>  // b.hs, b.nlast
  405914:	ldr	x2, [x21]
  405918:	str	x1, [x21, #8]
  40591c:	strb	w23, [x2, x0]
  405920:	ldp	x1, x0, [x21]
  405924:	strb	wzr, [x1, x0]
  405928:	b	4058cc <ferror@plt+0x193c>
  40592c:	ldr	x23, [sp, #48]
  405930:	mov	x0, x21
  405934:	ldp	x19, x20, [sp, #16]
  405938:	mov	w1, #0x0                   	// #0
  40593c:	ldp	x21, x22, [sp, #32]
  405940:	ldp	x29, x30, [sp], #64
  405944:	b	42a758 <ferror@plt+0x267c8>
  405948:	mov	x0, x21
  40594c:	mov	w2, #0x20                  	// #32
  405950:	mov	x1, #0xffffffffffffffff    	// #-1
  405954:	bl	42c2c0 <ferror@plt+0x28330>
  405958:	b	4058cc <ferror@plt+0x193c>
  40595c:	nop
  405960:	b	4083d8 <ferror@plt+0x4448>
  405964:	nop
  405968:	stp	x29, x30, [sp, #-16]!
  40596c:	mov	x4, x1
  405970:	cmp	w0, #0x3
  405974:	mov	x29, sp
  405978:	mov	x1, x2
  40597c:	b.eq	4059fc <ferror@plt+0x1a6c>  // b.none
  405980:	mov	w3, w0
  405984:	b.hi	4059c8 <ferror@plt+0x1a38>  // b.pmore
  405988:	cmp	w0, #0x1
  40598c:	b.eq	405a14 <ferror@plt+0x1a84>  // b.none
  405990:	cmp	w0, #0x2
  405994:	b.ne	4059b0 <ferror@plt+0x1a20>  // b.any
  405998:	mov	x0, x4
  40599c:	bl	4083d8 <ferror@plt+0x4448>
  4059a0:	cmp	w0, #0x0
  4059a4:	cset	w0, le
  4059a8:	ldp	x29, x30, [sp], #16
  4059ac:	ret
  4059b0:	cbnz	w0, 405a44 <ferror@plt+0x1ab4>
  4059b4:	mov	x0, x4
  4059b8:	bl	4083d8 <ferror@plt+0x4448>
  4059bc:	ldp	x29, x30, [sp], #16
  4059c0:	lsr	w0, w0, #31
  4059c4:	ret
  4059c8:	cmp	w0, #0x5
  4059cc:	b.eq	405a2c <ferror@plt+0x1a9c>  // b.none
  4059d0:	cmp	w0, #0x6
  4059d4:	mov	w0, #0x1                   	// #1
  4059d8:	b.eq	4059a8 <ferror@plt+0x1a18>  // b.none
  4059dc:	cmp	w3, #0x4
  4059e0:	b.ne	405a44 <ferror@plt+0x1ab4>  // b.any
  4059e4:	mov	x0, x4
  4059e8:	bl	4083d8 <ferror@plt+0x4448>
  4059ec:	cmp	w0, #0x0
  4059f0:	cset	w0, eq  // eq = none
  4059f4:	ldp	x29, x30, [sp], #16
  4059f8:	ret
  4059fc:	mov	x0, x4
  405a00:	bl	4083d8 <ferror@plt+0x4448>
  405a04:	mvn	w0, w0
  405a08:	ldp	x29, x30, [sp], #16
  405a0c:	lsr	w0, w0, #31
  405a10:	ret
  405a14:	mov	x0, x4
  405a18:	bl	4083d8 <ferror@plt+0x4448>
  405a1c:	cmp	w0, #0x0
  405a20:	cset	w0, gt
  405a24:	ldp	x29, x30, [sp], #16
  405a28:	ret
  405a2c:	mov	x0, x4
  405a30:	bl	4083d8 <ferror@plt+0x4448>
  405a34:	cmp	w0, #0x0
  405a38:	cset	w0, ne  // ne = any
  405a3c:	ldp	x29, x30, [sp], #16
  405a40:	ret
  405a44:	adrp	x3, 44c000 <ferror@plt+0x48070>
  405a48:	add	x3, x3, #0x350
  405a4c:	adrp	x1, 44b000 <ferror@plt+0x47070>
  405a50:	add	x3, x3, #0x30
  405a54:	add	x1, x1, #0xa98
  405a58:	mov	x4, #0x0                   	// #0
  405a5c:	mov	w2, #0x45b                 	// #1115
  405a60:	mov	x0, #0x0                   	// #0
  405a64:	bl	430e98 <ferror@plt+0x2cf08>
  405a68:	stp	x29, x30, [sp, #-128]!
  405a6c:	mov	x29, sp
  405a70:	stp	x23, x24, [sp, #48]
  405a74:	mov	w24, w1
  405a78:	mov	x1, x0
  405a7c:	stp	x19, x20, [sp, #16]
  405a80:	stp	x21, x22, [sp, #32]
  405a84:	mov	x21, x0
  405a88:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405a8c:	add	x0, x0, #0xdd0
  405a90:	stp	x25, x26, [sp, #64]
  405a94:	bl	408c58 <ferror@plt+0x4cc8>
  405a98:	mov	x0, x21
  405a9c:	bl	4034d0 <strlen@plt>
  405aa0:	cmp	w0, #0x3
  405aa4:	b.le	405b24 <ferror@plt+0x1b94>
  405aa8:	add	x1, x21, w0, sxtw
  405aac:	ldurb	w2, [x1, #-3]
  405ab0:	cmp	w2, #0x2e
  405ab4:	b.ne	405b24 <ferror@plt+0x1b94>  // b.any
  405ab8:	ldurb	w2, [x1, #-2]
  405abc:	cmp	w2, #0x70
  405ac0:	b.ne	405b24 <ferror@plt+0x1b94>  // b.any
  405ac4:	ldurb	w1, [x1, #-1]
  405ac8:	cmp	w1, #0x63
  405acc:	b.ne	405b24 <ferror@plt+0x1b94>  // b.any
  405ad0:	mov	x1, x21
  405ad4:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405ad8:	add	x0, x0, #0xdf0
  405adc:	bl	408c58 <ferror@plt+0x4cc8>
  405ae0:	mov	x0, x21
  405ae4:	bl	427a88 <ferror@plt+0x23af8>
  405ae8:	mov	x20, x0
  405aec:	mov	x0, x21
  405af0:	bl	427a88 <ferror@plt+0x23af8>
  405af4:	cbz	x20, 4063fc <ferror@plt+0x246c>
  405af8:	cbz	x0, 406558 <ferror@plt+0x25c8>
  405afc:	mov	x0, x21
  405b00:	bl	40bee0 <ferror@plt+0x7f50>
  405b04:	mov	x26, x0
  405b08:	bl	4034d0 <strlen@plt>
  405b0c:	add	x0, x26, x0
  405b10:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  405b14:	add	x22, x23, #0x990
  405b18:	mov	w23, #0x0                   	// #0
  405b1c:	sturb	wzr, [x0, #-3]
  405b20:	b	405b94 <ferror@plt+0x1c04>
  405b24:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  405b28:	add	x22, x23, #0x990
  405b2c:	ldr	w1, [x22, #24]
  405b30:	cbz	w1, 405ce8 <ferror@plt+0x1d58>
  405b34:	ldr	x19, [x23, #2448]
  405b38:	cbz	x19, 4063fc <ferror@plt+0x246c>
  405b3c:	adrp	x25, 44b000 <ferror@plt+0x47070>
  405b40:	mov	w23, #0x0                   	// #0
  405b44:	add	x25, x25, #0xe60
  405b48:	b	405b5c <ferror@plt+0x1bcc>
  405b4c:	mov	x0, x20
  405b50:	bl	417d40 <ferror@plt+0x13db0>
  405b54:	ldr	x19, [x19, #8]
  405b58:	cbz	x19, 4063fc <ferror@plt+0x246c>
  405b5c:	ldr	x1, [x19]
  405b60:	mov	x3, x21
  405b64:	mov	w2, #0x2f                  	// #47
  405b68:	mov	x0, x25
  405b6c:	add	w23, w23, #0x1
  405b70:	bl	427c48 <ferror@plt+0x23cb8>
  405b74:	mov	x20, x0
  405b78:	mov	w1, #0x1                   	// #1
  405b7c:	bl	40b068 <ferror@plt+0x70d8>
  405b80:	cbz	w0, 405b4c <ferror@plt+0x1bbc>
  405b84:	cbz	x20, 4063fc <ferror@plt+0x246c>
  405b88:	mov	x0, x21
  405b8c:	bl	427a88 <ferror@plt+0x23af8>
  405b90:	mov	x26, x0
  405b94:	mov	x1, x21
  405b98:	mov	x2, x20
  405b9c:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405ba0:	add	x0, x0, #0xf10
  405ba4:	bl	408c58 <ferror@plt+0x4cc8>
  405ba8:	adrp	x4, 4ac000 <ferror@plt+0xa8070>
  405bac:	add	x4, x4, #0x5b0
  405bb0:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  405bb4:	ldr	w2, [x22, #28]
  405bb8:	mov	x1, x20
  405bbc:	ldr	w3, [x0, #1456]
  405bc0:	mov	x0, x26
  405bc4:	ldr	w4, [x4, #48]
  405bc8:	bl	407488 <ferror@plt+0x34f8>
  405bcc:	mov	x19, x0
  405bd0:	mov	x0, x26
  405bd4:	bl	417d40 <ferror@plt+0x13db0>
  405bd8:	cbz	x19, 4064d8 <ferror@plt+0x2548>
  405bdc:	adrp	x1, 44b000 <ferror@plt+0x47070>
  405be0:	mov	x0, x20
  405be4:	add	x1, x1, #0xf30
  405be8:	stp	x27, x28, [sp, #80]
  405bec:	bl	403dd0 <strstr@plt>
  405bf0:	cbz	x0, 405bfc <ferror@plt+0x1c6c>
  405bf4:	mov	w0, #0x1                   	// #1
  405bf8:	str	w0, [x19, #120]
  405bfc:	mov	x0, x20
  405c00:	bl	417d40 <ferror@plt+0x13db0>
  405c04:	ldr	x1, [x19]
  405c08:	str	w23, [x19, #124]
  405c0c:	mov	w2, w23
  405c10:	adrp	x0, 44c000 <ferror@plt+0x48070>
  405c14:	add	x0, x0, #0x260
  405c18:	adrp	x23, 44b000 <ferror@plt+0x47070>
  405c1c:	bl	408c58 <ferror@plt+0x4cc8>
  405c20:	add	x23, x23, #0xf40
  405c24:	ldr	x1, [x19]
  405c28:	adrp	x0, 44c000 <ferror@plt+0x48070>
  405c2c:	add	x0, x0, #0x280
  405c30:	bl	408c58 <ferror@plt+0x4cc8>
  405c34:	ldr	x1, [x19]
  405c38:	mov	x2, x19
  405c3c:	ldr	x0, [x22, #8]
  405c40:	bl	40d8a8 <ferror@plt+0x9918>
  405c44:	ldr	x21, [x19, #48]
  405c48:	cbz	x21, 405d90 <ferror@plt+0x1e00>
  405c4c:	adrp	x27, 40e000 <ferror@plt+0xa070>
  405c50:	adrp	x26, 40e000 <ferror@plt+0xa070>
  405c54:	add	x27, x27, #0x9a0
  405c58:	add	x26, x26, #0x9c0
  405c5c:	b	405c8c <ferror@plt+0x1cfc>
  405c60:	ldr	x0, [x19, #104]
  405c64:	cbz	x0, 405d5c <ferror@plt+0x1dcc>
  405c68:	ldr	x1, [x28]
  405c6c:	mov	x2, x28
  405c70:	bl	40d8a8 <ferror@plt+0x9918>
  405c74:	ldr	x0, [x19, #56]
  405c78:	mov	x1, x20
  405c7c:	bl	40ede8 <ferror@plt+0xae58>
  405c80:	ldr	x21, [x21, #8]
  405c84:	str	x0, [x19, #56]
  405c88:	cbz	x21, 405d90 <ferror@plt+0x1e00>
  405c8c:	ldr	x28, [x21]
  405c90:	mov	x0, x23
  405c94:	ldr	x1, [x19]
  405c98:	ldr	x2, [x28]
  405c9c:	bl	408c58 <ferror@plt+0x4cc8>
  405ca0:	ldr	x0, [x22, #8]
  405ca4:	ldr	x25, [x28]
  405ca8:	mov	x1, x25
  405cac:	bl	40d588 <ferror@plt+0x95f8>
  405cb0:	mov	x20, x0
  405cb4:	cbnz	x0, 405c60 <ferror@plt+0x1cd0>
  405cb8:	mov	x0, x25
  405cbc:	mov	w1, w24
  405cc0:	bl	405a68 <ferror@plt+0x1ad8>
  405cc4:	mov	x20, x0
  405cc8:	cbnz	x0, 405c60 <ferror@plt+0x1cd0>
  405ccc:	ldr	x2, [x19]
  405cd0:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405cd4:	ldr	x1, [x28]
  405cd8:	add	x0, x0, #0xf68
  405cdc:	bl	408d50 <ferror@plt+0x4dc0>
  405ce0:	mov	w0, #0x1                   	// #1
  405ce4:	bl	403500 <exit@plt>
  405ce8:	adrp	x19, 44b000 <ferror@plt+0x47070>
  405cec:	cmp	w0, #0xc
  405cf0:	add	x19, x19, #0xb80
  405cf4:	b.le	405d18 <ferror@plt+0x1d88>
  405cf8:	sxtw	x0, w0
  405cfc:	adrp	x19, 44b000 <ferror@plt+0x47070>
  405d00:	sub	x0, x0, #0xc
  405d04:	add	x19, x19, #0xb80
  405d08:	add	x0, x21, x0
  405d0c:	mov	x1, x19
  405d10:	bl	403ad0 <strcmp@plt>
  405d14:	cbz	w0, 405b34 <ferror@plt+0x1ba4>
  405d18:	mov	x1, x19
  405d1c:	mov	x2, #0x0                   	// #0
  405d20:	mov	x0, x21
  405d24:	bl	427cd8 <ferror@plt+0x23d48>
  405d28:	mov	x1, x0
  405d2c:	mov	x20, x0
  405d30:	ldr	x0, [x22, #8]
  405d34:	bl	40d588 <ferror@plt+0x95f8>
  405d38:	mov	x19, x0
  405d3c:	cbz	x0, 4064b8 <ferror@plt+0x2528>
  405d40:	mov	x0, x20
  405d44:	bl	417d40 <ferror@plt+0x13db0>
  405d48:	mov	x1, x21
  405d4c:	adrp	x0, 44b000 <ferror@plt+0x47070>
  405d50:	add	x0, x0, #0xe30
  405d54:	bl	408c58 <ferror@plt+0x4cc8>
  405d58:	b	406404 <ferror@plt+0x2474>
  405d5c:	mov	x1, x27
  405d60:	mov	x0, x26
  405d64:	bl	40ccf0 <ferror@plt+0x8d60>
  405d68:	ldr	x1, [x28]
  405d6c:	str	x0, [x19, #104]
  405d70:	mov	x2, x28
  405d74:	bl	40d8a8 <ferror@plt+0x9918>
  405d78:	ldr	x0, [x19, #56]
  405d7c:	mov	x1, x20
  405d80:	bl	40ede8 <ferror@plt+0xae58>
  405d84:	ldr	x21, [x21, #8]
  405d88:	str	x0, [x19, #56]
  405d8c:	cbnz	x21, 405c8c <ferror@plt+0x1cfc>
  405d90:	ldr	x21, [x19, #64]
  405d94:	adrp	x23, 44b000 <ferror@plt+0x47070>
  405d98:	add	x23, x23, #0xf98
  405d9c:	cbz	x21, 405e60 <ferror@plt+0x1ed0>
  405da0:	adrp	x27, 40e000 <ferror@plt+0xa070>
  405da4:	adrp	x26, 40e000 <ferror@plt+0xa070>
  405da8:	add	x27, x27, #0x9a0
  405dac:	add	x26, x26, #0x9c0
  405db0:	b	405de0 <ferror@plt+0x1e50>
  405db4:	ldr	x0, [x19, #104]
  405db8:	cbz	x0, 405e28 <ferror@plt+0x1e98>
  405dbc:	ldr	x1, [x28]
  405dc0:	mov	x2, x28
  405dc4:	bl	40d8a8 <ferror@plt+0x9918>
  405dc8:	ldr	x0, [x19, #72]
  405dcc:	mov	x1, x20
  405dd0:	bl	40ede8 <ferror@plt+0xae58>
  405dd4:	ldr	x21, [x21, #8]
  405dd8:	str	x0, [x19, #72]
  405ddc:	cbz	x21, 405e60 <ferror@plt+0x1ed0>
  405de0:	ldr	x28, [x21]
  405de4:	mov	x0, x23
  405de8:	ldr	x1, [x19]
  405dec:	ldr	x2, [x28]
  405df0:	bl	408c58 <ferror@plt+0x4cc8>
  405df4:	ldr	x0, [x22, #8]
  405df8:	ldr	x25, [x28]
  405dfc:	mov	x1, x25
  405e00:	bl	40d588 <ferror@plt+0x95f8>
  405e04:	mov	x20, x0
  405e08:	cbnz	x0, 405db4 <ferror@plt+0x1e24>
  405e0c:	mov	x0, x25
  405e10:	mov	w1, w24
  405e14:	bl	405a68 <ferror@plt+0x1ad8>
  405e18:	mov	x20, x0
  405e1c:	cbz	x0, 405ccc <ferror@plt+0x1d3c>
  405e20:	ldr	x0, [x19, #104]
  405e24:	cbnz	x0, 405dbc <ferror@plt+0x1e2c>
  405e28:	mov	x1, x27
  405e2c:	mov	x0, x26
  405e30:	bl	40ccf0 <ferror@plt+0x8d60>
  405e34:	ldr	x1, [x28]
  405e38:	str	x0, [x19, #104]
  405e3c:	mov	x2, x28
  405e40:	bl	40d8a8 <ferror@plt+0x9918>
  405e44:	ldr	x0, [x19, #72]
  405e48:	mov	x1, x20
  405e4c:	bl	40ede8 <ferror@plt+0xae58>
  405e50:	ldr	x21, [x21, #8]
  405e54:	str	x0, [x19, #72]
  405e58:	cbnz	x21, 405de0 <ferror@plt+0x1e50>
  405e5c:	nop
  405e60:	ldr	x0, [x19, #56]
  405e64:	bl	40f3c8 <ferror@plt+0xb438>
  405e68:	ldr	x1, [x19, #72]
  405e6c:	bl	40f0b0 <ferror@plt+0xb120>
  405e70:	mov	x1, x0
  405e74:	ldr	x0, [x19, #56]
  405e78:	str	x1, [x19, #72]
  405e7c:	bl	40f530 <ferror@plt+0xb5a0>
  405e80:	mov	x1, x0
  405e84:	ldr	x0, [x19, #72]
  405e88:	str	x1, [x19, #56]
  405e8c:	bl	40f530 <ferror@plt+0xb5a0>
  405e90:	str	x0, [x19, #72]
  405e94:	ldr	x1, [x19]
  405e98:	str	xzr, [sp, #120]
  405e9c:	mov	x20, x0
  405ea0:	cbz	x1, 406534 <ferror@plt+0x25a4>
  405ea4:	ldr	x0, [x19, #8]
  405ea8:	cbz	x0, 406568 <ferror@plt+0x25d8>
  405eac:	ldr	x0, [x19, #16]
  405eb0:	cbz	x0, 40657c <ferror@plt+0x25ec>
  405eb4:	ldr	x0, [x19, #24]
  405eb8:	cbz	x0, 406590 <ferror@plt+0x2600>
  405ebc:	cbz	x20, 405ef8 <ferror@plt+0x1f68>
  405ec0:	ldr	x0, [x19, #104]
  405ec4:	cbz	x0, 405ef0 <ferror@plt+0x1f60>
  405ec8:	ldr	x22, [x20]
  405ecc:	ldr	x1, [x22]
  405ed0:	bl	40d588 <ferror@plt+0x95f8>
  405ed4:	mov	x21, x0
  405ed8:	cbz	x0, 405ef0 <ferror@plt+0x1f60>
  405edc:	ldr	w0, [x0, #8]
  405ee0:	ldr	x2, [x21, #16]
  405ee4:	ldr	x1, [x22, #16]
  405ee8:	bl	405968 <ferror@plt+0x19d8>
  405eec:	cbz	w0, 406434 <ferror@plt+0x24a4>
  405ef0:	ldr	x20, [x20, #8]
  405ef4:	cbnz	x20, 405ec0 <ferror@plt+0x1f30>
  405ef8:	adrp	x1, 40e000 <ferror@plt+0xa070>
  405efc:	adrp	x0, 40e000 <ferror@plt+0xa070>
  405f00:	add	x1, x1, #0x9a0
  405f04:	add	x0, x0, #0x9c0
  405f08:	bl	40ccf0 <ferror@plt+0x8d60>
  405f0c:	mov	x21, x0
  405f10:	ldr	x1, [x19]
  405f14:	mov	x3, #0x0                   	// #0
  405f18:	mov	x2, #0x0                   	// #0
  405f1c:	bl	40d708 <ferror@plt+0x9778>
  405f20:	cbnz	w0, 406420 <ferror@plt+0x2490>
  405f24:	ldr	x2, [x19]
  405f28:	mov	x0, x21
  405f2c:	mov	x1, x2
  405f30:	bl	40db28 <ferror@plt+0x9b98>
  405f34:	ldr	x0, [x19, #72]
  405f38:	bl	40f700 <ferror@plt+0xb770>
  405f3c:	mov	x20, x0
  405f40:	cbz	x0, 405f84 <ferror@plt+0x1ff4>
  405f44:	adrp	x23, 44b000 <ferror@plt+0x47070>
  405f48:	add	x23, x23, #0xaa0
  405f4c:	ldr	x22, [x20]
  405f50:	mov	x0, x21
  405f54:	mov	x3, #0x0                   	// #0
  405f58:	mov	x2, #0x0                   	// #0
  405f5c:	ldr	x1, [x22]
  405f60:	bl	40d708 <ferror@plt+0x9778>
  405f64:	cbnz	w0, 4063e4 <ferror@plt+0x2454>
  405f68:	mov	x0, x22
  405f6c:	add	x3, sp, #0x78
  405f70:	mov	x2, x21
  405f74:	mov	w1, #0x1                   	// #1
  405f78:	bl	404b40 <ferror@plt+0xbb0>
  405f7c:	ldr	x20, [x20, #16]
  405f80:	cbnz	x20, 405f4c <ferror@plt+0x1fbc>
  405f84:	ldr	x0, [sp, #120]
  405f88:	mov	x1, x19
  405f8c:	bl	40ede8 <ferror@plt+0xae58>
  405f90:	str	x0, [sp, #120]
  405f94:	mov	x0, x21
  405f98:	bl	40d478 <ferror@plt+0x94e8>
  405f9c:	ldr	x22, [sp, #120]
  405fa0:	ldr	x23, [x19, #112]
  405fa4:	cbz	x22, 40604c <ferror@plt+0x20bc>
  405fa8:	mov	x20, x23
  405fac:	ldr	x24, [x22]
  405fb0:	cbnz	x23, 405fc0 <ferror@plt+0x2030>
  405fb4:	b	406040 <ferror@plt+0x20b0>
  405fb8:	ldr	x20, [x20, #8]
  405fbc:	cbz	x20, 406040 <ferror@plt+0x20b0>
  405fc0:	ldr	x21, [x20]
  405fc4:	ldr	x1, [x24]
  405fc8:	ldr	x0, [x21]
  405fcc:	bl	403ad0 <strcmp@plt>
  405fd0:	cbnz	w0, 405fb8 <ferror@plt+0x2028>
  405fd4:	ldr	w0, [x21, #8]
  405fd8:	ldr	x2, [x21, #16]
  405fdc:	ldr	x1, [x24, #16]
  405fe0:	bl	405968 <ferror@plt+0x19d8>
  405fe4:	cbz	w0, 405fb8 <ferror@plt+0x2028>
  405fe8:	ldr	w4, [x21, #8]
  405fec:	ldr	x3, [x21]
  405ff0:	cmp	w4, #0x6
  405ff4:	ldr	x2, [x24]
  405ff8:	ldr	x1, [x24, #16]
  405ffc:	b.hi	406530 <ferror@plt+0x25a0>  // b.pmore
  406000:	ldp	x5, x8, [x21, #16]
  406004:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406008:	add	x0, x0, #0x350
  40600c:	adrp	x7, 44b000 <ferror@plt+0x47070>
  406010:	add	x0, x0, #0x40
  406014:	ldr	x6, [x8]
  406018:	cmp	x5, #0x0
  40601c:	ldr	x4, [x0, w4, uxtw #3]
  406020:	add	x0, x7, #0xda8
  406024:	ldr	x7, [x8, #16]
  406028:	csel	x5, x0, x5, eq  // eq = none
  40602c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406030:	add	x0, x0, #0xf8
  406034:	bl	408d50 <ferror@plt+0x4dc0>
  406038:	mov	w0, #0x1                   	// #1
  40603c:	bl	403500 <exit@plt>
  406040:	ldr	x22, [x22, #8]
  406044:	cbnz	x22, 405fa8 <ferror@plt+0x2018>
  406048:	ldr	x22, [sp, #120]
  40604c:	mov	x0, x22
  406050:	bl	40ed18 <ferror@plt+0xad88>
  406054:	adrp	x26, 450000 <ferror@plt+0x4c070>
  406058:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40605c:	add	x0, x0, #0x140
  406060:	bl	4094c8 <ferror@plt+0x5538>
  406064:	cmp	x0, #0x0
  406068:	add	x2, x26, #0x110
  40606c:	adrp	x1, 44b000 <ferror@plt+0x47070>
  406070:	add	x1, x1, #0xdb0
  406074:	str	x2, [sp, #104]
  406078:	csel	x0, x1, x0, eq  // eq = none
  40607c:	mov	x1, x2
  406080:	mov	w2, #0x0                   	// #0
  406084:	bl	4296f8 <ferror@plt+0x25768>
  406088:	ldr	x1, [x0]
  40608c:	mov	x22, x0
  406090:	cbz	x1, 406528 <ferror@plt+0x2598>
  406094:	add	x21, x0, #0x8
  406098:	mov	x20, #0x0                   	// #0
  40609c:	nop
  4060a0:	mov	x0, x1
  4060a4:	bl	427a88 <ferror@plt+0x23af8>
  4060a8:	mov	x1, x0
  4060ac:	mov	x0, x20
  4060b0:	bl	40ed88 <ferror@plt+0xadf8>
  4060b4:	mov	x20, x0
  4060b8:	ldr	x1, [x21], #8
  4060bc:	cbnz	x1, 4060a0 <ferror@plt+0x2110>
  4060c0:	mov	x0, x22
  4060c4:	bl	429b98 <ferror@plt+0x25c08>
  4060c8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4060cc:	add	x0, x0, #0x5b0
  4060d0:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4060d4:	add	x1, x1, #0x5b0
  4060d8:	add	x25, x1, #0x10
  4060dc:	ldr	x0, [x0, #16]
  4060e0:	cbz	x0, 406140 <ferror@plt+0x21b0>
  4060e4:	nop
  4060e8:	bl	4094c8 <ferror@plt+0x5538>
  4060ec:	cbz	x0, 406138 <ferror@plt+0x21a8>
  4060f0:	ldr	x1, [sp, #104]
  4060f4:	mov	w2, #0x0                   	// #0
  4060f8:	bl	4296f8 <ferror@plt+0x25768>
  4060fc:	mov	x22, x0
  406100:	ldr	x1, [x0]
  406104:	cbz	x1, 406130 <ferror@plt+0x21a0>
  406108:	add	x21, x0, #0x8
  40610c:	nop
  406110:	mov	x0, x1
  406114:	bl	427a88 <ferror@plt+0x23af8>
  406118:	mov	x1, x0
  40611c:	mov	x0, x20
  406120:	bl	40ed88 <ferror@plt+0xadf8>
  406124:	mov	x20, x0
  406128:	ldr	x1, [x21], #8
  40612c:	cbnz	x1, 406110 <ferror@plt+0x2180>
  406130:	mov	x0, x22
  406134:	bl	429b98 <ferror@plt+0x25c08>
  406138:	ldr	x0, [x25, #8]!
  40613c:	cbnz	x0, 4060e8 <ferror@plt+0x2158>
  406140:	ldr	x24, [x19, #88]
  406144:	mov	w25, #0x0                   	// #0
  406148:	cbz	x24, 406214 <ferror@plt+0x2284>
  40614c:	adrp	x28, 44c000 <ferror@plt+0x48070>
  406150:	adrp	x27, 44c000 <ferror@plt+0x48070>
  406154:	add	x28, x28, #0x180
  406158:	add	x27, x27, #0x1a0
  40615c:	nop
  406160:	ldr	x22, [x24]
  406164:	ldrb	w0, [x22]
  406168:	tbz	w0, #3, 4061f0 <ferror@plt+0x2260>
  40616c:	ldr	x26, [x22, #8]
  406170:	ldrb	w0, [x26]
  406174:	cmp	w0, #0x2d
  406178:	b.ne	40648c <ferror@plt+0x24fc>  // b.any
  40617c:	ldrb	w0, [x26, #1]
  406180:	mov	x23, #0x2                   	// #2
  406184:	cmp	w0, #0x49
  406188:	b.ne	40648c <ferror@plt+0x24fc>  // b.any
  40618c:	cbz	x20, 4061f0 <ferror@plt+0x2260>
  406190:	mov	x21, x20
  406194:	b	4061a4 <ferror@plt+0x2214>
  406198:	ldr	x21, [x21, #8]
  40619c:	cbz	x21, 4061f0 <ferror@plt+0x2260>
  4061a0:	ldr	x26, [x22, #8]
  4061a4:	add	x1, x26, x23
  4061a8:	ldr	x0, [x21]
  4061ac:	bl	403ad0 <strcmp@plt>
  4061b0:	cbnz	w0, 406198 <ferror@plt+0x2208>
  4061b4:	ldr	x1, [x19]
  4061b8:	mov	x2, x26
  4061bc:	mov	x0, x28
  4061c0:	bl	408c58 <ferror@plt+0x4cc8>
  4061c4:	mov	x0, x27
  4061c8:	bl	4094c8 <ferror@plt+0x5538>
  4061cc:	cbnz	x0, 406198 <ferror@plt+0x2208>
  4061d0:	ldr	x2, [x19]
  4061d4:	add	w25, w25, #0x1
  4061d8:	ldr	x1, [x22, #8]
  4061dc:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4061e0:	add	x0, x0, #0x1c0
  4061e4:	bl	408c58 <ferror@plt+0x4cc8>
  4061e8:	str	xzr, [x24]
  4061ec:	nop
  4061f0:	ldr	x24, [x24, #8]
  4061f4:	cbnz	x24, 406160 <ferror@plt+0x21d0>
  4061f8:	cbz	w25, 406214 <ferror@plt+0x2284>
  4061fc:	ldr	x0, [x19, #88]
  406200:	mov	x1, #0x0                   	// #0
  406204:	bl	40f0e8 <ferror@plt+0xb158>
  406208:	str	x0, [x19, #88]
  40620c:	subs	w25, w25, #0x1
  406210:	b.ne	406200 <ferror@plt+0x2270>  // b.any
  406214:	adrp	x1, 417000 <ferror@plt+0x13070>
  406218:	add	x1, x1, #0xd40
  40621c:	mov	x2, #0x0                   	// #0
  406220:	mov	x0, x20
  406224:	bl	40f760 <ferror@plt+0xb7d0>
  406228:	mov	x24, #0x0                   	// #0
  40622c:	mov	x0, x20
  406230:	bl	40ed18 <ferror@plt+0xad88>
  406234:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406238:	add	x0, x0, #0x160
  40623c:	bl	4094c8 <ferror@plt+0x5538>
  406240:	cmp	x0, #0x0
  406244:	ldr	x1, [sp, #104]
  406248:	adrp	x2, 44b000 <ferror@plt+0x47070>
  40624c:	add	x2, x2, #0xdc0
  406250:	csel	x0, x2, x0, eq  // eq = none
  406254:	mov	w2, #0x0                   	// #0
  406258:	bl	4296f8 <ferror@plt+0x25768>
  40625c:	mov	x21, x0
  406260:	ldr	x1, [x0]
  406264:	add	x20, x0, #0x8
  406268:	cbz	x1, 406520 <ferror@plt+0x2590>
  40626c:	nop
  406270:	mov	x0, x1
  406274:	bl	427a88 <ferror@plt+0x23af8>
  406278:	mov	x1, x0
  40627c:	mov	x0, x24
  406280:	bl	40ed88 <ferror@plt+0xadf8>
  406284:	mov	x24, x0
  406288:	ldr	x1, [x20], #8
  40628c:	cbnz	x1, 406270 <ferror@plt+0x22e0>
  406290:	mov	x0, x21
  406294:	bl	429b98 <ferror@plt+0x25c08>
  406298:	ldr	x25, [x19, #80]
  40629c:	cbz	x25, 406510 <ferror@plt+0x2580>
  4062a0:	adrp	x28, 44c000 <ferror@plt+0x48070>
  4062a4:	adrp	x27, 44c000 <ferror@plt+0x48070>
  4062a8:	add	x28, x28, #0x1e0
  4062ac:	add	x27, x27, #0x200
  4062b0:	mov	w26, #0x0                   	// #0
  4062b4:	b	4062c0 <ferror@plt+0x2330>
  4062b8:	ldr	x25, [x25, #8]
  4062bc:	cbz	x25, 4063a0 <ferror@plt+0x2410>
  4062c0:	ldr	x23, [x25]
  4062c4:	ldrb	w0, [x23]
  4062c8:	tbz	w0, #1, 4062b8 <ferror@plt+0x2328>
  4062cc:	cbz	x24, 4062b8 <ferror@plt+0x2328>
  4062d0:	mov	x21, x24
  4062d4:	b	406324 <ferror@plt+0x2394>
  4062d8:	ldrb	w0, [x20, #1]
  4062dc:	cmp	w0, #0x4c
  4062e0:	b.ne	406338 <ferror@plt+0x23a8>  // b.any
  4062e4:	ldrb	w0, [x20, #2]
  4062e8:	cmp	w0, #0x20
  4062ec:	b.ne	406338 <ferror@plt+0x23a8>  // b.any
  4062f0:	mov	x1, x22
  4062f4:	add	x0, x20, #0x3
  4062f8:	bl	403ad0 <strcmp@plt>
  4062fc:	cbnz	w0, 406338 <ferror@plt+0x23a8>
  406300:	ldr	x1, [x19]
  406304:	mov	x2, x22
  406308:	mov	x0, x28
  40630c:	bl	408c58 <ferror@plt+0x4cc8>
  406310:	mov	x0, x27
  406314:	bl	4094c8 <ferror@plt+0x5538>
  406318:	cbz	x0, 40637c <ferror@plt+0x23ec>
  40631c:	ldr	x21, [x21, #8]
  406320:	cbz	x21, 4062b8 <ferror@plt+0x2328>
  406324:	ldr	x20, [x23, #8]
  406328:	ldr	x22, [x21]
  40632c:	ldrb	w0, [x20]
  406330:	cmp	w0, #0x2d
  406334:	b.eq	4062d8 <ferror@plt+0x2348>  // b.none
  406338:	ldrb	w0, [x20]
  40633c:	cmp	w0, #0x2d
  406340:	b.ne	40631c <ferror@plt+0x238c>  // b.any
  406344:	ldrb	w0, [x20, #1]
  406348:	cmp	w0, #0x4c
  40634c:	b.ne	40631c <ferror@plt+0x238c>  // b.any
  406350:	add	x0, x20, #0x2
  406354:	mov	x1, x22
  406358:	bl	403ad0 <strcmp@plt>
  40635c:	cbnz	w0, 40631c <ferror@plt+0x238c>
  406360:	ldr	x1, [x19]
  406364:	mov	x2, x22
  406368:	mov	x0, x28
  40636c:	bl	408c58 <ferror@plt+0x4cc8>
  406370:	mov	x0, x27
  406374:	bl	4094c8 <ferror@plt+0x5538>
  406378:	cbnz	x0, 40631c <ferror@plt+0x238c>
  40637c:	ldr	x2, [x19]
  406380:	str	xzr, [x25]
  406384:	mov	x1, x22
  406388:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40638c:	add	x0, x0, #0x220
  406390:	add	w26, w26, #0x1
  406394:	bl	408c58 <ferror@plt+0x4cc8>
  406398:	ldr	x25, [x25, #8]
  40639c:	cbnz	x25, 4062c0 <ferror@plt+0x2330>
  4063a0:	mov	x0, x24
  4063a4:	bl	40ed18 <ferror@plt+0xad88>
  4063a8:	cbz	w26, 4063c4 <ferror@plt+0x2434>
  4063ac:	ldr	x0, [x19, #80]
  4063b0:	mov	x1, #0x0                   	// #0
  4063b4:	bl	40f0e8 <ferror@plt+0xb158>
  4063b8:	str	x0, [x19, #80]
  4063bc:	subs	w26, w26, #0x1
  4063c0:	b.ne	4063b0 <ferror@plt+0x2420>  // b.any
  4063c4:	mov	x0, x19
  4063c8:	ldp	x19, x20, [sp, #16]
  4063cc:	ldp	x21, x22, [sp, #32]
  4063d0:	ldp	x23, x24, [sp, #48]
  4063d4:	ldp	x25, x26, [sp, #64]
  4063d8:	ldp	x27, x28, [sp, #80]
  4063dc:	ldp	x29, x30, [sp], #128
  4063e0:	ret
  4063e4:	ldr	x1, [x22]
  4063e8:	mov	x0, x23
  4063ec:	bl	408c58 <ferror@plt+0x4cc8>
  4063f0:	ldr	x20, [x20, #16]
  4063f4:	cbnz	x20, 405f4c <ferror@plt+0x1fbc>
  4063f8:	b	405f84 <ferror@plt+0x1ff4>
  4063fc:	mov	x19, #0x0                   	// #0
  406400:	cbnz	w24, 4064f4 <ferror@plt+0x2564>
  406404:	mov	x0, x19
  406408:	ldp	x19, x20, [sp, #16]
  40640c:	ldp	x21, x22, [sp, #32]
  406410:	ldp	x23, x24, [sp, #48]
  406414:	ldp	x25, x26, [sp, #64]
  406418:	ldp	x29, x30, [sp], #128
  40641c:	ret
  406420:	ldr	x1, [x19]
  406424:	adrp	x0, 44b000 <ferror@plt+0x47070>
  406428:	add	x0, x0, #0xaa0
  40642c:	bl	408c58 <ferror@plt+0x4cc8>
  406430:	b	405f94 <ferror@plt+0x2004>
  406434:	ldr	w3, [x21, #8]
  406438:	ldr	x1, [x19]
  40643c:	cmp	w3, #0x6
  406440:	ldr	x5, [x22]
  406444:	b.hi	406530 <ferror@plt+0x25a0>  // b.pmore
  406448:	adrp	x2, 44c000 <ferror@plt+0x48070>
  40644c:	add	x2, x2, #0x350
  406450:	add	x2, x2, #0x40
  406454:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406458:	ldr	x4, [x21, #16]
  40645c:	add	x0, x0, #0x90
  406460:	ldr	x3, [x2, w3, uxtw #3]
  406464:	mov	x2, x5
  406468:	ldr	x6, [x22, #16]
  40646c:	bl	408d50 <ferror@plt+0x4dc0>
  406470:	ldr	x2, [x22, #32]
  406474:	cbz	x2, 406038 <ferror@plt+0x20a8>
  406478:	ldr	x1, [x22, #8]
  40647c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406480:	add	x0, x0, #0xd0
  406484:	bl	408d50 <ferror@plt+0x4dc0>
  406488:	b	406038 <ferror@plt+0x20a8>
  40648c:	ldrb	w0, [x26]
  406490:	cmp	w0, #0x2d
  406494:	b.ne	4061f0 <ferror@plt+0x2260>  // b.any
  406498:	ldrb	w0, [x26, #1]
  40649c:	cmp	w0, #0x49
  4064a0:	b.ne	4061f0 <ferror@plt+0x2260>  // b.any
  4064a4:	ldrb	w0, [x26, #2]
  4064a8:	cmp	w0, #0x20
  4064ac:	b.ne	4061f0 <ferror@plt+0x2260>  // b.any
  4064b0:	mov	x23, #0x3                   	// #3
  4064b4:	b	40618c <ferror@plt+0x21fc>
  4064b8:	mov	w1, #0x0                   	// #0
  4064bc:	mov	x0, x20
  4064c0:	bl	405a68 <ferror@plt+0x1ad8>
  4064c4:	mov	x19, x0
  4064c8:	mov	x0, x20
  4064cc:	bl	417d40 <ferror@plt+0x13db0>
  4064d0:	cbz	x19, 405b34 <ferror@plt+0x1ba4>
  4064d4:	b	405d48 <ferror@plt+0x1db8>
  4064d8:	mov	x0, x20
  4064dc:	bl	417d40 <ferror@plt+0x13db0>
  4064e0:	mov	x1, x20
  4064e4:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4064e8:	add	x0, x0, #0x248
  4064ec:	bl	408c58 <ferror@plt+0x4cc8>
  4064f0:	b	406404 <ferror@plt+0x2474>
  4064f4:	mov	x2, x21
  4064f8:	mov	x1, x21
  4064fc:	adrp	x0, 44b000 <ferror@plt+0x47070>
  406500:	mov	x19, #0x0                   	// #0
  406504:	add	x0, x0, #0xe70
  406508:	bl	408d50 <ferror@plt+0x4dc0>
  40650c:	b	406404 <ferror@plt+0x2474>
  406510:	mov	x0, x24
  406514:	bl	40ed18 <ferror@plt+0xad88>
  406518:	ldp	x27, x28, [sp, #80]
  40651c:	b	406404 <ferror@plt+0x2474>
  406520:	mov	x24, #0x0                   	// #0
  406524:	b	406290 <ferror@plt+0x2300>
  406528:	mov	x20, #0x0                   	// #0
  40652c:	b	4060c0 <ferror@plt+0x2130>
  406530:	bl	404b18 <ferror@plt+0xb88>
  406534:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  406538:	mov	x2, #0x49                  	// #73
  40653c:	mov	x1, #0x1                   	// #1
  406540:	adrp	x0, 44b000 <ferror@plt+0x47070>
  406544:	ldr	x3, [x3, #2416]
  406548:	add	x0, x0, #0xfc8
  40654c:	bl	403c80 <fwrite@plt>
  406550:	mov	w0, #0x1                   	// #1
  406554:	bl	403500 <exit@plt>
  406558:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  40655c:	add	x22, x23, #0x990
  406560:	mov	w23, #0x0                   	// #0
  406564:	b	405b88 <ferror@plt+0x1bf8>
  406568:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40656c:	add	x0, x0, #0x18
  406570:	bl	408d50 <ferror@plt+0x4dc0>
  406574:	mov	w0, #0x1                   	// #1
  406578:	bl	403500 <exit@plt>
  40657c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406580:	add	x0, x0, #0x40
  406584:	bl	408d50 <ferror@plt+0x4dc0>
  406588:	mov	w0, #0x1                   	// #1
  40658c:	bl	403500 <exit@plt>
  406590:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406594:	add	x0, x0, #0x68
  406598:	bl	408d50 <ferror@plt+0x4dc0>
  40659c:	mov	w0, #0x1                   	// #1
  4065a0:	bl	403500 <exit@plt>
  4065a4:	nop
  4065a8:	stp	x29, x30, [sp, #-48]!
  4065ac:	mov	x29, sp
  4065b0:	stp	x19, x20, [sp, #16]
  4065b4:	mov	x20, x0
  4065b8:	stp	x21, x22, [sp, #32]
  4065bc:	bl	4034d0 <strlen@plt>
  4065c0:	mov	x21, x0
  4065c4:	mov	x0, x20
  4065c8:	bl	427a88 <ferror@plt+0x23af8>
  4065cc:	cmp	w21, #0x1
  4065d0:	mov	x19, x0
  4065d4:	b.le	4065e8 <ferror@plt+0x2658>
  4065d8:	add	x0, x20, w21, sxtw
  4065dc:	ldurb	w0, [x0, #-1]
  4065e0:	cmp	w0, #0x2f
  4065e4:	b.eq	406680 <ferror@plt+0x26f0>  // b.none
  4065e8:	mov	x2, #0x0                   	// #0
  4065ec:	mov	w1, #0x0                   	// #0
  4065f0:	mov	x0, x19
  4065f4:	bl	408ea0 <ferror@plt+0x4f10>
  4065f8:	mov	x21, x0
  4065fc:	mov	x0, x19
  406600:	bl	417d40 <ferror@plt+0x13db0>
  406604:	cbz	x21, 4066a8 <ferror@plt+0x2718>
  406608:	mov	x1, x20
  40660c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406610:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  406614:	add	x0, x0, #0x2e0
  406618:	add	x22, x22, #0x990
  40661c:	bl	408c58 <ferror@plt+0x4cc8>
  406620:	b	40662c <ferror@plt+0x269c>
  406624:	mov	x0, x19
  406628:	bl	417d40 <ferror@plt+0x13db0>
  40662c:	mov	x0, x21
  406630:	bl	408fe0 <ferror@plt+0x5050>
  406634:	mov	x2, #0x0                   	// #0
  406638:	mov	x1, x0
  40663c:	mov	x0, x20
  406640:	cbz	x1, 40666c <ferror@plt+0x26dc>
  406644:	bl	40bc18 <ferror@plt+0x7c88>
  406648:	mov	x19, x0
  40664c:	mov	x1, x0
  406650:	ldr	x0, [x22, #8]
  406654:	bl	40d588 <ferror@plt+0x95f8>
  406658:	cbnz	x0, 406624 <ferror@plt+0x2694>
  40665c:	mov	x0, x19
  406660:	mov	w1, #0x0                   	// #0
  406664:	bl	405a68 <ferror@plt+0x1ad8>
  406668:	b	406624 <ferror@plt+0x2694>
  40666c:	mov	x0, x21
  406670:	ldp	x19, x20, [sp, #16]
  406674:	ldp	x21, x22, [sp, #32]
  406678:	ldp	x29, x30, [sp], #48
  40667c:	b	4090b0 <ferror@plt+0x5120>
  406680:	sub	w21, w21, #0x1
  406684:	mov	x2, #0x0                   	// #0
  406688:	mov	w1, #0x0                   	// #0
  40668c:	mov	x0, x19
  406690:	strb	wzr, [x19, w21, sxtw]
  406694:	bl	408ea0 <ferror@plt+0x4f10>
  406698:	mov	x21, x0
  40669c:	mov	x0, x19
  4066a0:	bl	417d40 <ferror@plt+0x13db0>
  4066a4:	cbnz	x21, 406608 <ferror@plt+0x2678>
  4066a8:	bl	403e80 <__errno_location@plt>
  4066ac:	ldr	w0, [x0]
  4066b0:	bl	4283c8 <ferror@plt+0x24438>
  4066b4:	mov	x2, x0
  4066b8:	mov	x1, x20
  4066bc:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4066c0:	ldp	x19, x20, [sp, #16]
  4066c4:	add	x0, x0, #0x2a8
  4066c8:	ldp	x21, x22, [sp, #32]
  4066cc:	ldp	x29, x30, [sp], #48
  4066d0:	b	408c58 <ferror@plt+0x4cc8>
  4066d4:	nop
  4066d8:	stp	x29, x30, [sp, #-32]!
  4066dc:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4066e0:	mov	x29, sp
  4066e4:	str	x19, [sp, #16]
  4066e8:	mov	x19, x0
  4066ec:	ldr	x0, [x1, #2456]
  4066f0:	mov	x1, x19
  4066f4:	bl	40d588 <ferror@plt+0x95f8>
  4066f8:	cbz	x0, 406708 <ferror@plt+0x2778>
  4066fc:	ldr	x19, [sp, #16]
  406700:	ldp	x29, x30, [sp], #32
  406704:	ret
  406708:	mov	x0, x19
  40670c:	mov	w1, #0x1                   	// #1
  406710:	ldr	x19, [sp, #16]
  406714:	ldp	x29, x30, [sp], #32
  406718:	b	405a68 <ferror@plt+0x1ad8>
  40671c:	nop
  406720:	stp	x29, x30, [sp, #-32]!
  406724:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  406728:	mov	x29, sp
  40672c:	str	x19, [sp, #16]
  406730:	mov	x19, x0
  406734:	ldr	x0, [x1, #2456]
  406738:	mov	x1, x19
  40673c:	bl	40d588 <ferror@plt+0x95f8>
  406740:	cbz	x0, 406750 <ferror@plt+0x27c0>
  406744:	ldr	x19, [sp, #16]
  406748:	ldp	x29, x30, [sp], #32
  40674c:	ret
  406750:	mov	x0, x19
  406754:	mov	w1, #0x0                   	// #0
  406758:	ldr	x19, [sp, #16]
  40675c:	ldp	x29, x30, [sp], #32
  406760:	b	405a68 <ferror@plt+0x1ad8>
  406764:	nop
  406768:	stp	x29, x30, [sp, #-32]!
  40676c:	mov	w1, w0
  406770:	cmp	w1, #0x6
  406774:	mov	x29, sp
  406778:	str	w0, [sp, #28]
  40677c:	b.hi	406798 <ferror@plt+0x2808>  // b.pmore
  406780:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406784:	add	x0, x0, #0x350
  406788:	add	x0, x0, #0x40
  40678c:	ldr	x0, [x0, w1, uxtw #3]
  406790:	ldp	x29, x30, [sp], #32
  406794:	ret
  406798:	bl	404b18 <ferror@plt+0xb88>
  40679c:	nop
  4067a0:	stp	x29, x30, [sp, #-48]!
  4067a4:	mov	w4, #0x1                   	// #1
  4067a8:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  4067ac:	mov	x29, sp
  4067b0:	str	x19, [sp, #16]
  4067b4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4067b8:	add	x19, x19, #0x990
  4067bc:	add	x2, sp, #0x2c
  4067c0:	str	w4, [x3, #1504]
  4067c4:	adrp	x1, 404000 <ferror@plt+0x70>
  4067c8:	add	x1, x1, #0xa90
  4067cc:	str	wzr, [sp, #44]
  4067d0:	ldr	x0, [x19, #8]
  4067d4:	str	w4, [x19, #28]
  4067d8:	bl	40e580 <ferror@plt+0xa5f0>
  4067dc:	ldr	w2, [sp, #44]
  4067e0:	adrp	x1, 404000 <ferror@plt+0x70>
  4067e4:	ldr	x0, [x19, #8]
  4067e8:	add	w2, w2, #0x1
  4067ec:	add	x1, x1, #0xac0
  4067f0:	sxtw	x2, w2
  4067f4:	bl	40e580 <ferror@plt+0xa5f0>
  4067f8:	ldr	x19, [sp, #16]
  4067fc:	ldp	x29, x30, [sp], #48
  406800:	ret
  406804:	nop
  406808:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40680c:	str	wzr, [x0, #1456]
  406810:	ret
  406814:	nop
  406818:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40681c:	mov	w1, #0x1                   	// #1
  406820:	str	w1, [x0, #1456]
  406824:	ret
  406828:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40682c:	str	wzr, [x0, #2476]
  406830:	ret
  406834:	nop
  406838:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40683c:	mov	w1, #0x1                   	// #1
  406840:	str	w1, [x0, #2476]
  406844:	ret
  406848:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40684c:	str	wzr, [x0, #1504]
  406850:	ret
  406854:	nop
  406858:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40685c:	mov	w1, #0x1                   	// #1
  406860:	str	w1, [x0, #1504]
  406864:	ret
  406868:	stp	x29, x30, [sp, #-32]!
  40686c:	mov	x29, sp
  406870:	cbz	x0, 406910 <ferror@plt+0x2980>
  406874:	stp	x19, x20, [sp, #16]
  406878:	mov	x20, x0
  40687c:	ldrb	w19, [x0]
  406880:	cbz	w19, 4068a4 <ferror@plt+0x2914>
  406884:	bl	403b00 <__ctype_b_loc@plt>
  406888:	ldr	x1, [x0]
  40688c:	b	406898 <ferror@plt+0x2908>
  406890:	ldrb	w19, [x20, #1]!
  406894:	cbz	w19, 4068a4 <ferror@plt+0x2914>
  406898:	ubfiz	x19, x19, #1, #8
  40689c:	ldrh	w0, [x1, x19]
  4068a0:	tbnz	w0, #13, 406890 <ferror@plt+0x2900>
  4068a4:	mov	x0, x20
  4068a8:	bl	4034d0 <strlen@plt>
  4068ac:	mov	x19, x0
  4068b0:	sxtw	x1, w0
  4068b4:	cmp	w0, #0x0
  4068b8:	b.le	4068ec <ferror@plt+0x295c>
  4068bc:	bl	403b00 <__ctype_b_loc@plt>
  4068c0:	sxtw	x1, w19
  4068c4:	sub	x3, x20, #0x1
  4068c8:	ldr	x2, [x0]
  4068cc:	b	4068dc <ferror@plt+0x294c>
  4068d0:	sub	x1, x1, #0x1
  4068d4:	cmp	w1, #0x0
  4068d8:	b.le	4068fc <ferror@plt+0x296c>
  4068dc:	ldrb	w0, [x3, x1]
  4068e0:	sub	w4, w1, #0x1
  4068e4:	ldrh	w0, [x2, x0, lsl #1]
  4068e8:	tbnz	w0, #13, 4068d0 <ferror@plt+0x2940>
  4068ec:	mov	x0, x20
  4068f0:	ldp	x19, x20, [sp, #16]
  4068f4:	ldp	x29, x30, [sp], #32
  4068f8:	b	427b18 <ferror@plt+0x23b88>
  4068fc:	mov	x0, x20
  406900:	sxtw	x1, w4
  406904:	ldp	x19, x20, [sp, #16]
  406908:	ldp	x29, x30, [sp], #32
  40690c:	b	427b18 <ferror@plt+0x23b88>
  406910:	adrp	x2, 44c000 <ferror@plt+0x48070>
  406914:	adrp	x1, 44c000 <ferror@plt+0x48070>
  406918:	add	x2, x2, #0x3c8
  40691c:	add	x1, x1, #0x9e8
  406920:	bl	419d28 <ferror@plt+0x15d98>
  406924:	mov	x0, #0x0                   	// #0
  406928:	ldp	x29, x30, [sp], #32
  40692c:	ret
  406930:	stp	x29, x30, [sp, #-64]!
  406934:	mov	x29, sp
  406938:	stp	x19, x20, [sp, #16]
  40693c:	mov	x20, x0
  406940:	stp	x21, x22, [sp, #32]
  406944:	bl	4034d0 <strlen@plt>
  406948:	add	x21, x0, #0xa
  40694c:	mov	x0, x21
  406950:	bl	417c00 <ferror@plt+0x13c70>
  406954:	ldrb	w2, [x20]
  406958:	cbz	w2, 406a48 <ferror@plt+0x2ab8>
  40695c:	mov	x19, #0x0                   	// #0
  406960:	mov	w22, #0x2a                  	// #42
  406964:	str	x23, [sp, #48]
  406968:	mov	w23, #0x5c                  	// #92
  40696c:	nop
  406970:	sub	w4, w2, #0x24
  406974:	sub	w3, w2, #0x25
  406978:	and	w4, w4, #0xff
  40697c:	and	w3, w3, #0xff
  406980:	cmp	w4, #0x5a
  406984:	ccmp	w3, #0x2, #0x0, ls  // ls = plast
  406988:	ccmp	w2, w22, #0x4, hi  // hi = pmore
  40698c:	b.ne	406a08 <ferror@plt+0x2a78>  // b.any
  406990:	strb	w23, [x0, x19]
  406994:	add	x3, x19, #0x1
  406998:	ldrb	w2, [x20]
  40699c:	strb	w2, [x0, x3]
  4069a0:	add	x1, x3, #0x3
  4069a4:	add	x19, x3, #0x1
  4069a8:	cmp	x1, x21
  4069ac:	b.cs	4069d4 <ferror@plt+0x2a44>  // b.hs, b.nlast
  4069b0:	ldrb	w2, [x20, #1]!
  4069b4:	cbnz	w2, 406970 <ferror@plt+0x29e0>
  4069b8:	add	x19, x0, x19
  4069bc:	ldr	x23, [sp, #48]
  4069c0:	strb	wzr, [x19]
  4069c4:	ldp	x19, x20, [sp, #16]
  4069c8:	ldp	x21, x22, [sp, #32]
  4069cc:	ldp	x29, x30, [sp], #64
  4069d0:	ret
  4069d4:	lsl	x21, x21, #1
  4069d8:	mov	x1, x21
  4069dc:	bl	417cc8 <ferror@plt+0x13d38>
  4069e0:	ldrb	w2, [x20, #1]!
  4069e4:	cbz	w2, 4069b8 <ferror@plt+0x2a28>
  4069e8:	sub	w4, w2, #0x24
  4069ec:	sub	w3, w2, #0x25
  4069f0:	and	w4, w4, #0xff
  4069f4:	and	w3, w3, #0xff
  4069f8:	cmp	w4, #0x5a
  4069fc:	ccmp	w3, #0x2, #0x0, ls  // ls = plast
  406a00:	ccmp	w2, w22, #0x4, hi  // hi = pmore
  406a04:	b.eq	406990 <ferror@plt+0x2a00>  // b.none
  406a08:	sub	w1, w2, #0x3b
  406a0c:	sub	w3, w2, #0x3e
  406a10:	and	w1, w1, #0xff
  406a14:	and	w3, w3, #0xff
  406a18:	cmp	w1, #0x1
  406a1c:	b.ls	406990 <ferror@plt+0x2a00>  // b.plast
  406a20:	and	w1, w2, #0xffffffdf
  406a24:	cmp	w3, #0x1
  406a28:	sub	w1, w1, #0x5b
  406a2c:	b.ls	406990 <ferror@plt+0x2a00>  // b.plast
  406a30:	and	w1, w1, #0xff
  406a34:	cmp	w2, #0x60
  406a38:	ccmp	w1, #0x2, #0x0, ne  // ne = any
  406a3c:	mov	x3, x19
  406a40:	b.ls	406990 <ferror@plt+0x2a00>  // b.plast
  406a44:	b	40699c <ferror@plt+0x2a0c>
  406a48:	mov	x19, x0
  406a4c:	strb	wzr, [x19]
  406a50:	ldp	x19, x20, [sp, #16]
  406a54:	ldp	x21, x22, [sp, #32]
  406a58:	ldp	x29, x30, [sp], #64
  406a5c:	ret
  406a60:	cmp	w1, #0x0
  406a64:	b.le	406cc8 <ferror@plt+0x2d38>
  406a68:	stp	x29, x30, [sp, #-112]!
  406a6c:	mov	x29, sp
  406a70:	stp	x23, x24, [sp, #48]
  406a74:	mov	w23, w1
  406a78:	stp	x25, x26, [sp, #64]
  406a7c:	mov	x26, x2
  406a80:	mov	x25, x0
  406a84:	stp	x27, x28, [sp, #80]
  406a88:	adrp	x27, 44c000 <ferror@plt+0x48070>
  406a8c:	add	x27, x27, #0x3f0
  406a90:	adrp	x28, 451000 <ferror@plt+0x4d070>
  406a94:	add	x0, x28, #0x588
  406a98:	stp	x19, x20, [sp, #16]
  406a9c:	mov	w19, #0x0                   	// #0
  406aa0:	stp	x21, x22, [sp, #32]
  406aa4:	str	x0, [sp, #104]
  406aa8:	mov	x0, #0x10                  	// #16
  406aac:	bl	417c00 <ferror@plt+0x13c70>
  406ab0:	mov	x20, x0
  406ab4:	sbfiz	x24, x19, #3, #32
  406ab8:	ldr	x0, [x26, w19, sxtw #3]
  406abc:	bl	406868 <ferror@plt+0x28d8>
  406ac0:	mov	x21, x0
  406ac4:	bl	406930 <ferror@plt+0x29a0>
  406ac8:	mov	x28, x0
  406acc:	mov	x0, x21
  406ad0:	bl	417d40 <ferror@plt+0x13db0>
  406ad4:	ldrb	w21, [x28]
  406ad8:	cmp	w21, #0x2d
  406adc:	b.eq	406be0 <ferror@plt+0x2c50>  // b.none
  406ae0:	mov	x1, x28
  406ae4:	mov	x0, x27
  406ae8:	add	w22, w19, #0x1
  406aec:	bl	403ad0 <strcmp@plt>
  406af0:	cbz	w0, 406b08 <ferror@plt+0x2b78>
  406af4:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406af8:	mov	x1, x28
  406afc:	add	x0, x0, #0x400
  406b00:	bl	403ad0 <strcmp@plt>
  406b04:	cbnz	w0, 406b10 <ferror@plt+0x2b80>
  406b08:	cmp	w23, w22
  406b0c:	b.gt	406b6c <ferror@plt+0x2bdc>
  406b10:	cbz	w21, 406bd0 <ferror@plt+0x2c40>
  406b14:	mov	w1, #0x4                   	// #4
  406b18:	strb	w1, [x20]
  406b1c:	mov	x0, x28
  406b20:	mov	w19, w22
  406b24:	bl	427a88 <ferror@plt+0x23af8>
  406b28:	mov	x2, x0
  406b2c:	ldr	x0, [x25]
  406b30:	str	x2, [x20, #8]
  406b34:	mov	x1, x20
  406b38:	bl	40ede8 <ferror@plt+0xae58>
  406b3c:	str	x0, [x25]
  406b40:	mov	x0, x28
  406b44:	bl	417d40 <ferror@plt+0x13db0>
  406b48:	cmp	w23, w19
  406b4c:	b.gt	406aa8 <ferror@plt+0x2b18>
  406b50:	ldp	x19, x20, [sp, #16]
  406b54:	ldp	x21, x22, [sp, #32]
  406b58:	ldp	x23, x24, [sp, #48]
  406b5c:	ldp	x25, x26, [sp, #64]
  406b60:	ldp	x27, x28, [sp, #80]
  406b64:	ldp	x29, x30, [sp], #112
  406b68:	ret
  406b6c:	add	x24, x26, x24
  406b70:	add	w19, w19, #0x2
  406b74:	ldr	x0, [x24, #8]
  406b78:	bl	406868 <ferror@plt+0x28d8>
  406b7c:	mov	x22, x0
  406b80:	bl	406930 <ferror@plt+0x29a0>
  406b84:	mov	x21, x0
  406b88:	ldr	x1, [sp, #104]
  406b8c:	mov	w5, #0x4                   	// #4
  406b90:	strb	w5, [x20]
  406b94:	mov	x3, #0x0                   	// #0
  406b98:	mov	x2, x0
  406b9c:	mov	x0, x28
  406ba0:	bl	427cd8 <ferror@plt+0x23d48>
  406ba4:	mov	x2, x0
  406ba8:	ldr	x0, [x25]
  406bac:	str	x2, [x20, #8]
  406bb0:	mov	x1, x20
  406bb4:	bl	40ede8 <ferror@plt+0xae58>
  406bb8:	str	x0, [x25]
  406bbc:	mov	x0, x21
  406bc0:	bl	417d40 <ferror@plt+0x13db0>
  406bc4:	mov	x0, x22
  406bc8:	bl	417d40 <ferror@plt+0x13db0>
  406bcc:	b	406b40 <ferror@plt+0x2bb0>
  406bd0:	mov	w19, w22
  406bd4:	mov	x0, x20
  406bd8:	bl	417d40 <ferror@plt+0x13db0>
  406bdc:	b	406b40 <ferror@plt+0x2bb0>
  406be0:	ldrb	w0, [x28, #1]
  406be4:	cmp	w0, #0x6c
  406be8:	b.eq	406c5c <ferror@plt+0x2ccc>  // b.none
  406bec:	cmp	w0, #0x4c
  406bf0:	b.ne	406ae0 <ferror@plt+0x2b50>  // b.any
  406bf4:	ldrb	w21, [x28, #2]
  406bf8:	add	x22, x28, #0x2
  406bfc:	cbz	w21, 406c20 <ferror@plt+0x2c90>
  406c00:	bl	403b00 <__ctype_b_loc@plt>
  406c04:	ldr	x1, [x0]
  406c08:	b	406c14 <ferror@plt+0x2c84>
  406c0c:	ldrb	w21, [x22, #1]!
  406c10:	cbz	w21, 406c20 <ferror@plt+0x2c90>
  406c14:	ubfiz	x21, x21, #1, #8
  406c18:	ldrh	w0, [x1, x21]
  406c1c:	tbnz	w0, #13, 406c0c <ferror@plt+0x2c7c>
  406c20:	mov	w3, #0x2                   	// #2
  406c24:	strb	w3, [x20]
  406c28:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406c2c:	mov	x1, x22
  406c30:	add	x0, x0, #0x3e8
  406c34:	mov	x2, #0x0                   	// #0
  406c38:	bl	427cd8 <ferror@plt+0x23d48>
  406c3c:	mov	x2, x0
  406c40:	str	x2, [x20, #8]
  406c44:	ldr	x0, [x25]
  406c48:	mov	x1, x20
  406c4c:	add	w19, w19, #0x1
  406c50:	bl	40ede8 <ferror@plt+0xae58>
  406c54:	str	x0, [x25]
  406c58:	b	406b40 <ferror@plt+0x2bb0>
  406c5c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  406c60:	mov	x0, x28
  406c64:	add	x1, x1, #0x3d8
  406c68:	mov	x2, #0x5                   	// #5
  406c6c:	bl	403830 <strncmp@plt>
  406c70:	cbz	w0, 406ae0 <ferror@plt+0x2b50>
  406c74:	ldrb	w21, [x28, #2]
  406c78:	add	x22, x28, #0x2
  406c7c:	cbz	w21, 406ca0 <ferror@plt+0x2d10>
  406c80:	bl	403b00 <__ctype_b_loc@plt>
  406c84:	ldr	x1, [x0]
  406c88:	b	406c94 <ferror@plt+0x2d04>
  406c8c:	ldrb	w21, [x22, #1]!
  406c90:	cbz	w21, 406ca0 <ferror@plt+0x2d10>
  406c94:	ubfiz	x21, x21, #1, #8
  406c98:	ldrh	w0, [x1, x21]
  406c9c:	tbnz	w0, #13, 406c8c <ferror@plt+0x2cfc>
  406ca0:	mov	w5, #0x1                   	// #1
  406ca4:	strb	w5, [x20]
  406ca8:	mov	x1, x22
  406cac:	adrp	x2, 44b000 <ferror@plt+0x47070>
  406cb0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406cb4:	add	x2, x2, #0xc80
  406cb8:	mov	x3, #0x0                   	// #0
  406cbc:	add	x0, x0, #0x3e0
  406cc0:	bl	427cd8 <ferror@plt+0x23d48>
  406cc4:	b	406c3c <ferror@plt+0x2cac>
  406cc8:	ret
  406ccc:	nop
  406cd0:	stp	x29, x30, [sp, #-96]!
  406cd4:	mov	x29, sp
  406cd8:	stp	x19, x20, [sp, #16]
  406cdc:	stp	x21, x22, [sp, #32]
  406ce0:	mov	x22, x0
  406ce4:	mov	x0, x1
  406ce8:	stp	x23, x24, [sp, #48]
  406cec:	mov	x23, x2
  406cf0:	bl	406868 <ferror@plt+0x28d8>
  406cf4:	mov	x21, x0
  406cf8:	adrp	x0, 44b000 <ferror@plt+0x47070>
  406cfc:	add	x0, x0, #0xc80
  406d00:	bl	42aef0 <ferror@plt+0x26f60>
  406d04:	mov	x19, x0
  406d08:	ldrb	w2, [x21]
  406d0c:	cbz	w2, 406d70 <ferror@plt+0x2de0>
  406d10:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  406d14:	mov	x20, x21
  406d18:	add	x24, x24, #0x5e8
  406d1c:	stp	x25, x26, [sp, #64]
  406d20:	adrp	x25, 44c000 <ferror@plt+0x48070>
  406d24:	add	x25, x25, #0x410
  406d28:	str	x27, [sp, #80]
  406d2c:	nop
  406d30:	cmp	w2, #0x24
  406d34:	b.eq	406da0 <ferror@plt+0x2e10>  // b.none
  406d38:	ldp	x1, x0, [x19, #8]
  406d3c:	add	x3, x1, #0x1
  406d40:	cmp	x3, x0
  406d44:	b.cs	406e0c <ferror@plt+0x2e7c>  // b.hs, b.nlast
  406d48:	ldr	x0, [x19]
  406d4c:	str	x3, [x19, #8]
  406d50:	strb	w2, [x0, x1]
  406d54:	ldp	x1, x0, [x19]
  406d58:	strb	wzr, [x1, x0]
  406d5c:	add	x20, x20, #0x1
  406d60:	ldrb	w2, [x20]
  406d64:	cbnz	w2, 406d30 <ferror@plt+0x2da0>
  406d68:	ldp	x25, x26, [sp, #64]
  406d6c:	ldr	x27, [sp, #80]
  406d70:	mov	x0, x21
  406d74:	bl	417d40 <ferror@plt+0x13db0>
  406d78:	mov	x0, x19
  406d7c:	mov	w1, #0x0                   	// #0
  406d80:	ldr	x19, [x19]
  406d84:	bl	42a758 <ferror@plt+0x267c8>
  406d88:	ldp	x21, x22, [sp, #32]
  406d8c:	mov	x0, x19
  406d90:	ldp	x19, x20, [sp, #16]
  406d94:	ldp	x23, x24, [sp, #48]
  406d98:	ldp	x29, x30, [sp], #96
  406d9c:	ret
  406da0:	ldrb	w0, [x20, #1]
  406da4:	cmp	w0, #0x24
  406da8:	b.eq	406e1c <ferror@plt+0x2e8c>  // b.none
  406dac:	cmp	w0, #0x7b
  406db0:	b.ne	406d38 <ferror@plt+0x2da8>  // b.any
  406db4:	add	x0, x20, #0x2
  406db8:	ldrb	w1, [x20, #1]!
  406dbc:	cmp	w1, #0x7d
  406dc0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  406dc4:	b.ne	406db8 <ferror@plt+0x2e28>  // b.any
  406dc8:	sub	x1, x20, x0
  406dcc:	bl	427b18 <ferror@plt+0x23b88>
  406dd0:	mov	x27, x0
  406dd4:	add	x20, x20, #0x1
  406dd8:	mov	x0, x22
  406ddc:	mov	x1, x27
  406de0:	bl	405758 <ferror@plt+0x17c8>
  406de4:	mov	x26, x0
  406de8:	cbz	x0, 406e48 <ferror@plt+0x2eb8>
  406dec:	mov	x0, x27
  406df0:	bl	417d40 <ferror@plt+0x13db0>
  406df4:	mov	x1, x26
  406df8:	mov	x0, x19
  406dfc:	bl	42b150 <ferror@plt+0x271c0>
  406e00:	mov	x0, x26
  406e04:	bl	417d40 <ferror@plt+0x13db0>
  406e08:	b	406d60 <ferror@plt+0x2dd0>
  406e0c:	mov	x0, x19
  406e10:	mov	x1, #0xffffffffffffffff    	// #-1
  406e14:	bl	42c2c0 <ferror@plt+0x28330>
  406e18:	b	406d5c <ferror@plt+0x2dcc>
  406e1c:	ldp	x0, x3, [x19, #8]
  406e20:	add	x1, x0, #0x1
  406e24:	cmp	x1, x3
  406e28:	b.cs	406e68 <ferror@plt+0x2ed8>  // b.hs, b.nlast
  406e2c:	ldr	x3, [x19]
  406e30:	str	x1, [x19, #8]
  406e34:	add	x20, x20, #0x2
  406e38:	strb	w2, [x3, x0]
  406e3c:	ldp	x1, x0, [x19]
  406e40:	strb	wzr, [x1, x0]
  406e44:	b	406d60 <ferror@plt+0x2dd0>
  406e48:	mov	x0, x25
  406e4c:	mov	x2, x23
  406e50:	mov	x1, x27
  406e54:	bl	408d50 <ferror@plt+0x4dc0>
  406e58:	ldr	w0, [x24]
  406e5c:	cbz	w0, 406dec <ferror@plt+0x2e5c>
  406e60:	mov	w0, #0x1                   	// #1
  406e64:	bl	403500 <exit@plt>
  406e68:	mov	x0, x19
  406e6c:	mov	x1, #0xffffffffffffffff    	// #-1
  406e70:	add	x20, x20, #0x2
  406e74:	bl	42c2c0 <ferror@plt+0x28330>
  406e78:	b	406d60 <ferror@plt+0x2dd0>
  406e7c:	nop
  406e80:	stp	x29, x30, [sp, #-112]!
  406e84:	mov	x29, sp
  406e88:	stp	x19, x20, [sp, #16]
  406e8c:	mov	x20, x1
  406e90:	stp	x21, x22, [sp, #32]
  406e94:	mov	x22, x1
  406e98:	mov	x21, #0x0                   	// #0
  406e9c:	stp	x23, x24, [sp, #48]
  406ea0:	mov	x23, x0
  406ea4:	mov	x24, x2
  406ea8:	stp	x25, x26, [sp, #64]
  406eac:	ldrb	w25, [x1]
  406eb0:	cbz	w25, 406f1c <ferror@plt+0x2f8c>
  406eb4:	ldrb	w26, [x20, #1]!
  406eb8:	cmp	w25, #0x2c
  406ebc:	b.eq	4072a4 <ferror@plt+0x3314>  // b.none
  406ec0:	cbz	w26, 406ef8 <ferror@plt+0x2f68>
  406ec4:	bl	403b00 <__ctype_b_loc@plt>
  406ec8:	ldr	x2, [x0]
  406ecc:	ldrh	w0, [x2, w25, uxtw #1]
  406ed0:	tbnz	w0, #13, 40744c <ferror@plt+0x34bc>
  406ed4:	ubfiz	x0, x26, #1, #8
  406ed8:	mov	x19, x20
  406edc:	add	x20, x20, #0x1
  406ee0:	ldrh	w0, [x2, x0]
  406ee4:	tbnz	w0, #13, 407190 <ferror@plt+0x3200>
  406ee8:	cmp	w26, #0x2c
  406eec:	b.eq	407270 <ferror@plt+0x32e0>  // b.none
  406ef0:	ldrb	w26, [x20]
  406ef4:	cbnz	w26, 406ed4 <ferror@plt+0x2f44>
  406ef8:	cmp	x20, x22
  406efc:	b.eq	406f1c <ferror@plt+0x2f8c>  // b.none
  406f00:	sub	x1, x20, x22
  406f04:	mov	x0, x22
  406f08:	bl	427b18 <ferror@plt+0x23b88>
  406f0c:	mov	x1, x0
  406f10:	mov	x0, x21
  406f14:	bl	40ede8 <ferror@plt+0xae58>
  406f18:	mov	x21, x0
  406f1c:	mov	x0, x21
  406f20:	bl	40f530 <ferror@plt+0xb5a0>
  406f24:	str	x0, [sp, #104]
  406f28:	mov	x22, x0
  406f2c:	cbz	x0, 407438 <ferror@plt+0x34a8>
  406f30:	adrp	x25, 4ac000 <ferror@plt+0xa8070>
  406f34:	add	x25, x25, #0x5e8
  406f38:	mov	x21, #0x0                   	// #0
  406f3c:	stp	x27, x28, [sp, #80]
  406f40:	adrp	x27, 44c000 <ferror@plt+0x48070>
  406f44:	add	x0, x27, #0x4d0
  406f48:	str	x0, [sp, #96]
  406f4c:	nop
  406f50:	mov	x0, #0x20                  	// #32
  406f54:	ldr	x26, [x22]
  406f58:	bl	417c60 <ferror@plt+0x13cd0>
  406f5c:	mov	x20, x0
  406f60:	mov	w2, #0x6                   	// #6
  406f64:	mov	x0, x21
  406f68:	mov	x1, x20
  406f6c:	str	w2, [x20, #8]
  406f70:	str	x23, [x20, #24]
  406f74:	bl	40ede8 <ferror@plt+0xae58>
  406f78:	ldrb	w19, [x26]
  406f7c:	mov	x21, x0
  406f80:	cbz	w19, 406fac <ferror@plt+0x301c>
  406f84:	nop
  406f88:	cmp	w19, #0x2c
  406f8c:	b.eq	406fa4 <ferror@plt+0x3014>  // b.none
  406f90:	bl	403b00 <__ctype_b_loc@plt>
  406f94:	ldr	x1, [x0]
  406f98:	ubfiz	x2, x19, #1, #8
  406f9c:	ldrh	w2, [x1, x2]
  406fa0:	tbz	w2, #13, 40700c <ferror@plt+0x307c>
  406fa4:	ldrb	w19, [x26, #1]!
  406fa8:	cbnz	w19, 406f88 <ferror@plt+0x2ff8>
  406fac:	mov	x1, x24
  406fb0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  406fb4:	add	x0, x0, #0x440
  406fb8:	bl	408d50 <ferror@plt+0x4dc0>
  406fbc:	ldr	w0, [x25]
  406fc0:	cbnz	w0, 4073d4 <ferror@plt+0x3444>
  406fc4:	ldr	x22, [x22, #8]
  406fc8:	cbnz	x22, 406f50 <ferror@plt+0x2fc0>
  406fcc:	ldp	x27, x28, [sp, #80]
  406fd0:	adrp	x1, 417000 <ferror@plt+0x13070>
  406fd4:	ldr	x19, [sp, #104]
  406fd8:	add	x1, x1, #0xd40
  406fdc:	mov	x2, #0x0                   	// #0
  406fe0:	mov	x0, x19
  406fe4:	bl	40f760 <ferror@plt+0xb7d0>
  406fe8:	mov	x0, x19
  406fec:	bl	40ed18 <ferror@plt+0xad88>
  406ff0:	mov	x0, x21
  406ff4:	ldp	x19, x20, [sp, #16]
  406ff8:	ldp	x21, x22, [sp, #32]
  406ffc:	ldp	x23, x24, [sp, #48]
  407000:	ldp	x25, x26, [sp, #64]
  407004:	ldp	x29, x30, [sp], #112
  407008:	b	40f530 <ferror@plt+0xb5a0>
  40700c:	mov	x28, x26
  407010:	b	40701c <ferror@plt+0x308c>
  407014:	ldrb	w19, [x28, #1]!
  407018:	cbz	w19, 40705c <ferror@plt+0x30cc>
  40701c:	ldrh	w2, [x1, x19, lsl #1]
  407020:	tbz	w2, #13, 407014 <ferror@plt+0x3084>
  407024:	ldrb	w2, [x28]
  407028:	cbz	w2, 40705c <ferror@plt+0x30cc>
  40702c:	nop
  407030:	cmp	w2, #0x2c
  407034:	b.eq	407048 <ferror@plt+0x30b8>  // b.none
  407038:	ldr	x1, [x0]
  40703c:	ubfiz	x2, x2, #1, #8
  407040:	ldrh	w1, [x1, x2]
  407044:	tbz	w1, #13, 407054 <ferror@plt+0x30c4>
  407048:	strb	wzr, [x28]
  40704c:	ldrb	w2, [x28, #1]!
  407050:	cbnz	w2, 407030 <ferror@plt+0x30a0>
  407054:	ldrb	w0, [x26]
  407058:	cbz	w0, 406fac <ferror@plt+0x301c>
  40705c:	mov	x0, x26
  407060:	bl	427a88 <ferror@plt+0x23af8>
  407064:	str	x0, [x20]
  407068:	ldrb	w26, [x28]
  40706c:	cbz	w26, 407424 <ferror@plt+0x3494>
  407070:	bl	403b00 <__ctype_b_loc@plt>
  407074:	mov	x27, x28
  407078:	ldr	x4, [x0]
  40707c:	b	407088 <ferror@plt+0x30f8>
  407080:	ldrb	w26, [x27, #1]!
  407084:	cbz	w26, 4070c4 <ferror@plt+0x3134>
  407088:	ubfiz	x3, x26, #1, #8
  40708c:	mov	w5, w26
  407090:	ldrh	w3, [x4, x3]
  407094:	tbz	w3, #13, 407080 <ferror@plt+0x30f0>
  407098:	ldrh	w3, [x4, x5, lsl #1]
  40709c:	tbz	w3, #13, 4070bc <ferror@plt+0x312c>
  4070a0:	strb	wzr, [x27]
  4070a4:	ldrb	w26, [x27, #1]!
  4070a8:	cbz	w26, 4072e8 <ferror@plt+0x3358>
  4070ac:	ldr	x4, [x0]
  4070b0:	mov	w5, w26
  4070b4:	ldrh	w3, [x4, x5, lsl #1]
  4070b8:	tbnz	w3, #13, 4070a0 <ferror@plt+0x3110>
  4070bc:	ldrb	w0, [x28]
  4070c0:	cbz	w0, 407354 <ferror@plt+0x33c4>
  4070c4:	ldrb	w0, [x28]
  4070c8:	cmp	w0, #0x3d
  4070cc:	b.ne	4072b0 <ferror@plt+0x3320>  // b.any
  4070d0:	ldrb	w1, [x28, #1]
  4070d4:	cbnz	w1, 4072b0 <ferror@plt+0x3320>
  4070d8:	mov	w0, #0x4                   	// #4
  4070dc:	str	w0, [x20, #8]
  4070e0:	ldrb	w26, [x27]
  4070e4:	cmp	w26, #0x2c
  4070e8:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  4070ec:	b.eq	407440 <ferror@plt+0x34b0>  // b.none
  4070f0:	bl	403b00 <__ctype_b_loc@plt>
  4070f4:	mov	x28, x27
  4070f8:	ldr	x3, [x0]
  4070fc:	mov	w19, w26
  407100:	ldrh	w0, [x3, w19, uxtw #1]
  407104:	tbnz	w0, #13, 40732c <ferror@plt+0x339c>
  407108:	ldrb	w19, [x28, #1]!
  40710c:	cmp	w19, #0x2c
  407110:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  407114:	b.ne	407100 <ferror@plt+0x3170>  // b.any
  407118:	cbz	w19, 407148 <ferror@plt+0x31b8>
  40711c:	nop
  407120:	cmp	w19, #0x2c
  407124:	b.eq	407138 <ferror@plt+0x31a8>  // b.none
  407128:	bl	403b00 <__ctype_b_loc@plt>
  40712c:	ldr	x0, [x0]
  407130:	ldrh	w0, [x0, w19, uxtw #1]
  407134:	tbz	w0, #13, 407144 <ferror@plt+0x31b4>
  407138:	strb	wzr, [x28]
  40713c:	ldrb	w19, [x28, #1]!
  407140:	cbnz	w19, 407120 <ferror@plt+0x3190>
  407144:	ldrb	w26, [x27]
  407148:	ldr	w0, [x20, #8]
  40714c:	cmp	w0, #0x6
  407150:	b.eq	4072e0 <ferror@plt+0x3350>  // b.none
  407154:	cbz	w26, 4073dc <ferror@plt+0x344c>
  407158:	mov	x0, x27
  40715c:	bl	427a88 <ferror@plt+0x23af8>
  407160:	str	x0, [x20, #16]
  407164:	ldr	x0, [x20]
  407168:	cbnz	x0, 406fc4 <ferror@plt+0x3034>
  40716c:	adrp	x3, 44c000 <ferror@plt+0x48070>
  407170:	add	x3, x3, #0x9e8
  407174:	adrp	x4, 44c000 <ferror@plt+0x48070>
  407178:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40717c:	add	x3, x3, #0x28
  407180:	add	x4, x4, #0x520
  407184:	add	x1, x1, #0x438
  407188:	mov	w2, #0x20b                 	// #523
  40718c:	bl	430e98 <ferror@plt+0x2cf08>
  407190:	ldrb	w0, [x19]
  407194:	mov	x1, x19
  407198:	cbnz	w0, 4071a8 <ferror@plt+0x3218>
  40719c:	b	407270 <ferror@plt+0x32e0>
  4071a0:	ldrb	w0, [x1, #1]!
  4071a4:	cbz	w0, 407270 <ferror@plt+0x32e0>
  4071a8:	ubfiz	x3, x0, #1, #8
  4071ac:	ldrh	w3, [x2, x3]
  4071b0:	tbnz	w3, #13, 4071a0 <ferror@plt+0x3210>
  4071b4:	cmp	w0, #0x2c
  4071b8:	b.eq	407270 <ferror@plt+0x32e0>  // b.none
  4071bc:	sub	w1, w0, #0x3c
  4071c0:	cmp	w0, #0x21
  4071c4:	and	w0, w1, #0xff
  4071c8:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  4071cc:	b.hi	407270 <ferror@plt+0x32e0>  // b.pmore
  4071d0:	ldrb	w0, [x19, #1]
  4071d4:	cbz	w0, 406ef8 <ferror@plt+0x2f68>
  4071d8:	ubfiz	x1, x0, #1, #8
  4071dc:	ldrh	w1, [x2, x1]
  4071e0:	tbnz	w1, #13, 407410 <ferror@plt+0x3480>
  4071e4:	sub	w1, w0, #0x3c
  4071e8:	cmp	w0, #0x21
  4071ec:	and	w0, w1, #0xff
  4071f0:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  4071f4:	b.hi	40745c <ferror@plt+0x34cc>  // b.pmore
  4071f8:	ldrb	w1, [x20, #1]
  4071fc:	add	x19, x20, #0x1
  407200:	cbz	w1, 40741c <ferror@plt+0x348c>
  407204:	sub	w0, w1, #0x3c
  407208:	and	w0, w0, #0xff
  40720c:	cmp	w0, #0x2
  407210:	cset	w0, hi  // hi = pmore
  407214:	cmp	w1, #0x21
  407218:	csel	w0, w0, wzr, ne  // ne = any
  40721c:	ldrb	w1, [x19, #1]!
  407220:	cbz	w0, 407200 <ferror@plt+0x3270>
  407224:	cbz	w1, 40741c <ferror@plt+0x348c>
  407228:	ubfiz	x0, x1, #1, #8
  40722c:	ldrb	w1, [x19, #1]!
  407230:	ldrh	w0, [x2, x0]
  407234:	tbnz	w0, #13, 407224 <ferror@plt+0x3294>
  407238:	cbz	w1, 40741c <ferror@plt+0x348c>
  40723c:	cmp	w1, #0x2c
  407240:	add	x20, x19, #0x1
  407244:	b.eq	407270 <ferror@plt+0x32e0>  // b.none
  407248:	ubfiz	x1, x1, #1, #8
  40724c:	ldrh	w0, [x2, x1]
  407250:	tbnz	w0, #13, 407270 <ferror@plt+0x32e0>
  407254:	ldrb	w1, [x20]
  407258:	cbz	w1, 406ef8 <ferror@plt+0x2f68>
  40725c:	mov	x19, x20
  407260:	cmp	w1, #0x2c
  407264:	add	x20, x19, #0x1
  407268:	b.ne	407248 <ferror@plt+0x32b8>  // b.any
  40726c:	nop
  407270:	sub	x1, x19, x22
  407274:	mov	x0, x22
  407278:	bl	427b18 <ferror@plt+0x23b88>
  40727c:	mov	x1, x0
  407280:	mov	x0, x21
  407284:	bl	40ede8 <ferror@plt+0xae58>
  407288:	ldrb	w25, [x19, #1]
  40728c:	mov	x21, x0
  407290:	cbz	w25, 407408 <ferror@plt+0x3478>
  407294:	mov	x22, x19
  407298:	ldrb	w26, [x20, #1]!
  40729c:	cmp	w25, #0x2c
  4072a0:	b.ne	406ec0 <ferror@plt+0x2f30>  // b.any
  4072a4:	cbz	w26, 406ef8 <ferror@plt+0x2f68>
  4072a8:	mov	w25, w26
  4072ac:	b	406eb4 <ferror@plt+0x2f24>
  4072b0:	ldrb	w1, [x28]
  4072b4:	cmp	w1, #0x3e
  4072b8:	b.ne	407300 <ferror@plt+0x3370>  // b.any
  4072bc:	ldrb	w3, [x28, #1]
  4072c0:	cmp	w3, #0x3d
  4072c4:	b.ne	407300 <ferror@plt+0x3370>  // b.any
  4072c8:	ldrb	w3, [x28, #2]
  4072cc:	cbnz	w3, 407300 <ferror@plt+0x3370>
  4072d0:	mov	w0, #0x3                   	// #3
  4072d4:	str	w0, [x20, #8]
  4072d8:	ldrb	w26, [x27]
  4072dc:	b	4070e4 <ferror@plt+0x3154>
  4072e0:	cbz	w26, 407164 <ferror@plt+0x31d4>
  4072e4:	b	407158 <ferror@plt+0x31c8>
  4072e8:	ldrb	w0, [x28]
  4072ec:	cbnz	w0, 4070c4 <ferror@plt+0x3134>
  4072f0:	ldrb	w19, [x27]
  4072f4:	mov	x28, x27
  4072f8:	mov	w26, w19
  4072fc:	b	407118 <ferror@plt+0x3188>
  407300:	cmp	w1, #0x3c
  407304:	b.ne	407334 <ferror@plt+0x33a4>  // b.any
  407308:	ldrb	w3, [x28, #1]
  40730c:	cmp	w3, #0x3d
  407310:	b.ne	407334 <ferror@plt+0x33a4>  // b.any
  407314:	ldrb	w3, [x28, #2]
  407318:	cbnz	w3, 407334 <ferror@plt+0x33a4>
  40731c:	mov	w0, #0x2                   	// #2
  407320:	str	w0, [x20, #8]
  407324:	ldrb	w26, [x27]
  407328:	b	4070e4 <ferror@plt+0x3154>
  40732c:	ldrb	w19, [x28]
  407330:	b	407118 <ferror@plt+0x3188>
  407334:	cmp	w0, #0x3e
  407338:	b.ne	40736c <ferror@plt+0x33dc>  // b.any
  40733c:	ldrb	w3, [x28, #1]
  407340:	cbnz	w3, 40736c <ferror@plt+0x33dc>
  407344:	mov	w0, #0x1                   	// #1
  407348:	str	w0, [x20, #8]
  40734c:	ldrb	w26, [x27]
  407350:	b	4070e4 <ferror@plt+0x3154>
  407354:	cmp	w26, #0x2c
  407358:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  40735c:	b.ne	4070f0 <ferror@plt+0x3160>  // b.any
  407360:	mov	w19, w26
  407364:	mov	x28, x27
  407368:	b	407120 <ferror@plt+0x3190>
  40736c:	cmp	w0, #0x3c
  407370:	b.ne	407388 <ferror@plt+0x33f8>  // b.any
  407374:	ldrb	w0, [x28, #1]
  407378:	cbnz	w0, 407388 <ferror@plt+0x33f8>
  40737c:	str	wzr, [x20, #8]
  407380:	ldrb	w26, [x27]
  407384:	b	4070e4 <ferror@plt+0x3154>
  407388:	cmp	w1, #0x21
  40738c:	b.ne	4073b4 <ferror@plt+0x3424>  // b.any
  407390:	ldrb	w0, [x28, #1]
  407394:	cmp	w0, #0x3d
  407398:	b.ne	4073b4 <ferror@plt+0x3424>  // b.any
  40739c:	ldrb	w0, [x28, #2]
  4073a0:	cbnz	w0, 4073b4 <ferror@plt+0x3424>
  4073a4:	mov	w0, #0x5                   	// #5
  4073a8:	str	w0, [x20, #8]
  4073ac:	ldrb	w26, [x27]
  4073b0:	b	4070e4 <ferror@plt+0x3154>
  4073b4:	ldr	x2, [x20]
  4073b8:	mov	x1, x28
  4073bc:	mov	x3, x24
  4073c0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4073c4:	add	x0, x0, #0x480
  4073c8:	bl	408d50 <ferror@plt+0x4dc0>
  4073cc:	ldr	w0, [x25]
  4073d0:	cbz	w0, 406fc4 <ferror@plt+0x3034>
  4073d4:	mov	w0, #0x1                   	// #1
  4073d8:	bl	403500 <exit@plt>
  4073dc:	ldr	x1, [x20]
  4073e0:	mov	x2, x24
  4073e4:	ldr	x0, [sp, #96]
  4073e8:	bl	408d50 <ferror@plt+0x4dc0>
  4073ec:	ldr	w0, [x25]
  4073f0:	cbnz	w0, 4073d4 <ferror@plt+0x3444>
  4073f4:	adrp	x0, 452000 <ferror@plt+0x4e070>
  4073f8:	add	x0, x0, #0x168
  4073fc:	bl	427a88 <ferror@plt+0x23af8>
  407400:	str	x0, [x20, #16]
  407404:	b	406fc4 <ferror@plt+0x3034>
  407408:	mov	x22, x19
  40740c:	b	406ef8 <ferror@plt+0x2f68>
  407410:	ldrb	w0, [x20, #1]!
  407414:	cbnz	w0, 4071d8 <ferror@plt+0x3248>
  407418:	b	406ef8 <ferror@plt+0x2f68>
  40741c:	mov	x20, x19
  407420:	b	406ef8 <ferror@plt+0x2f68>
  407424:	mov	x27, x28
  407428:	mov	x28, x27
  40742c:	ldrb	w19, [x27]
  407430:	mov	w26, w19
  407434:	b	407118 <ferror@plt+0x3188>
  407438:	mov	x21, #0x0                   	// #0
  40743c:	b	406fd0 <ferror@plt+0x3040>
  407440:	mov	w19, w26
  407444:	mov	x28, x27
  407448:	b	407118 <ferror@plt+0x3188>
  40744c:	mov	x19, x22
  407450:	mov	w25, w26
  407454:	mov	x22, x19
  407458:	b	407298 <ferror@plt+0x3308>
  40745c:	adrp	x3, 44c000 <ferror@plt+0x48070>
  407460:	add	x3, x3, #0x9e8
  407464:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407468:	add	x3, x3, #0x10
  40746c:	add	x1, x1, #0x438
  407470:	mov	x4, #0x0                   	// #0
  407474:	mov	w2, #0x160                 	// #352
  407478:	mov	x0, #0x0                   	// #0
  40747c:	stp	x27, x28, [sp, #80]
  407480:	bl	430e98 <ferror@plt+0x2cf08>
  407484:	nop
  407488:	stp	x29, x30, [sp, #-224]!
  40748c:	mov	x29, sp
  407490:	stp	x19, x20, [sp, #16]
  407494:	mov	x20, x0
  407498:	mov	x0, x1
  40749c:	stp	x21, x22, [sp, #32]
  4074a0:	stp	x23, x24, [sp, #48]
  4074a4:	mov	x24, x1
  4074a8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4074ac:	add	x1, x1, #0x6f8
  4074b0:	stp	w4, w2, [sp, #104]
  4074b4:	str	w3, [sp, #136]
  4074b8:	bl	403780 <fopen@plt>
  4074bc:	cbz	x0, 407d0c <ferror@plt+0x3d7c>
  4074c0:	mov	x1, x24
  4074c4:	mov	x19, x0
  4074c8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4074cc:	add	x0, x0, #0x558
  4074d0:	stp	x25, x26, [sp, #64]
  4074d4:	stp	x27, x28, [sp, #80]
  4074d8:	bl	408c58 <ferror@plt+0x4cc8>
  4074dc:	mov	x0, #0x90                  	// #144
  4074e0:	bl	417c60 <ferror@plt+0x13cd0>
  4074e4:	mov	x22, x0
  4074e8:	mov	x0, x20
  4074ec:	bl	427a88 <ferror@plt+0x23af8>
  4074f0:	str	x0, [x22]
  4074f4:	cbz	x24, 407bd8 <ferror@plt+0x3c48>
  4074f8:	mov	x0, x24
  4074fc:	bl	40bfe0 <ferror@plt+0x8050>
  407500:	mov	x2, x0
  407504:	str	x0, [x22, #40]
  407508:	ldr	x0, [x22, #96]
  40750c:	cbz	x0, 407c00 <ferror@plt+0x3c70>
  407510:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407514:	add	x1, x1, #0x5a8
  407518:	bl	40d8a8 <ferror@plt+0x9918>
  40751c:	mov	w25, #0x0                   	// #0
  407520:	adrp	x0, 44b000 <ferror@plt+0x47070>
  407524:	add	x0, x0, #0xc80
  407528:	bl	42aef0 <ferror@plt+0x26f60>
  40752c:	mov	w26, #0x1                   	// #1
  407530:	mov	x28, x0
  407534:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407538:	add	x0, x0, #0x848
  40753c:	str	x0, [sp, #112]
  407540:	mov	w20, #0x0                   	// #0
  407544:	mov	w21, #0x0                   	// #0
  407548:	mov	w27, #0x0                   	// #0
  40754c:	mov	w23, #0x5c                  	// #92
  407550:	mov	x0, x28
  407554:	mov	x1, #0x0                   	// #0
  407558:	bl	42ab08 <ferror@plt+0x26b78>
  40755c:	nop
  407560:	mov	x0, x19
  407564:	bl	403980 <getc@plt>
  407568:	mov	w3, w0
  40756c:	cmn	w0, #0x1
  407570:	b.eq	4075f8 <ferror@plt+0x3668>  // b.none
  407574:	add	w20, w20, #0x1
  407578:	cbz	w27, 4077cc <ferror@plt+0x383c>
  40757c:	cmp	w0, #0xd
  407580:	b.eq	4078a4 <ferror@plt+0x3914>  // b.none
  407584:	cmp	w0, #0x23
  407588:	b.eq	407818 <ferror@plt+0x3888>  // b.none
  40758c:	cmp	w0, #0xa
  407590:	b.eq	40788c <ferror@plt+0x38fc>  // b.none
  407594:	ldp	x0, x2, [x28, #8]
  407598:	add	x1, x0, #0x1
  40759c:	cmp	x1, x2
  4075a0:	b.cs	4078c8 <ferror@plt+0x3938>  // b.hs, b.nlast
  4075a4:	ldr	x2, [x28]
  4075a8:	str	x1, [x28, #8]
  4075ac:	strb	w23, [x2, x0]
  4075b0:	ldp	x1, x0, [x28]
  4075b4:	strb	wzr, [x1, x0]
  4075b8:	ldp	x1, x0, [x28, #8]
  4075bc:	and	w2, w3, #0xff
  4075c0:	add	x5, x1, #0x1
  4075c4:	cmp	x5, x0
  4075c8:	b.cs	407878 <ferror@plt+0x38e8>  // b.hs, b.nlast
  4075cc:	ldr	x0, [x28]
  4075d0:	str	x5, [x28, #8]
  4075d4:	mov	w27, #0x0                   	// #0
  4075d8:	strb	w2, [x0, x1]
  4075dc:	ldp	x1, x0, [x28]
  4075e0:	strb	wzr, [x1, x0]
  4075e4:	mov	x0, x19
  4075e8:	bl	403980 <getc@plt>
  4075ec:	mov	w3, w0
  4075f0:	cmn	w0, #0x1
  4075f4:	b.ne	407574 <ferror@plt+0x35e4>  // b.any
  4075f8:	cbnz	w27, 40774c <ferror@plt+0x37bc>
  4075fc:	cbz	w20, 407778 <ferror@plt+0x37e8>
  407600:	ldr	x20, [x28]
  407604:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407608:	add	x0, x0, #0x5b8
  40760c:	mov	x1, x20
  407610:	bl	408c58 <ferror@plt+0x4cc8>
  407614:	mov	x0, x20
  407618:	bl	406868 <ferror@plt+0x28d8>
  40761c:	ldrb	w1, [x0]
  407620:	mov	x27, x0
  407624:	mov	x25, x0
  407628:	mov	w2, #0x2e                  	// #46
  40762c:	cbz	w1, 407734 <ferror@plt+0x37a4>
  407630:	ldrb	w1, [x25]
  407634:	and	w0, w1, #0xffffffdf
  407638:	sub	w0, w0, #0x41
  40763c:	and	w0, w0, #0xff
  407640:	cmp	w0, #0x19
  407644:	b.ls	407660 <ferror@plt+0x36d0>  // b.plast
  407648:	sub	w0, w1, #0x30
  40764c:	cmp	w1, #0x5f
  407650:	and	w0, w0, #0xff
  407654:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  407658:	ccmp	w1, w2, #0x4, hi  // hi = pmore
  40765c:	b.ne	407668 <ferror@plt+0x36d8>  // b.any
  407660:	add	x25, x25, #0x1
  407664:	b	407630 <ferror@plt+0x36a0>
  407668:	sub	x1, x25, x27
  40766c:	mov	x0, x27
  407670:	bl	427b18 <ferror@plt+0x23b88>
  407674:	ldrb	w23, [x25]
  407678:	mov	x20, x0
  40767c:	cbz	w23, 407728 <ferror@plt+0x3798>
  407680:	bl	403b00 <__ctype_b_loc@plt>
  407684:	mov	x21, x0
  407688:	ldr	x1, [x0]
  40768c:	b	407698 <ferror@plt+0x3708>
  407690:	ldrb	w23, [x25, #1]!
  407694:	cbz	w23, 407728 <ferror@plt+0x3798>
  407698:	ubfiz	x0, x23, #1, #8
  40769c:	ldrh	w0, [x1, x0]
  4076a0:	tbnz	w0, #13, 407690 <ferror@plt+0x3700>
  4076a4:	cmp	w23, #0x3a
  4076a8:	b.ne	4078e4 <ferror@plt+0x3954>  // b.any
  4076ac:	ldrb	w0, [x25, #1]
  4076b0:	add	x25, x25, #0x1
  4076b4:	cbnz	w0, 4076c4 <ferror@plt+0x3734>
  4076b8:	b	4076d0 <ferror@plt+0x3740>
  4076bc:	ldrb	w0, [x25, #1]!
  4076c0:	cbz	w0, 4076d0 <ferror@plt+0x3740>
  4076c4:	ubfiz	x0, x0, #1, #8
  4076c8:	ldrh	w0, [x1, x0]
  4076cc:	tbnz	w0, #13, 4076bc <ferror@plt+0x372c>
  4076d0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4076d4:	mov	x0, x20
  4076d8:	add	x1, x1, #0x5c8
  4076dc:	bl	403ad0 <strcmp@plt>
  4076e0:	cbz	w0, 407a58 <ferror@plt+0x3ac8>
  4076e4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4076e8:	mov	x0, x20
  4076ec:	add	x1, x1, #0x5f8
  4076f0:	bl	403ad0 <strcmp@plt>
  4076f4:	cbz	w0, 407b48 <ferror@plt+0x3bb8>
  4076f8:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4076fc:	mov	x0, x20
  407700:	add	x1, x1, #0x630
  407704:	bl	403ad0 <strcmp@plt>
  407708:	cbz	w0, 407b90 <ferror@plt+0x3c00>
  40770c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407710:	mov	x0, x20
  407714:	add	x1, x1, #0x660
  407718:	bl	403ad0 <strcmp@plt>
  40771c:	cbnz	w0, 407a8c <ferror@plt+0x3afc>
  407720:	ldr	w0, [sp, #104]
  407724:	cbz	w0, 407c74 <ferror@plt+0x3ce4>
  407728:	mov	x0, x27
  40772c:	bl	417d40 <ferror@plt+0x13db0>
  407730:	mov	x0, x20
  407734:	bl	417d40 <ferror@plt+0x13db0>
  407738:	mov	w25, #0x1                   	// #1
  40773c:	mov	x0, x28
  407740:	mov	x1, #0x0                   	// #0
  407744:	bl	42ab08 <ferror@plt+0x26b78>
  407748:	b	407540 <ferror@plt+0x35b0>
  40774c:	ldp	x0, x2, [x28, #8]
  407750:	add	x1, x0, #0x1
  407754:	cmp	x1, x2
  407758:	b.cs	407bc4 <ferror@plt+0x3c34>  // b.hs, b.nlast
  40775c:	ldr	x2, [x28]
  407760:	str	x1, [x28, #8]
  407764:	mov	w1, #0x5c                  	// #92
  407768:	strb	w1, [x2, x0]
  40776c:	ldp	x1, x0, [x28]
  407770:	strb	wzr, [x1, x0]
  407774:	cbnz	w20, 407600 <ferror@plt+0x3670>
  407778:	cbz	w25, 407b7c <ferror@plt+0x3bec>
  40777c:	mov	w1, #0x1                   	// #1
  407780:	mov	x0, x28
  407784:	bl	42a758 <ferror@plt+0x267c8>
  407788:	mov	x0, x19
  40778c:	bl	403740 <fclose@plt>
  407790:	ldr	x0, [x22, #88]
  407794:	bl	40f530 <ferror@plt+0xb5a0>
  407798:	mov	x1, x0
  40779c:	ldr	x0, [x22, #80]
  4077a0:	str	x1, [x22, #88]
  4077a4:	bl	40f530 <ferror@plt+0xb5a0>
  4077a8:	ldp	x25, x26, [sp, #64]
  4077ac:	ldp	x27, x28, [sp, #80]
  4077b0:	str	x0, [x22, #80]
  4077b4:	mov	x0, x22
  4077b8:	ldp	x19, x20, [sp, #16]
  4077bc:	ldp	x21, x22, [sp, #32]
  4077c0:	ldp	x23, x24, [sp, #48]
  4077c4:	ldp	x29, x30, [sp], #224
  4077c8:	ret
  4077cc:	cmp	w0, #0x23
  4077d0:	b.eq	407850 <ferror@plt+0x38c0>  // b.none
  4077d4:	cmp	w0, #0x5c
  4077d8:	b.eq	407844 <ferror@plt+0x38b4>  // b.none
  4077dc:	cmp	w0, #0xa
  4077e0:	b.eq	407858 <ferror@plt+0x38c8>  // b.none
  4077e4:	cbnz	w21, 407560 <ferror@plt+0x35d0>
  4077e8:	and	w2, w0, #0xff
  4077ec:	ldp	x0, x3, [x28, #8]
  4077f0:	add	x1, x0, #0x1
  4077f4:	cmp	x1, x3
  4077f8:	b.cs	407878 <ferror@plt+0x38e8>  // b.hs, b.nlast
  4077fc:	ldr	x3, [x28]
  407800:	str	x1, [x28, #8]
  407804:	mov	w27, w21
  407808:	strb	w2, [x3, x0]
  40780c:	ldp	x1, x0, [x28]
  407810:	strb	wzr, [x1, x0]
  407814:	b	407560 <ferror@plt+0x35d0>
  407818:	ldp	x0, x2, [x28, #8]
  40781c:	add	x1, x0, #0x1
  407820:	cmp	x1, x2
  407824:	b.cs	407874 <ferror@plt+0x38e4>  // b.hs, b.nlast
  407828:	ldr	x2, [x28]
  40782c:	str	x1, [x28, #8]
  407830:	mov	w27, #0x0                   	// #0
  407834:	strb	w3, [x2, x0]
  407838:	ldp	x1, x0, [x28]
  40783c:	strb	wzr, [x1, x0]
  407840:	b	407560 <ferror@plt+0x35d0>
  407844:	cmp	w21, #0x0
  407848:	csel	w27, wzr, w26, ne  // ne = any
  40784c:	b	407560 <ferror@plt+0x35d0>
  407850:	mov	w21, #0x1                   	// #1
  407854:	b	407560 <ferror@plt+0x35d0>
  407858:	mov	x0, x19
  40785c:	bl	403980 <getc@plt>
  407860:	cmp	w0, #0xd
  407864:	b.eq	407600 <ferror@plt+0x3670>  // b.none
  407868:	mov	x1, x19
  40786c:	bl	403ba0 <ungetc@plt>
  407870:	b	407600 <ferror@plt+0x3670>
  407874:	mov	w2, w3
  407878:	mov	x0, x28
  40787c:	mov	x1, #0xffffffffffffffff    	// #-1
  407880:	mov	w27, #0x0                   	// #0
  407884:	bl	42c2c0 <ferror@plt+0x28330>
  407888:	b	407560 <ferror@plt+0x35d0>
  40788c:	mov	x0, x19
  407890:	bl	403980 <getc@plt>
  407894:	cmp	w0, #0xd
  407898:	b.ne	4078b8 <ferror@plt+0x3928>  // b.any
  40789c:	mov	w27, #0x0                   	// #0
  4078a0:	b	407560 <ferror@plt+0x35d0>
  4078a4:	mov	x0, x19
  4078a8:	bl	403980 <getc@plt>
  4078ac:	cmp	w0, #0xa
  4078b0:	b.eq	40789c <ferror@plt+0x390c>  // b.none
  4078b4:	nop
  4078b8:	mov	x1, x19
  4078bc:	mov	w27, #0x0                   	// #0
  4078c0:	bl	403ba0 <ungetc@plt>
  4078c4:	b	407560 <ferror@plt+0x35d0>
  4078c8:	mov	x0, x28
  4078cc:	mov	w2, #0x5c                  	// #92
  4078d0:	mov	x1, #0xffffffffffffffff    	// #-1
  4078d4:	str	w3, [sp, #96]
  4078d8:	bl	42c2c0 <ferror@plt+0x28330>
  4078dc:	ldr	w3, [sp, #96]
  4078e0:	b	4075b8 <ferror@plt+0x3628>
  4078e4:	cmp	w23, #0x3d
  4078e8:	b.ne	407728 <ferror@plt+0x3798>  // b.any
  4078ec:	ldrb	w0, [x25, #1]
  4078f0:	add	x23, x25, #0x1
  4078f4:	cbnz	w0, 407904 <ferror@plt+0x3974>
  4078f8:	b	407910 <ferror@plt+0x3980>
  4078fc:	ldrb	w0, [x23, #1]!
  407900:	cbz	w0, 407910 <ferror@plt+0x3980>
  407904:	ubfiz	x0, x0, #1, #8
  407908:	ldrh	w0, [x1, x0]
  40790c:	tbnz	w0, #13, 4078fc <ferror@plt+0x396c>
  407910:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407914:	ldr	w0, [x0, #2480]
  407918:	cbz	w0, 4079f0 <ferror@plt+0x3a60>
  40791c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  407920:	mov	x0, x20
  407924:	ldr	x3, [x1, #1520]
  407928:	str	x3, [sp, #96]
  40792c:	mov	x1, x3
  407930:	bl	403ad0 <strcmp@plt>
  407934:	ldr	x3, [sp, #96]
  407938:	cbz	w0, 4079c8 <ferror@plt+0x3a38>
  40793c:	ldr	x25, [x22, #136]
  407940:	str	x3, [sp, #96]
  407944:	ldr	x21, [x22, #96]
  407948:	cbz	x25, 407988 <ferror@plt+0x39f8>
  40794c:	ldrb	w0, [x25]
  407950:	cbz	w0, 407988 <ferror@plt+0x39f8>
  407954:	mov	x0, x25
  407958:	bl	4034d0 <strlen@plt>
  40795c:	mov	x1, x25
  407960:	mov	x25, x0
  407964:	mov	x2, x25
  407968:	mov	x0, x23
  40796c:	bl	403830 <strncmp@plt>
  407970:	cbnz	w0, 407988 <ferror@plt+0x39f8>
  407974:	ldrb	w0, [x23, x25]
  407978:	ldr	x3, [sp, #96]
  40797c:	cmp	w0, #0x2f
  407980:	b.eq	407dcc <ferror@plt+0x3e3c>  // b.none
  407984:	nop
  407988:	mov	x0, x21
  40798c:	mov	x1, x20
  407990:	bl	40d588 <ferror@plt+0x95f8>
  407994:	cbz	x0, 407a04 <ferror@plt+0x3a74>
  407998:	mov	x2, x24
  40799c:	mov	x1, x20
  4079a0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4079a4:	add	x0, x0, #0x930
  4079a8:	bl	408d50 <ferror@plt+0x4dc0>
  4079ac:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4079b0:	ldr	w0, [x0, #1512]
  4079b4:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  4079b8:	mov	x0, x27
  4079bc:	bl	417d40 <ferror@plt+0x13db0>
  4079c0:	mov	x0, x20
  4079c4:	b	407734 <ferror@plt+0x37a4>
  4079c8:	ldr	x0, [x22, #40]
  4079cc:	bl	40bee0 <ferror@plt+0x7f50>
  4079d0:	mov	x25, x0
  4079d4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4079d8:	add	x1, x1, #0x8e8
  4079dc:	bl	428db0 <ferror@plt+0x24e20>
  4079e0:	mov	w21, w0
  4079e4:	mov	x0, x25
  4079e8:	bl	417d40 <ferror@plt+0x13db0>
  4079ec:	cbz	w21, 407d34 <ferror@plt+0x3da4>
  4079f0:	ldr	x21, [x22, #96]
  4079f4:	mov	x1, x20
  4079f8:	mov	x0, x21
  4079fc:	bl	40d588 <ferror@plt+0x95f8>
  407a00:	cbnz	x0, 407998 <ferror@plt+0x3a08>
  407a04:	mov	x0, x20
  407a08:	bl	427a88 <ferror@plt+0x23af8>
  407a0c:	mov	x1, x23
  407a10:	mov	x21, x0
  407a14:	mov	x2, x24
  407a18:	mov	x0, x22
  407a1c:	bl	406cd0 <ferror@plt+0x2d40>
  407a20:	mov	x23, x0
  407a24:	mov	x1, x21
  407a28:	mov	x2, x23
  407a2c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407a30:	add	x0, x0, #0x960
  407a34:	bl	408c58 <ferror@plt+0x4cc8>
  407a38:	ldr	x0, [x22, #96]
  407a3c:	mov	x2, x23
  407a40:	mov	x1, x21
  407a44:	bl	40d8a8 <ferror@plt+0x9918>
  407a48:	mov	x0, x27
  407a4c:	bl	417d40 <ferror@plt+0x13db0>
  407a50:	mov	x0, x20
  407a54:	b	407734 <ferror@plt+0x37a4>
  407a58:	ldr	x0, [x22, #8]
  407a5c:	cbz	x0, 407c20 <ferror@plt+0x3c90>
  407a60:	mov	x1, x24
  407a64:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407a68:	add	x0, x0, #0x5d0
  407a6c:	bl	408d50 <ferror@plt+0x4dc0>
  407a70:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407a74:	ldr	w0, [x0, #1512]
  407a78:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  407a7c:	mov	x0, x27
  407a80:	bl	417d40 <ferror@plt+0x13db0>
  407a84:	mov	x0, x20
  407a88:	b	407734 <ferror@plt+0x37a4>
  407a8c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407a90:	mov	x0, x20
  407a94:	add	x1, x1, #0x6a8
  407a98:	bl	403ad0 <strcmp@plt>
  407a9c:	cbz	w0, 407c44 <ferror@plt+0x3cb4>
  407aa0:	mov	x0, x20
  407aa4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407aa8:	add	x1, x1, #0x6e0
  407aac:	bl	403ad0 <strcmp@plt>
  407ab0:	ldr	w1, [sp, #136]
  407ab4:	orr	w0, w1, w0
  407ab8:	cbz	w0, 4080b0 <ferror@plt+0x4120>
  407abc:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407ac0:	mov	x0, x20
  407ac4:	add	x1, x1, #0x760
  407ac8:	bl	403ad0 <strcmp@plt>
  407acc:	cbz	w0, 407fd4 <ferror@plt+0x4044>
  407ad0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407ad4:	mov	x0, x20
  407ad8:	add	x1, x1, #0x7c8
  407adc:	bl	403ad0 <strcmp@plt>
  407ae0:	cbz	w0, 407c9c <ferror@plt+0x3d0c>
  407ae4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407ae8:	mov	x0, x20
  407aec:	add	x1, x1, #0x7d0
  407af0:	bl	403ad0 <strcmp@plt>
  407af4:	cbz	w0, 407c9c <ferror@plt+0x3d0c>
  407af8:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407afc:	mov	x0, x20
  407b00:	add	x1, x1, #0x868
  407b04:	bl	403ad0 <strcmp@plt>
  407b08:	cbz	w0, 4081d0 <ferror@plt+0x4240>
  407b0c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  407b10:	mov	x0, x20
  407b14:	add	x1, x1, #0x8a0
  407b18:	bl	403ad0 <strcmp@plt>
  407b1c:	cbnz	w0, 4081b8 <ferror@plt+0x4228>
  407b20:	ldr	x0, [x22, #32]
  407b24:	cbz	x0, 408284 <ferror@plt+0x42f4>
  407b28:	mov	x1, x24
  407b2c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407b30:	add	x0, x0, #0x8a8
  407b34:	bl	408d50 <ferror@plt+0x4dc0>
  407b38:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407b3c:	ldr	w0, [x0, #1512]
  407b40:	cbz	w0, 407728 <ferror@plt+0x3798>
  407b44:	b	407cc8 <ferror@plt+0x3d38>
  407b48:	ldr	x0, [x22, #24]
  407b4c:	cbz	x0, 407cd0 <ferror@plt+0x3d40>
  407b50:	mov	x1, x24
  407b54:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407b58:	add	x0, x0, #0x608
  407b5c:	bl	408d50 <ferror@plt+0x4dc0>
  407b60:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407b64:	ldr	w0, [x0, #1512]
  407b68:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  407b6c:	mov	x0, x27
  407b70:	bl	417d40 <ferror@plt+0x13db0>
  407b74:	mov	x0, x20
  407b78:	b	407734 <ferror@plt+0x37a4>
  407b7c:	mov	x1, x24
  407b80:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407b84:	add	x0, x0, #0x990
  407b88:	bl	408d50 <ferror@plt+0x4dc0>
  407b8c:	b	40777c <ferror@plt+0x37ec>
  407b90:	ldr	x0, [x22, #16]
  407b94:	cbz	x0, 407cf4 <ferror@plt+0x3d64>
  407b98:	mov	x1, x24
  407b9c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407ba0:	add	x0, x0, #0x638
  407ba4:	bl	408d50 <ferror@plt+0x4dc0>
  407ba8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407bac:	ldr	w0, [x0, #1512]
  407bb0:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  407bb4:	mov	x0, x27
  407bb8:	bl	417d40 <ferror@plt+0x13db0>
  407bbc:	mov	x0, x20
  407bc0:	b	407734 <ferror@plt+0x37a4>
  407bc4:	mov	x0, x28
  407bc8:	mov	w2, #0x5c                  	// #92
  407bcc:	mov	x1, #0xffffffffffffffff    	// #-1
  407bd0:	bl	42c2c0 <ferror@plt+0x28330>
  407bd4:	b	4075fc <ferror@plt+0x366c>
  407bd8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407bdc:	add	x0, x0, #0x578
  407be0:	bl	408c58 <ferror@plt+0x4cc8>
  407be4:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407be8:	add	x0, x0, #0x5a0
  407bec:	bl	427a88 <ferror@plt+0x23af8>
  407bf0:	mov	x2, x0
  407bf4:	str	x0, [x22, #40]
  407bf8:	ldr	x0, [x22, #96]
  407bfc:	cbnz	x0, 407510 <ferror@plt+0x3580>
  407c00:	adrp	x1, 40e000 <ferror@plt+0xa070>
  407c04:	adrp	x0, 40e000 <ferror@plt+0xa070>
  407c08:	add	x1, x1, #0x9a0
  407c0c:	add	x0, x0, #0x9c0
  407c10:	bl	40ccf0 <ferror@plt+0x8d60>
  407c14:	str	x0, [x22, #96]
  407c18:	ldr	x2, [x22, #40]
  407c1c:	b	407510 <ferror@plt+0x3580>
  407c20:	mov	x1, x25
  407c24:	mov	x2, x24
  407c28:	mov	x0, x22
  407c2c:	bl	406cd0 <ferror@plt+0x2d40>
  407c30:	str	x0, [x22, #8]
  407c34:	mov	x0, x27
  407c38:	bl	417d40 <ferror@plt+0x13db0>
  407c3c:	mov	x0, x20
  407c40:	b	407734 <ferror@plt+0x37a4>
  407c44:	ldr	w0, [sp, #108]
  407c48:	cbnz	w0, 407728 <ferror@plt+0x3798>
  407c4c:	ldr	x0, [x22, #56]
  407c50:	cbz	x0, 4080e4 <ferror@plt+0x4154>
  407c54:	mov	x1, x24
  407c58:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407c5c:	add	x0, x0, #0x6b8
  407c60:	bl	408d50 <ferror@plt+0x4dc0>
  407c64:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407c68:	ldr	w0, [x0, #1512]
  407c6c:	cbz	w0, 407728 <ferror@plt+0x3798>
  407c70:	b	407cc8 <ferror@plt+0x3d38>
  407c74:	ldr	x0, [x22, #72]
  407c78:	cbz	x0, 40807c <ferror@plt+0x40ec>
  407c7c:	mov	x1, x24
  407c80:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407c84:	add	x0, x0, #0x678
  407c88:	bl	408d50 <ferror@plt+0x4dc0>
  407c8c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407c90:	ldr	w0, [x0, #1512]
  407c94:	cbz	w0, 407728 <ferror@plt+0x3798>
  407c98:	b	407cc8 <ferror@plt+0x3d38>
  407c9c:	ldr	x0, [x22, #88]
  407ca0:	str	wzr, [sp, #172]
  407ca4:	stp	xzr, xzr, [sp, #208]
  407ca8:	cbz	x0, 407e0c <ferror@plt+0x3e7c>
  407cac:	mov	x1, x24
  407cb0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407cb4:	add	x0, x0, #0x7d8
  407cb8:	bl	408d50 <ferror@plt+0x4dc0>
  407cbc:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407cc0:	ldr	w0, [x0, #1512]
  407cc4:	cbz	w0, 407728 <ferror@plt+0x3798>
  407cc8:	mov	w0, #0x1                   	// #1
  407ccc:	bl	403500 <exit@plt>
  407cd0:	mov	x1, x25
  407cd4:	mov	x2, x24
  407cd8:	mov	x0, x22
  407cdc:	bl	406cd0 <ferror@plt+0x2d40>
  407ce0:	str	x0, [x22, #24]
  407ce4:	mov	x0, x27
  407ce8:	bl	417d40 <ferror@plt+0x13db0>
  407cec:	mov	x0, x20
  407cf0:	b	407734 <ferror@plt+0x37a4>
  407cf4:	mov	x1, x25
  407cf8:	mov	x2, x24
  407cfc:	mov	x0, x22
  407d00:	bl	406cd0 <ferror@plt+0x2d40>
  407d04:	str	x0, [x22, #16]
  407d08:	b	407728 <ferror@plt+0x3798>
  407d0c:	bl	403e80 <__errno_location@plt>
  407d10:	ldr	w0, [x0]
  407d14:	mov	x22, #0x0                   	// #0
  407d18:	bl	4039a0 <strerror@plt>
  407d1c:	mov	x2, x0
  407d20:	mov	x1, x24
  407d24:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407d28:	add	x0, x0, #0x538
  407d2c:	bl	408d50 <ferror@plt+0x4dc0>
  407d30:	b	4077b4 <ferror@plt+0x3824>
  407d34:	mov	x0, x23
  407d38:	bl	427a88 <ferror@plt+0x23af8>
  407d3c:	str	x0, [x22, #136]
  407d40:	ldr	x0, [x22, #40]
  407d44:	bl	40bfe0 <ferror@plt+0x8050>
  407d48:	mov	x23, x0
  407d4c:	bl	40bfe0 <ferror@plt+0x8050>
  407d50:	mov	x21, x0
  407d54:	mov	x0, x23
  407d58:	bl	417d40 <ferror@plt+0x13db0>
  407d5c:	mov	x2, x21
  407d60:	mov	w0, #0x2f                  	// #47
  407d64:	ldrb	w1, [x21]
  407d68:	cbz	w1, 407d80 <ferror@plt+0x3df0>
  407d6c:	nop
  407d70:	cmp	w1, #0x5c
  407d74:	b.eq	407fb4 <ferror@plt+0x4024>  // b.none
  407d78:	ldrb	w1, [x2, #1]!
  407d7c:	cbnz	w1, 407d70 <ferror@plt+0x3de0>
  407d80:	mov	x0, x21
  407d84:	bl	406930 <ferror@plt+0x29a0>
  407d88:	mov	x2, x0
  407d8c:	mov	x0, x21
  407d90:	mov	x21, x2
  407d94:	bl	417d40 <ferror@plt+0x13db0>
  407d98:	mov	x0, x20
  407d9c:	bl	427a88 <ferror@plt+0x23af8>
  407da0:	mov	x2, x21
  407da4:	mov	x23, x0
  407da8:	mov	x1, x20
  407dac:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407db0:	add	x0, x0, #0x8f8
  407db4:	bl	408c58 <ferror@plt+0x4cc8>
  407db8:	ldr	x0, [x22, #96]
  407dbc:	mov	x2, x21
  407dc0:	mov	x1, x23
  407dc4:	bl	40d8a8 <ferror@plt+0x9918>
  407dc8:	b	407728 <ferror@plt+0x3798>
  407dcc:	mov	x1, x3
  407dd0:	mov	x0, x21
  407dd4:	bl	40d588 <ferror@plt+0x95f8>
  407dd8:	mov	x21, x0
  407ddc:	ldr	x0, [x22, #136]
  407de0:	bl	4034d0 <strlen@plt>
  407de4:	add	x1, x23, x0
  407de8:	mov	x2, #0x0                   	// #0
  407dec:	mov	x0, x21
  407df0:	bl	427cd8 <ferror@plt+0x23d48>
  407df4:	mov	x23, x0
  407df8:	mov	x0, x27
  407dfc:	mov	x27, x23
  407e00:	bl	417d40 <ferror@plt+0x13db0>
  407e04:	ldr	x21, [x22, #96]
  407e08:	b	407988 <ferror@plt+0x39f8>
  407e0c:	mov	x1, x25
  407e10:	mov	x2, x24
  407e14:	mov	x0, x22
  407e18:	bl	406cd0 <ferror@plt+0x2d40>
  407e1c:	str	x0, [sp, #144]
  407e20:	cbz	x0, 407e2c <ferror@plt+0x3e9c>
  407e24:	ldrb	w1, [x0]
  407e28:	cbnz	w1, 408240 <ferror@plt+0x42b0>
  407e2c:	ldr	w0, [sp, #172]
  407e30:	adrp	x1, 451000 <ferror@plt+0x4d070>
  407e34:	add	x1, x1, #0x588
  407e38:	str	x1, [sp, #152]
  407e3c:	cmp	w0, #0x0
  407e40:	mov	w23, #0x0                   	// #0
  407e44:	b.le	407f28 <ferror@plt+0x3f98>
  407e48:	mov	x0, #0x10                  	// #16
  407e4c:	bl	417c00 <ferror@plt+0x13c70>
  407e50:	sbfiz	x1, x23, #3, #32
  407e54:	str	x1, [sp, #128]
  407e58:	ldr	x1, [sp, #208]
  407e5c:	str	x0, [sp, #96]
  407e60:	ldr	x0, [x1, w23, sxtw #3]
  407e64:	bl	406868 <ferror@plt+0x28d8>
  407e68:	str	x0, [sp, #120]
  407e6c:	bl	406930 <ferror@plt+0x29a0>
  407e70:	mov	x25, x0
  407e74:	ldr	x1, [sp, #120]
  407e78:	mov	x0, x1
  407e7c:	bl	417d40 <ferror@plt+0x13db0>
  407e80:	ldrb	w2, [x25]
  407e84:	cmp	w2, #0x2d
  407e88:	b.eq	408008 <ferror@plt+0x4078>  // b.none
  407e8c:	ldr	x0, [sp, #112]
  407e90:	mov	x1, x25
  407e94:	str	w2, [sp, #120]
  407e98:	bl	403ad0 <strcmp@plt>
  407e9c:	ldr	w2, [sp, #120]
  407ea0:	add	w3, w23, #0x1
  407ea4:	cbz	w0, 407ecc <ferror@plt+0x3f3c>
  407ea8:	mov	x1, x25
  407eac:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407eb0:	add	x0, x0, #0x858
  407eb4:	str	w2, [sp, #120]
  407eb8:	str	w3, [sp, #140]
  407ebc:	bl	403ad0 <strcmp@plt>
  407ec0:	ldr	w2, [sp, #120]
  407ec4:	ldr	w3, [sp, #140]
  407ec8:	cbnz	w0, 407ed8 <ferror@plt+0x3f48>
  407ecc:	ldr	w0, [sp, #172]
  407ed0:	cmp	w0, w3
  407ed4:	b.gt	407f3c <ferror@plt+0x3fac>
  407ed8:	cbz	w2, 407fc4 <ferror@plt+0x4034>
  407edc:	ldr	x2, [sp, #96]
  407ee0:	mov	w1, #0x10                  	// #16
  407ee4:	mov	x0, x25
  407ee8:	str	w3, [sp, #120]
  407eec:	strb	w1, [x2]
  407ef0:	bl	427a88 <ferror@plt+0x23af8>
  407ef4:	mov	x2, x0
  407ef8:	ldr	x1, [sp, #96]
  407efc:	ldr	w3, [sp, #120]
  407f00:	ldr	x0, [x22, #88]
  407f04:	str	x2, [x1, #8]
  407f08:	mov	w23, w3
  407f0c:	bl	40ede8 <ferror@plt+0xae58>
  407f10:	str	x0, [x22, #88]
  407f14:	mov	x0, x25
  407f18:	bl	417d40 <ferror@plt+0x13db0>
  407f1c:	ldr	w0, [sp, #172]
  407f20:	cmp	w0, w23
  407f24:	b.gt	407e48 <ferror@plt+0x3eb8>
  407f28:	ldr	x0, [sp, #208]
  407f2c:	bl	429b98 <ferror@plt+0x25c08>
  407f30:	ldr	x0, [sp, #144]
  407f34:	bl	417d40 <ferror@plt+0x13db0>
  407f38:	b	407728 <ferror@plt+0x3798>
  407f3c:	ldr	x1, [sp, #128]
  407f40:	add	w23, w23, #0x2
  407f44:	ldr	x0, [sp, #208]
  407f48:	add	x0, x0, x1
  407f4c:	ldr	x0, [x0, #8]
  407f50:	bl	406868 <ferror@plt+0x28d8>
  407f54:	str	x0, [sp, #128]
  407f58:	bl	406930 <ferror@plt+0x29a0>
  407f5c:	mov	x2, x0
  407f60:	ldr	x0, [sp, #96]
  407f64:	mov	w8, #0x8                   	// #8
  407f68:	ldr	x1, [sp, #152]
  407f6c:	mov	x3, #0x0                   	// #0
  407f70:	strb	w8, [x0]
  407f74:	mov	x0, x25
  407f78:	str	x2, [sp, #120]
  407f7c:	bl	427cd8 <ferror@plt+0x23d48>
  407f80:	mov	x3, x0
  407f84:	ldr	x1, [sp, #96]
  407f88:	ldr	x0, [x22, #88]
  407f8c:	str	x3, [x1, #8]
  407f90:	bl	40ede8 <ferror@plt+0xae58>
  407f94:	str	x0, [x22, #88]
  407f98:	ldr	x2, [sp, #120]
  407f9c:	mov	x0, x2
  407fa0:	bl	417d40 <ferror@plt+0x13db0>
  407fa4:	ldr	x7, [sp, #128]
  407fa8:	mov	x0, x7
  407fac:	bl	417d40 <ferror@plt+0x13db0>
  407fb0:	b	407f14 <ferror@plt+0x3f84>
  407fb4:	strb	w0, [x2]
  407fb8:	ldrb	w1, [x2, #1]!
  407fbc:	cbnz	w1, 407d70 <ferror@plt+0x3de0>
  407fc0:	b	407d80 <ferror@plt+0x3df0>
  407fc4:	ldr	x0, [sp, #96]
  407fc8:	mov	w23, w3
  407fcc:	bl	417d40 <ferror@plt+0x13db0>
  407fd0:	b	407f14 <ferror@plt+0x3f84>
  407fd4:	ldr	w0, [x22, #128]
  407fd8:	str	wzr, [sp, #168]
  407fdc:	stp	xzr, xzr, [sp, #192]
  407fe0:	cmp	w0, #0x0
  407fe4:	b.le	408118 <ferror@plt+0x4188>
  407fe8:	mov	x1, x24
  407fec:	adrp	x0, 44c000 <ferror@plt+0x48070>
  407ff0:	add	x0, x0, #0x768
  407ff4:	bl	408d50 <ferror@plt+0x4dc0>
  407ff8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  407ffc:	ldr	w0, [x0, #1512]
  408000:	cbz	w0, 407728 <ferror@plt+0x3798>
  408004:	b	407cc8 <ferror@plt+0x3d38>
  408008:	ldrb	w0, [x25, #1]
  40800c:	cmp	w0, #0x49
  408010:	b.ne	407e8c <ferror@plt+0x3efc>  // b.any
  408014:	ldrb	w0, [x25, #2]
  408018:	add	x1, x25, #0x2
  40801c:	cbz	w0, 40803c <ferror@plt+0x40ac>
  408020:	ldr	x2, [x21]
  408024:	b	408030 <ferror@plt+0x40a0>
  408028:	ldrb	w0, [x1, #1]!
  40802c:	cbz	w0, 40803c <ferror@plt+0x40ac>
  408030:	ubfiz	x0, x0, #1, #8
  408034:	ldrh	w0, [x2, x0]
  408038:	tbnz	w0, #13, 408028 <ferror@plt+0x4098>
  40803c:	ldr	x3, [sp, #96]
  408040:	mov	w2, #0x8                   	// #8
  408044:	adrp	x0, 44c000 <ferror@plt+0x48070>
  408048:	add	x0, x0, #0x840
  40804c:	add	w23, w23, #0x1
  408050:	strb	w2, [x3]
  408054:	mov	x2, #0x0                   	// #0
  408058:	bl	427cd8 <ferror@plt+0x23d48>
  40805c:	mov	x2, x0
  408060:	ldr	x3, [sp, #96]
  408064:	ldr	x0, [x22, #88]
  408068:	mov	x1, x3
  40806c:	str	x2, [x3, #8]
  408070:	bl	40ede8 <ferror@plt+0xae58>
  408074:	str	x0, [x22, #88]
  408078:	b	407f14 <ferror@plt+0x3f84>
  40807c:	mov	x1, x25
  408080:	mov	x2, x24
  408084:	mov	x0, x22
  408088:	bl	406cd0 <ferror@plt+0x2d40>
  40808c:	mov	x21, x0
  408090:	mov	x2, x24
  408094:	mov	x1, x21
  408098:	mov	x0, x22
  40809c:	bl	406e80 <ferror@plt+0x2ef0>
  4080a0:	str	x0, [x22, #64]
  4080a4:	mov	x0, x21
  4080a8:	bl	417d40 <ferror@plt+0x13db0>
  4080ac:	b	407728 <ferror@plt+0x3798>
  4080b0:	ldr	w0, [x22, #132]
  4080b4:	str	wzr, [sp, #164]
  4080b8:	stp	xzr, xzr, [sp, #176]
  4080bc:	cmp	w0, #0x0
  4080c0:	b.le	408168 <ferror@plt+0x41d8>
  4080c4:	mov	x1, x24
  4080c8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4080cc:	add	x0, x0, #0x6f0
  4080d0:	bl	408d50 <ferror@plt+0x4dc0>
  4080d4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4080d8:	ldr	w0, [x0, #1512]
  4080dc:	cbz	w0, 407728 <ferror@plt+0x3798>
  4080e0:	b	407cc8 <ferror@plt+0x3d38>
  4080e4:	mov	x1, x25
  4080e8:	mov	x2, x24
  4080ec:	mov	x0, x22
  4080f0:	bl	406cd0 <ferror@plt+0x2d40>
  4080f4:	mov	x21, x0
  4080f8:	mov	x2, x24
  4080fc:	mov	x1, x21
  408100:	mov	x0, x22
  408104:	bl	406e80 <ferror@plt+0x2ef0>
  408108:	str	x0, [x22, #48]
  40810c:	mov	x0, x21
  408110:	bl	417d40 <ferror@plt+0x13db0>
  408114:	b	407728 <ferror@plt+0x3798>
  408118:	mov	x1, x25
  40811c:	mov	x2, x24
  408120:	mov	x0, x22
  408124:	bl	406cd0 <ferror@plt+0x2d40>
  408128:	mov	x21, x0
  40812c:	cbz	x0, 408138 <ferror@plt+0x41a8>
  408130:	ldrb	w0, [x0]
  408134:	cbnz	w0, 4081f8 <ferror@plt+0x4268>
  408138:	ldr	w1, [sp, #168]
  40813c:	add	x0, x22, #0x50
  408140:	ldr	x2, [sp, #192]
  408144:	bl	406a60 <ferror@plt+0x2ad0>
  408148:	mov	x0, x21
  40814c:	bl	417d40 <ferror@plt+0x13db0>
  408150:	ldr	x0, [sp, #192]
  408154:	bl	429b98 <ferror@plt+0x25c08>
  408158:	ldr	w0, [x22, #128]
  40815c:	add	w0, w0, #0x1
  408160:	str	w0, [x22, #128]
  408164:	b	407728 <ferror@plt+0x3798>
  408168:	mov	x1, x25
  40816c:	mov	x2, x24
  408170:	mov	x0, x22
  408174:	bl	406cd0 <ferror@plt+0x2d40>
  408178:	mov	x21, x0
  40817c:	cbz	x0, 408188 <ferror@plt+0x41f8>
  408180:	ldrb	w1, [x0]
  408184:	cbnz	w1, 4082c8 <ferror@plt+0x4338>
  408188:	ldr	w1, [sp, #164]
  40818c:	add	x0, x22, #0x50
  408190:	ldr	x2, [sp, #176]
  408194:	bl	406a60 <ferror@plt+0x2ad0>
  408198:	ldr	x0, [sp, #176]
  40819c:	bl	429b98 <ferror@plt+0x25c08>
  4081a0:	mov	x0, x21
  4081a4:	bl	417d40 <ferror@plt+0x13db0>
  4081a8:	ldr	w0, [x22, #132]
  4081ac:	add	w0, w0, #0x1
  4081b0:	str	w0, [x22, #132]
  4081b4:	b	407728 <ferror@plt+0x3798>
  4081b8:	mov	x2, x24
  4081bc:	mov	x1, x20
  4081c0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4081c4:	add	x0, x0, #0x8c8
  4081c8:	bl	408c58 <ferror@plt+0x4cc8>
  4081cc:	b	407728 <ferror@plt+0x3798>
  4081d0:	ldr	x0, [x22, #112]
  4081d4:	cbz	x0, 40829c <ferror@plt+0x430c>
  4081d8:	mov	x1, x24
  4081dc:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4081e0:	add	x0, x0, #0x878
  4081e4:	bl	408d50 <ferror@plt+0x4dc0>
  4081e8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4081ec:	ldr	w0, [x0, #1512]
  4081f0:	cbz	w0, 407728 <ferror@plt+0x3798>
  4081f4:	b	407cc8 <ferror@plt+0x3d38>
  4081f8:	add	x3, sp, #0xc8
  4081fc:	add	x2, sp, #0xc0
  408200:	add	x1, sp, #0xa8
  408204:	mov	x0, x21
  408208:	bl	424ab0 <ferror@plt+0x20b20>
  40820c:	cbnz	w0, 408138 <ferror@plt+0x41a8>
  408210:	ldr	x0, [sp, #200]
  408214:	cbz	x0, 408304 <ferror@plt+0x4374>
  408218:	ldr	x1, [x0, #8]
  40821c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  408220:	add	x0, x0, #0x790
  408224:	bl	408d50 <ferror@plt+0x4dc0>
  408228:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40822c:	ldr	w0, [x0, #1512]
  408230:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  408234:	mov	x0, x21
  408238:	bl	417d40 <ferror@plt+0x13db0>
  40823c:	b	407728 <ferror@plt+0x3798>
  408240:	add	x3, sp, #0xd8
  408244:	add	x2, sp, #0xd0
  408248:	add	x1, sp, #0xac
  40824c:	bl	424ab0 <ferror@plt+0x20b20>
  408250:	cbnz	w0, 407e2c <ferror@plt+0x3e9c>
  408254:	ldr	x0, [sp, #216]
  408258:	cbz	x0, 408310 <ferror@plt+0x4380>
  40825c:	ldr	x1, [x0, #8]
  408260:	adrp	x0, 44c000 <ferror@plt+0x48070>
  408264:	add	x0, x0, #0x800
  408268:	bl	408d50 <ferror@plt+0x4dc0>
  40826c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  408270:	ldr	w0, [x0, #1512]
  408274:	cbnz	w0, 407cc8 <ferror@plt+0x3d38>
  408278:	ldr	x0, [sp, #144]
  40827c:	bl	417d40 <ferror@plt+0x13db0>
  408280:	b	407728 <ferror@plt+0x3798>
  408284:	mov	x1, x25
  408288:	mov	x2, x24
  40828c:	mov	x0, x22
  408290:	bl	406cd0 <ferror@plt+0x2d40>
  408294:	str	x0, [x22, #32]
  408298:	b	407728 <ferror@plt+0x3798>
  40829c:	mov	x1, x25
  4082a0:	mov	x2, x24
  4082a4:	mov	x0, x22
  4082a8:	bl	406cd0 <ferror@plt+0x2d40>
  4082ac:	mov	x21, x0
  4082b0:	mov	x2, x24
  4082b4:	mov	x0, x22
  4082b8:	mov	x1, x21
  4082bc:	bl	406e80 <ferror@plt+0x2ef0>
  4082c0:	str	x0, [x22, #112]
  4082c4:	b	408234 <ferror@plt+0x42a4>
  4082c8:	add	x3, sp, #0xb8
  4082cc:	add	x2, sp, #0xb0
  4082d0:	add	x1, sp, #0xa4
  4082d4:	bl	424ab0 <ferror@plt+0x20b20>
  4082d8:	cbnz	w0, 408188 <ferror@plt+0x41f8>
  4082dc:	ldr	x0, [sp, #184]
  4082e0:	cbz	x0, 40831c <ferror@plt+0x438c>
  4082e4:	ldr	x1, [x0, #8]
  4082e8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4082ec:	add	x0, x0, #0x720
  4082f0:	bl	408d50 <ferror@plt+0x4dc0>
  4082f4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4082f8:	ldr	w0, [x0, #1512]
  4082fc:	cbz	w0, 408234 <ferror@plt+0x42a4>
  408300:	b	407cc8 <ferror@plt+0x3d38>
  408304:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408308:	add	x1, x1, #0x530
  40830c:	b	40821c <ferror@plt+0x428c>
  408310:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408314:	add	x1, x1, #0x530
  408318:	b	408260 <ferror@plt+0x42d0>
  40831c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408320:	add	x1, x1, #0x530
  408324:	b	4082e8 <ferror@plt+0x4358>
  408328:	stp	x29, x30, [sp, #-48]!
  40832c:	mov	x29, sp
  408330:	stp	x19, x20, [sp, #16]
  408334:	mov	x20, x1
  408338:	str	xzr, [sp, #40]
  40833c:	bl	405758 <ferror@plt+0x17c8>
  408340:	mov	x19, x0
  408344:	cbz	x0, 40835c <ferror@plt+0x43cc>
  408348:	ldrb	w1, [x0]
  40834c:	mov	w2, #0x27                  	// #39
  408350:	cmp	w1, #0x22
  408354:	ccmp	w1, w2, #0x4, ne  // ne = any
  408358:	b.eq	40836c <ferror@plt+0x43dc>  // b.none
  40835c:	mov	x0, x19
  408360:	ldp	x19, x20, [sp, #16]
  408364:	ldp	x29, x30, [sp], #48
  408368:	ret
  40836c:	add	x1, sp, #0x28
  408370:	bl	4246f8 <ferror@plt+0x20768>
  408374:	mov	x1, x0
  408378:	cbz	x0, 408398 <ferror@plt+0x4408>
  40837c:	mov	x0, x19
  408380:	mov	x19, x1
  408384:	bl	417d40 <ferror@plt+0x13db0>
  408388:	mov	x0, x19
  40838c:	ldp	x19, x20, [sp, #16]
  408390:	ldp	x29, x30, [sp], #48
  408394:	ret
  408398:	ldr	x0, [sp, #40]
  40839c:	cbz	x0, 4083cc <ferror@plt+0x443c>
  4083a0:	ldr	x2, [x0, #8]
  4083a4:	mov	x1, x20
  4083a8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  4083ac:	add	x0, x0, #0x9b8
  4083b0:	bl	408c58 <ferror@plt+0x4cc8>
  4083b4:	add	x0, sp, #0x28
  4083b8:	bl	409e28 <ferror@plt+0x5e98>
  4083bc:	mov	x0, x19
  4083c0:	ldp	x19, x20, [sp, #16]
  4083c4:	ldp	x29, x30, [sp], #48
  4083c8:	ret
  4083cc:	adrp	x2, 44c000 <ferror@plt+0x48070>
  4083d0:	add	x2, x2, #0x530
  4083d4:	b	4083a4 <ferror@plt+0x4414>
  4083d8:	stp	x29, x30, [sp, #-80]!
  4083dc:	mov	x29, sp
  4083e0:	stp	x19, x20, [sp, #16]
  4083e4:	mov	x20, x0
  4083e8:	mov	x19, x1
  4083ec:	stp	x21, x22, [sp, #32]
  4083f0:	stp	x23, x24, [sp, #48]
  4083f4:	str	x25, [sp, #64]
  4083f8:	bl	403ad0 <strcmp@plt>
  4083fc:	cbnz	w0, 40841c <ferror@plt+0x448c>
  408400:	mov	sp, x29
  408404:	ldp	x19, x20, [sp, #16]
  408408:	ldp	x21, x22, [sp, #32]
  40840c:	ldp	x23, x24, [sp, #48]
  408410:	ldr	x25, [sp, #64]
  408414:	ldp	x29, x30, [sp], #80
  408418:	ret
  40841c:	mov	x0, x20
  408420:	bl	4034d0 <strlen@plt>
  408424:	mov	x1, x0
  408428:	mov	x0, x19
  40842c:	add	x2, x1, #0x10
  408430:	add	x22, x1, #0x1
  408434:	and	x1, x2, #0xfffffffffffffff0
  408438:	sub	sp, sp, x1
  40843c:	mov	x21, sp
  408440:	bl	4034d0 <strlen@plt>
  408444:	add	x3, x0, #0x10
  408448:	and	x3, x3, #0xfffffffffffffff0
  40844c:	mov	x1, x20
  408450:	sub	sp, sp, x3
  408454:	add	x20, x0, #0x1
  408458:	mov	x2, x22
  40845c:	mov	x23, sp
  408460:	mov	x0, x21
  408464:	bl	403460 <memcpy@plt>
  408468:	mov	x2, x20
  40846c:	mov	x1, x19
  408470:	mov	x0, x23
  408474:	bl	403460 <memcpy@plt>
  408478:	ldrb	w20, [x21]
  40847c:	ldrb	w19, [x23]
  408480:	cbz	w20, 408550 <ferror@plt+0x45c0>
  408484:	nop
  408488:	cbz	w19, 40862c <ferror@plt+0x469c>
  40848c:	bl	403b00 <__ctype_b_loc@plt>
  408490:	ldr	x0, [x0]
  408494:	b	4084a0 <ferror@plt+0x4510>
  408498:	ldrb	w20, [x21, #1]!
  40849c:	cbz	w20, 4085b0 <ferror@plt+0x4620>
  4084a0:	ubfiz	x1, x20, #1, #32
  4084a4:	ldrh	w2, [x0, x1]
  4084a8:	tbz	w2, #3, 408498 <ferror@plt+0x4508>
  4084ac:	mov	x24, x21
  4084b0:	mov	x22, x23
  4084b4:	b	4084c0 <ferror@plt+0x4530>
  4084b8:	ldrb	w19, [x22, #1]!
  4084bc:	cbz	w19, 40864c <ferror@plt+0x46bc>
  4084c0:	ubfiz	x2, x19, #1, #8
  4084c4:	mov	w3, w19
  4084c8:	ldrh	w2, [x0, x2]
  4084cc:	tbz	w2, #3, 4084b8 <ferror@plt+0x4528>
  4084d0:	cbz	w20, 408550 <ferror@plt+0x45c0>
  4084d4:	ldrh	w1, [x0, x1]
  4084d8:	tbnz	w1, #11, 4084e8 <ferror@plt+0x4558>
  4084dc:	b	408580 <ferror@plt+0x45f0>
  4084e0:	ldrb	w20, [x21, #1]!
  4084e4:	cbz	w20, 4084f0 <ferror@plt+0x4560>
  4084e8:	ldrh	w1, [x0, w20, uxtw #1]
  4084ec:	tbnz	w1, #11, 4084e0 <ferror@plt+0x4550>
  4084f0:	mov	x23, x22
  4084f4:	b	408504 <ferror@plt+0x4574>
  4084f8:	ldrb	w3, [x23, #1]!
  4084fc:	mov	x19, x3
  408500:	cbz	w3, 40861c <ferror@plt+0x468c>
  408504:	ldrh	w1, [x0, x3, lsl #1]
  408508:	tbnz	w1, #11, 4084f8 <ferror@plt+0x4568>
  40850c:	ldrb	w19, [x23]
  408510:	mov	w1, #0x1                   	// #1
  408514:	strb	wzr, [x21]
  408518:	cmp	x21, x24
  40851c:	strb	wzr, [x23]
  408520:	b.eq	40860c <ferror@plt+0x467c>  // b.none
  408524:	cmp	x23, x22
  408528:	b.eq	408658 <ferror@plt+0x46c8>  // b.none
  40852c:	cbnz	w1, 4085bc <ferror@plt+0x462c>
  408530:	mov	x1, x22
  408534:	mov	x0, x24
  408538:	bl	403ad0 <strcmp@plt>
  40853c:	cmp	w0, #0x0
  408540:	cbnz	w0, 408624 <ferror@plt+0x4694>
  408544:	strb	w20, [x21]
  408548:	strb	w19, [x23]
  40854c:	cbnz	w20, 408488 <ferror@plt+0x44f8>
  408550:	mov	w20, w19
  408554:	mov	sp, x29
  408558:	cmp	w20, #0x0
  40855c:	csetm	w0, ne  // ne = any
  408560:	ldp	x19, x20, [sp, #16]
  408564:	ldp	x21, x22, [sp, #32]
  408568:	ldp	x23, x24, [sp, #48]
  40856c:	ldr	x25, [sp, #64]
  408570:	ldp	x29, x30, [sp], #80
  408574:	ret
  408578:	ldrb	w20, [x21, #1]!
  40857c:	cbz	w20, 408588 <ferror@plt+0x45f8>
  408580:	ldrh	w1, [x0, w20, uxtw #1]
  408584:	tbnz	w1, #10, 408578 <ferror@plt+0x45e8>
  408588:	mov	x23, x22
  40858c:	b	40859c <ferror@plt+0x460c>
  408590:	ldrb	w3, [x23, #1]!
  408594:	mov	x19, x3
  408598:	cbz	w3, 408614 <ferror@plt+0x4684>
  40859c:	ldrh	w1, [x0, x3, lsl #1]
  4085a0:	tbnz	w1, #10, 408590 <ferror@plt+0x4600>
  4085a4:	ldrb	w19, [x23]
  4085a8:	mov	w1, #0x0                   	// #0
  4085ac:	b	408514 <ferror@plt+0x4584>
  4085b0:	mov	x24, x21
  4085b4:	mov	x1, #0x0                   	// #0
  4085b8:	b	4084b0 <ferror@plt+0x4520>
  4085bc:	ldrb	w0, [x24]
  4085c0:	cmp	w0, #0x30
  4085c4:	b.ne	4085d4 <ferror@plt+0x4644>  // b.any
  4085c8:	ldrb	w0, [x24, #1]!
  4085cc:	cmp	w0, #0x30
  4085d0:	b.eq	4085c8 <ferror@plt+0x4638>  // b.none
  4085d4:	ldrb	w0, [x22]
  4085d8:	cmp	w0, #0x30
  4085dc:	b.ne	4085ec <ferror@plt+0x465c>  // b.any
  4085e0:	ldrb	w0, [x22, #1]!
  4085e4:	cmp	w0, #0x30
  4085e8:	b.eq	4085e0 <ferror@plt+0x4650>  // b.none
  4085ec:	mov	x0, x24
  4085f0:	bl	4034d0 <strlen@plt>
  4085f4:	mov	x25, x0
  4085f8:	mov	x0, x22
  4085fc:	bl	4034d0 <strlen@plt>
  408600:	cmp	x25, x0
  408604:	b.hi	40862c <ferror@plt+0x469c>  // b.pmore
  408608:	b.cs	408530 <ferror@plt+0x45a0>  // b.hs, b.nlast
  40860c:	mov	w0, #0xffffffff            	// #-1
  408610:	b	408400 <ferror@plt+0x4470>
  408614:	mov	w1, #0x0                   	// #0
  408618:	b	408514 <ferror@plt+0x4584>
  40861c:	mov	w1, #0x1                   	// #1
  408620:	b	408514 <ferror@plt+0x4584>
  408624:	mov	w0, #0xffffffff            	// #-1
  408628:	b.le	408400 <ferror@plt+0x4470>
  40862c:	mov	w0, #0x1                   	// #1
  408630:	mov	sp, x29
  408634:	ldp	x19, x20, [sp, #16]
  408638:	ldp	x21, x22, [sp, #32]
  40863c:	ldp	x23, x24, [sp, #48]
  408640:	ldr	x25, [sp, #64]
  408644:	ldp	x29, x30, [sp], #80
  408648:	ret
  40864c:	cbz	w20, 408554 <ferror@plt+0x45c4>
  408650:	mov	w0, #0x1                   	// #1
  408654:	b	408630 <ferror@plt+0x46a0>
  408658:	mov	w0, #0xffffffff            	// #-1
  40865c:	cbz	w1, 408400 <ferror@plt+0x4470>
  408660:	b	40862c <ferror@plt+0x469c>
  408664:	nop
  408668:	mov	x1, x0
  40866c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  408670:	add	x0, x2, #0x9d8
  408674:	b	41a070 <ferror@plt+0x160e0>
  408678:	stp	x29, x30, [sp, #-32]!
  40867c:	mov	x0, x1
  408680:	mov	x29, sp
  408684:	stp	x19, x20, [sp, #16]
  408688:	bl	427a88 <ferror@plt+0x23af8>
  40868c:	ldrb	w19, [x0]
  408690:	cbz	w19, 408728 <ferror@plt+0x4798>
  408694:	mov	x20, x0
  408698:	bl	403b00 <__ctype_b_loc@plt>
  40869c:	mov	x2, x20
  4086a0:	ldr	x3, [x0]
  4086a4:	b	4086b0 <ferror@plt+0x4720>
  4086a8:	ldrb	w19, [x2, #1]!
  4086ac:	cbz	w19, 408728 <ferror@plt+0x4798>
  4086b0:	ubfiz	x1, x19, #1, #8
  4086b4:	ldrh	w1, [x3, x1]
  4086b8:	tbnz	w1, #13, 4086a8 <ferror@plt+0x4718>
  4086bc:	cmp	w19, #0x3d
  4086c0:	and	w0, w19, #0xffffffdf
  4086c4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4086c8:	mov	x1, x2
  4086cc:	b.eq	4086e8 <ferror@plt+0x4758>  // b.none
  4086d0:	ldrb	w19, [x1, #1]!
  4086d4:	cmp	w19, #0x3d
  4086d8:	and	w3, w19, #0xffffffdf
  4086dc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4086e0:	b.ne	4086d0 <ferror@plt+0x4740>  // b.any
  4086e4:	cbz	w19, 408728 <ferror@plt+0x4798>
  4086e8:	mov	w3, #0x20                  	// #32
  4086ec:	b	4086fc <ferror@plt+0x476c>
  4086f0:	strb	wzr, [x1]
  4086f4:	ldrb	w19, [x1, #1]!
  4086f8:	cbz	w19, 408728 <ferror@plt+0x4798>
  4086fc:	cmp	w19, #0x3d
  408700:	ccmp	w19, w3, #0x4, ne  // ne = any
  408704:	b.eq	4086f0 <ferror@plt+0x4760>  // b.none
  408708:	mov	x0, x2
  40870c:	bl	405618 <ferror@plt+0x1688>
  408710:	mov	x0, x20
  408714:	bl	417d40 <ferror@plt+0x13db0>
  408718:	mov	w0, #0x1                   	// #1
  40871c:	ldp	x19, x20, [sp, #16]
  408720:	ldp	x29, x30, [sp], #32
  408724:	ret
  408728:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  40872c:	mov	x2, #0x42                  	// #66
  408730:	mov	x1, #0x1                   	// #1
  408734:	adrp	x0, 44c000 <ferror@plt+0x48070>
  408738:	ldr	x3, [x3, #2416]
  40873c:	add	x0, x0, #0xa28
  408740:	bl	403c80 <fwrite@plt>
  408744:	mov	w0, #0x1                   	// #1
  408748:	bl	403500 <exit@plt>
  40874c:	nop
  408750:	stp	x29, x30, [sp, #-64]!
  408754:	mov	x29, sp
  408758:	stp	x21, x22, [sp, #32]
  40875c:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  408760:	add	x21, x22, #0x9b8
  408764:	str	x23, [sp, #48]
  408768:	mov	x23, x1
  40876c:	ldr	w1, [x22, #2488]
  408770:	stp	x19, x20, [sp, #16]
  408774:	mov	x20, x0
  408778:	cbz	w1, 408860 <ferror@plt+0x48d0>
  40877c:	ldrb	w1, [x21, #4]
  408780:	mov	w19, #0x1                   	// #1
  408784:	cbz	w1, 408830 <ferror@plt+0x48a0>
  408788:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40878c:	add	x1, x1, #0xa70
  408790:	bl	403ad0 <strcmp@plt>
  408794:	mov	w19, w0
  408798:	cbz	w0, 408830 <ferror@plt+0x48a0>
  40879c:	mov	x0, x20
  4087a0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4087a4:	add	x1, x1, #0xa78
  4087a8:	bl	403ad0 <strcmp@plt>
  4087ac:	mov	w19, w0
  4087b0:	cbz	w0, 408830 <ferror@plt+0x48a0>
  4087b4:	mov	x0, x20
  4087b8:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4087bc:	add	x1, x1, #0xa88
  4087c0:	bl	403ad0 <strcmp@plt>
  4087c4:	mov	w19, w0
  4087c8:	cbz	w0, 408830 <ferror@plt+0x48a0>
  4087cc:	mov	x0, x20
  4087d0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4087d4:	add	x1, x1, #0xaa0
  4087d8:	bl	403ad0 <strcmp@plt>
  4087dc:	mov	w19, w0
  4087e0:	cbz	w0, 408830 <ferror@plt+0x48a0>
  4087e4:	mov	x0, x20
  4087e8:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4087ec:	add	x1, x1, #0xab0
  4087f0:	bl	403ad0 <strcmp@plt>
  4087f4:	mov	w19, w0
  4087f8:	cbz	w0, 408830 <ferror@plt+0x48a0>
  4087fc:	mov	x0, x20
  408800:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408804:	add	x1, x1, #0xac0
  408808:	bl	403ad0 <strcmp@plt>
  40880c:	mov	w19, w0
  408810:	cbz	w0, 408830 <ferror@plt+0x48a0>
  408814:	mov	x0, x20
  408818:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40881c:	add	x1, x1, #0xad0
  408820:	bl	403ad0 <strcmp@plt>
  408824:	cmp	w0, #0x0
  408828:	cset	w19, ne  // ne = any
  40882c:	nop
  408830:	ldr	w0, [x21, #8]
  408834:	cbz	w0, 4088c0 <ferror@plt+0x4930>
  408838:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40883c:	mov	x0, x20
  408840:	add	x1, x1, #0xae8
  408844:	bl	403ad0 <strcmp@plt>
  408848:	cbnz	w0, 4088c0 <ferror@plt+0x4930>
  40884c:	ldr	w0, [x21, #16]
  408850:	cbz	w0, 408860 <ferror@plt+0x48d0>
  408854:	ldr	w19, [x21, #20]
  408858:	cbz	w19, 4088ec <ferror@plt+0x495c>
  40885c:	nop
  408860:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408864:	mov	x0, x20
  408868:	add	x1, x1, #0xb88
  40886c:	bl	403ad0 <strcmp@plt>
  408870:	cbz	w0, 4088b4 <ferror@plt+0x4924>
  408874:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408878:	mov	x0, x20
  40887c:	add	x1, x1, #0xb98
  408880:	bl	403ad0 <strcmp@plt>
  408884:	cbnz	w0, 408950 <ferror@plt+0x49c0>
  408888:	mov	w0, #0x1                   	// #1
  40888c:	str	w0, [x21, #28]
  408890:	mov	w0, #0x1                   	// #1
  408894:	mov	w19, w0
  408898:	str	w0, [x22, #2488]
  40889c:	mov	w0, w19
  4088a0:	ldp	x19, x20, [sp, #16]
  4088a4:	ldp	x21, x22, [sp, #32]
  4088a8:	ldr	x23, [sp, #48]
  4088ac:	ldp	x29, x30, [sp], #64
  4088b0:	ret
  4088b4:	mov	w0, #0x1                   	// #1
  4088b8:	str	w0, [x21, #24]
  4088bc:	b	408890 <ferror@plt+0x4900>
  4088c0:	ldr	w0, [x21, #12]
  4088c4:	cbz	w0, 4088dc <ferror@plt+0x494c>
  4088c8:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4088cc:	mov	x0, x20
  4088d0:	add	x1, x1, #0xb08
  4088d4:	bl	403ad0 <strcmp@plt>
  4088d8:	cbz	w0, 40884c <ferror@plt+0x48bc>
  4088dc:	ldr	w0, [x21, #16]
  4088e0:	cbz	w0, 408928 <ferror@plt+0x4998>
  4088e4:	ldr	w0, [x21, #20]
  4088e8:	cbnz	w0, 408928 <ferror@plt+0x4998>
  4088ec:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4088f0:	mov	x0, x20
  4088f4:	add	x1, x1, #0xb20
  4088f8:	bl	403ad0 <strcmp@plt>
  4088fc:	cbz	w0, 408860 <ferror@plt+0x48d0>
  408900:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408904:	mov	x0, x20
  408908:	add	x1, x1, #0xb38
  40890c:	bl	403ad0 <strcmp@plt>
  408910:	cbz	w0, 408860 <ferror@plt+0x48d0>
  408914:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408918:	mov	x0, x20
  40891c:	add	x1, x1, #0xb48
  408920:	bl	403ad0 <strcmp@plt>
  408924:	cbz	w0, 408860 <ferror@plt+0x48d0>
  408928:	cbz	w19, 408860 <ferror@plt+0x48d0>
  40892c:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  408930:	mov	x2, x20
  408934:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408938:	add	x1, x1, #0xb58
  40893c:	ldr	x0, [x21, #2416]
  408940:	bl	403f40 <fprintf@plt>
  408944:	ldr	x0, [x21, #2416]
  408948:	bl	403cb0 <fflush@plt>
  40894c:	b	40889c <ferror@plt+0x490c>
  408950:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408954:	mov	x0, x20
  408958:	add	x1, x1, #0xa70
  40895c:	bl	403ad0 <strcmp@plt>
  408960:	cbz	w0, 408988 <ferror@plt+0x49f8>
  408964:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408968:	mov	x0, x20
  40896c:	add	x1, x1, #0xa78
  408970:	bl	403ad0 <strcmp@plt>
  408974:	cbnz	w0, 408998 <ferror@plt+0x4a08>
  408978:	ldrb	w0, [x21, #4]
  40897c:	orr	w0, w0, #0x1
  408980:	strb	w0, [x21, #4]
  408984:	b	408890 <ferror@plt+0x4900>
  408988:	ldrb	w0, [x21, #4]
  40898c:	orr	w0, w0, #0x7
  408990:	strb	w0, [x21, #4]
  408994:	b	408890 <ferror@plt+0x4900>
  408998:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40899c:	mov	x0, x20
  4089a0:	add	x1, x1, #0xa88
  4089a4:	bl	403ad0 <strcmp@plt>
  4089a8:	cbz	w0, 4089d0 <ferror@plt+0x4a40>
  4089ac:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4089b0:	mov	x0, x20
  4089b4:	add	x1, x1, #0xaa0
  4089b8:	bl	403ad0 <strcmp@plt>
  4089bc:	cbnz	w0, 4089e0 <ferror@plt+0x4a50>
  4089c0:	ldrb	w0, [x21, #4]
  4089c4:	orr	w0, w0, #0x2
  4089c8:	strb	w0, [x21, #4]
  4089cc:	b	408890 <ferror@plt+0x4900>
  4089d0:	ldrb	w0, [x21, #4]
  4089d4:	orr	w0, w0, #0x4
  4089d8:	strb	w0, [x21, #4]
  4089dc:	b	408890 <ferror@plt+0x4900>
  4089e0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4089e4:	mov	x0, x20
  4089e8:	add	x1, x1, #0xab0
  4089ec:	bl	403ad0 <strcmp@plt>
  4089f0:	cbnz	w0, 408a04 <ferror@plt+0x4a74>
  4089f4:	ldrb	w0, [x21, #4]
  4089f8:	orr	w0, w0, #0x18
  4089fc:	strb	w0, [x21, #4]
  408a00:	b	408890 <ferror@plt+0x4900>
  408a04:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408a08:	mov	x0, x20
  408a0c:	add	x1, x1, #0xac0
  408a10:	bl	403ad0 <strcmp@plt>
  408a14:	cbnz	w0, 408a28 <ferror@plt+0x4a98>
  408a18:	ldrb	w0, [x21, #4]
  408a1c:	orr	w0, w0, #0x8
  408a20:	strb	w0, [x21, #4]
  408a24:	b	408890 <ferror@plt+0x4900>
  408a28:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408a2c:	mov	x0, x20
  408a30:	add	x1, x1, #0xad0
  408a34:	bl	403ad0 <strcmp@plt>
  408a38:	cbnz	w0, 408a4c <ferror@plt+0x4abc>
  408a3c:	ldrb	w0, [x21, #4]
  408a40:	orr	w0, w0, #0x10
  408a44:	strb	w0, [x21, #4]
  408a48:	b	408890 <ferror@plt+0x4900>
  408a4c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408a50:	mov	x0, x20
  408a54:	add	x1, x1, #0xba8
  408a58:	bl	403ad0 <strcmp@plt>
  408a5c:	cbz	w0, 408a80 <ferror@plt+0x4af0>
  408a60:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408a64:	mov	x0, x20
  408a68:	add	x1, x1, #0xbb8
  408a6c:	bl	403ad0 <strcmp@plt>
  408a70:	cbnz	w0, 408a90 <ferror@plt+0x4b00>
  408a74:	mov	w0, #0x1                   	// #1
  408a78:	str	w0, [x21, #16]
  408a7c:	b	408890 <ferror@plt+0x4900>
  408a80:	mov	x0, x23
  408a84:	bl	427a88 <ferror@plt+0x23af8>
  408a88:	str	x0, [x21, #32]
  408a8c:	b	408890 <ferror@plt+0x4900>
  408a90:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408a94:	mov	x0, x20
  408a98:	add	x1, x1, #0xbc8
  408a9c:	bl	403ad0 <strcmp@plt>
  408aa0:	cbnz	w0, 408ab0 <ferror@plt+0x4b20>
  408aa4:	mov	w0, #0x1                   	// #1
  408aa8:	str	w0, [x21, #40]
  408aac:	b	408890 <ferror@plt+0x4900>
  408ab0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408ab4:	mov	x0, x20
  408ab8:	add	x1, x1, #0xbe0
  408abc:	bl	403ad0 <strcmp@plt>
  408ac0:	cbnz	w0, 408ad0 <ferror@plt+0x4b40>
  408ac4:	mov	w0, #0x1                   	// #1
  408ac8:	str	w0, [x21, #44]
  408acc:	b	408890 <ferror@plt+0x4900>
  408ad0:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408ad4:	mov	x0, x20
  408ad8:	add	x1, x1, #0xb20
  408adc:	bl	403ad0 <strcmp@plt>
  408ae0:	cbz	w0, 408b2c <ferror@plt+0x4b9c>
  408ae4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408ae8:	mov	x0, x20
  408aec:	add	x1, x1, #0xb38
  408af0:	bl	403ad0 <strcmp@plt>
  408af4:	cbz	w0, 408b7c <ferror@plt+0x4bec>
  408af8:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408afc:	mov	x0, x20
  408b00:	add	x1, x1, #0xb48
  408b04:	bl	403ad0 <strcmp@plt>
  408b08:	cbz	w0, 408b64 <ferror@plt+0x4bd4>
  408b0c:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408b10:	mov	x0, x20
  408b14:	add	x1, x1, #0xbf0
  408b18:	bl	403ad0 <strcmp@plt>
  408b1c:	cbnz	w0, 408b44 <ferror@plt+0x4bb4>
  408b20:	mov	w0, #0x1                   	// #1
  408b24:	str	w0, [x21, #72]
  408b28:	b	408890 <ferror@plt+0x4900>
  408b2c:	mov	x0, x23
  408b30:	bl	427a88 <ferror@plt+0x23af8>
  408b34:	mov	w1, #0x1                   	// #1
  408b38:	stp	w1, w1, [x21, #16]
  408b3c:	str	x0, [x21, #48]
  408b40:	b	408890 <ferror@plt+0x4900>
  408b44:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408b48:	mov	x0, x20
  408b4c:	add	x1, x1, #0xc00
  408b50:	bl	403ad0 <strcmp@plt>
  408b54:	cbnz	w0, 408b94 <ferror@plt+0x4c04>
  408b58:	mov	w0, #0x1                   	// #1
  408b5c:	str	w0, [x21, #76]
  408b60:	b	408890 <ferror@plt+0x4900>
  408b64:	mov	x0, x23
  408b68:	bl	427a88 <ferror@plt+0x23af8>
  408b6c:	mov	w1, #0x1                   	// #1
  408b70:	stp	w1, w1, [x21, #16]
  408b74:	str	x0, [x21, #64]
  408b78:	b	408890 <ferror@plt+0x4900>
  408b7c:	mov	x0, x23
  408b80:	bl	427a88 <ferror@plt+0x23af8>
  408b84:	mov	w1, #0x1                   	// #1
  408b88:	stp	w1, w1, [x21, #16]
  408b8c:	str	x0, [x21, #56]
  408b90:	b	408890 <ferror@plt+0x4900>
  408b94:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408b98:	mov	x0, x20
  408b9c:	add	x1, x1, #0xb08
  408ba0:	bl	403ad0 <strcmp@plt>
  408ba4:	cbnz	w0, 408bb4 <ferror@plt+0x4c24>
  408ba8:	mov	w0, #0x1                   	// #1
  408bac:	str	w0, [x21, #8]
  408bb0:	b	408890 <ferror@plt+0x4900>
  408bb4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408bb8:	mov	x0, x20
  408bbc:	add	x1, x1, #0xae8
  408bc0:	bl	403ad0 <strcmp@plt>
  408bc4:	cbnz	w0, 408bd4 <ferror@plt+0x4c44>
  408bc8:	mov	w0, #0x1                   	// #1
  408bcc:	str	w0, [x21, #12]
  408bd0:	b	408890 <ferror@plt+0x4900>
  408bd4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  408bd8:	mov	x0, x20
  408bdc:	add	x1, x1, #0xc18
  408be0:	bl	403ad0 <strcmp@plt>
  408be4:	cbnz	w0, 408bf4 <ferror@plt+0x4c64>
  408be8:	mov	w0, #0x1                   	// #1
  408bec:	str	w0, [x21, #80]
  408bf0:	b	408890 <ferror@plt+0x4900>
  408bf4:	mov	w19, #0x0                   	// #0
  408bf8:	b	40889c <ferror@plt+0x490c>
  408bfc:	nop
  408c00:	cbz	x0, 408c50 <ferror@plt+0x4cc0>
  408c04:	stp	x29, x30, [sp, #-32]!
  408c08:	mov	x29, sp
  408c0c:	str	x19, [sp, #16]
  408c10:	mov	x19, x0
  408c14:	ldr	x0, [x19]
  408c18:	ldr	w1, [x0, #120]
  408c1c:	cbnz	w1, 408c40 <ferror@plt+0x4cb0>
  408c20:	ldr	x0, [x0, #56]
  408c24:	bl	408c00 <ferror@plt+0x4c70>
  408c28:	cbnz	w0, 408c40 <ferror@plt+0x4cb0>
  408c2c:	ldr	x19, [x19, #8]
  408c30:	cbnz	x19, 408c14 <ferror@plt+0x4c84>
  408c34:	ldr	x19, [sp, #16]
  408c38:	ldp	x29, x30, [sp], #32
  408c3c:	ret
  408c40:	mov	w0, #0x1                   	// #1
  408c44:	ldr	x19, [sp, #16]
  408c48:	ldp	x29, x30, [sp], #32
  408c4c:	ret
  408c50:	mov	w0, #0x0                   	// #0
  408c54:	ret
  408c58:	stp	x29, x30, [sp, #-288]!
  408c5c:	mov	x29, sp
  408c60:	str	q0, [sp, #96]
  408c64:	str	q1, [sp, #112]
  408c68:	str	q2, [sp, #128]
  408c6c:	str	q3, [sp, #144]
  408c70:	str	q4, [sp, #160]
  408c74:	str	q5, [sp, #176]
  408c78:	str	q6, [sp, #192]
  408c7c:	str	q7, [sp, #208]
  408c80:	stp	x1, x2, [sp, #232]
  408c84:	stp	x3, x4, [sp, #248]
  408c88:	stp	x5, x6, [sp, #264]
  408c8c:	str	x7, [sp, #280]
  408c90:	cbz	x0, 408d24 <ferror@plt+0x4d94>
  408c94:	stp	x19, x20, [sp, #16]
  408c98:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  408c9c:	add	x19, x19, #0x9b8
  408ca0:	ldr	w1, [x19, #84]
  408ca4:	cbnz	w1, 408cb4 <ferror@plt+0x4d24>
  408ca8:	ldp	x19, x20, [sp, #16]
  408cac:	ldp	x29, x30, [sp], #288
  408cb0:	ret
  408cb4:	add	x1, sp, #0x120
  408cb8:	stp	x1, x1, [sp, #64]
  408cbc:	add	x4, sp, #0xe0
  408cc0:	mov	w3, #0xffffffc8            	// #-56
  408cc4:	mov	w2, #0xffffff80            	// #-128
  408cc8:	str	x4, [sp, #80]
  408ccc:	add	x1, sp, #0x20
  408cd0:	stp	w3, w2, [sp, #88]
  408cd4:	ldp	x2, x3, [sp, #64]
  408cd8:	stp	x2, x3, [sp, #32]
  408cdc:	ldp	x2, x3, [sp, #80]
  408ce0:	stp	x2, x3, [sp, #48]
  408ce4:	bl	427c08 <ferror@plt+0x23c78>
  408ce8:	ldr	w1, [x19, #88]
  408cec:	mov	x19, x0
  408cf0:	cbz	w1, 408d40 <ferror@plt+0x4db0>
  408cf4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  408cf8:	ldr	x20, [x0, #2424]
  408cfc:	mov	x1, x20
  408d00:	mov	x0, x19
  408d04:	bl	4034f0 <fputs@plt>
  408d08:	mov	x0, x20
  408d0c:	bl	403cb0 <fflush@plt>
  408d10:	mov	x0, x19
  408d14:	bl	417d40 <ferror@plt+0x13db0>
  408d18:	ldp	x19, x20, [sp, #16]
  408d1c:	ldp	x29, x30, [sp], #288
  408d20:	ret
  408d24:	adrp	x2, 44c000 <ferror@plt+0x48070>
  408d28:	adrp	x1, 44d000 <ferror@plt+0x49070>
  408d2c:	add	x2, x2, #0xc28
  408d30:	add	x1, x1, #0x918
  408d34:	bl	419d28 <ferror@plt+0x15d98>
  408d38:	ldp	x29, x30, [sp], #288
  408d3c:	ret
  408d40:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  408d44:	ldr	x20, [x0, #2416]
  408d48:	b	408cfc <ferror@plt+0x4d6c>
  408d4c:	nop
  408d50:	stp	x29, x30, [sp, #-288]!
  408d54:	mov	x29, sp
  408d58:	str	q0, [sp, #96]
  408d5c:	str	q1, [sp, #112]
  408d60:	str	q2, [sp, #128]
  408d64:	str	q3, [sp, #144]
  408d68:	str	q4, [sp, #160]
  408d6c:	str	q5, [sp, #176]
  408d70:	str	q6, [sp, #192]
  408d74:	str	q7, [sp, #208]
  408d78:	stp	x1, x2, [sp, #232]
  408d7c:	stp	x3, x4, [sp, #248]
  408d80:	stp	x5, x6, [sp, #264]
  408d84:	str	x7, [sp, #280]
  408d88:	cbz	x0, 408e1c <ferror@plt+0x4e8c>
  408d8c:	stp	x19, x20, [sp, #16]
  408d90:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  408d94:	add	x19, x19, #0x9b8
  408d98:	ldr	w1, [x19, #92]
  408d9c:	cbnz	w1, 408dac <ferror@plt+0x4e1c>
  408da0:	ldp	x19, x20, [sp, #16]
  408da4:	ldp	x29, x30, [sp], #288
  408da8:	ret
  408dac:	add	x1, sp, #0x120
  408db0:	stp	x1, x1, [sp, #64]
  408db4:	add	x4, sp, #0xe0
  408db8:	mov	w3, #0xffffffc8            	// #-56
  408dbc:	mov	w2, #0xffffff80            	// #-128
  408dc0:	str	x4, [sp, #80]
  408dc4:	add	x1, sp, #0x20
  408dc8:	stp	w3, w2, [sp, #88]
  408dcc:	ldp	x2, x3, [sp, #64]
  408dd0:	stp	x2, x3, [sp, #32]
  408dd4:	ldp	x2, x3, [sp, #80]
  408dd8:	stp	x2, x3, [sp, #48]
  408ddc:	bl	427c08 <ferror@plt+0x23c78>
  408de0:	ldr	w1, [x19, #88]
  408de4:	mov	x19, x0
  408de8:	cbz	w1, 408e3c <ferror@plt+0x4eac>
  408dec:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  408df0:	ldr	x20, [x0, #2424]
  408df4:	mov	x1, x20
  408df8:	mov	x0, x19
  408dfc:	bl	4034f0 <fputs@plt>
  408e00:	mov	x0, x20
  408e04:	bl	403cb0 <fflush@plt>
  408e08:	mov	x0, x19
  408e0c:	bl	417d40 <ferror@plt+0x13db0>
  408e10:	ldp	x19, x20, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #288
  408e18:	ret
  408e1c:	adrp	x1, 44d000 <ferror@plt+0x49070>
  408e20:	add	x1, x1, #0x918
  408e24:	add	x1, x1, #0x10
  408e28:	adrp	x2, 44c000 <ferror@plt+0x48070>
  408e2c:	add	x2, x2, #0xc28
  408e30:	bl	419d28 <ferror@plt+0x15d98>
  408e34:	ldp	x29, x30, [sp], #288
  408e38:	ret
  408e3c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  408e40:	ldr	x20, [x0, #2416]
  408e44:	b	408df4 <ferror@plt+0x4e64>
  408e48:	stp	x29, x30, [sp, #-32]!
  408e4c:	mov	x29, sp
  408e50:	cbz	x0, 408e74 <ferror@plt+0x4ee4>
  408e54:	bl	403610 <opendir@plt>
  408e58:	str	x0, [sp, #24]
  408e5c:	cbz	x0, 408e6c <ferror@plt+0x4edc>
  408e60:	add	x0, sp, #0x18
  408e64:	mov	w1, #0x8                   	// #8
  408e68:	bl	427ad0 <ferror@plt+0x23b40>
  408e6c:	ldp	x29, x30, [sp], #32
  408e70:	ret
  408e74:	adrp	x2, 44d000 <ferror@plt+0x49070>
  408e78:	adrp	x1, 44d000 <ferror@plt+0x49070>
  408e7c:	add	x2, x2, #0xf68
  408e80:	add	x1, x1, #0xfd0
  408e84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  408e88:	add	x0, x0, #0xf78
  408e8c:	bl	419d28 <ferror@plt+0x15d98>
  408e90:	mov	x0, #0x0                   	// #0
  408e94:	ldp	x29, x30, [sp], #32
  408e98:	ret
  408e9c:	nop
  408ea0:	stp	x29, x30, [sp, #-64]!
  408ea4:	mov	x29, sp
  408ea8:	stp	x19, x20, [sp, #16]
  408eac:	mov	x20, x2
  408eb0:	mov	x19, x0
  408eb4:	cbz	x0, 408ee0 <ferror@plt+0x4f50>
  408eb8:	bl	403610 <opendir@plt>
  408ebc:	str	x0, [sp, #56]
  408ec0:	cbz	x0, 408f7c <ferror@plt+0x4fec>
  408ec4:	add	x0, sp, #0x38
  408ec8:	mov	w1, #0x8                   	// #8
  408ecc:	bl	427ad0 <ferror@plt+0x23b40>
  408ed0:	cbz	x0, 408f7c <ferror@plt+0x4fec>
  408ed4:	ldp	x19, x20, [sp, #16]
  408ed8:	ldp	x29, x30, [sp], #64
  408edc:	ret
  408ee0:	adrp	x2, 44d000 <ferror@plt+0x49070>
  408ee4:	adrp	x1, 44d000 <ferror@plt+0x49070>
  408ee8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  408eec:	add	x2, x2, #0xf68
  408ef0:	add	x1, x1, #0xfd0
  408ef4:	add	x0, x0, #0xf78
  408ef8:	stp	x21, x22, [sp, #32]
  408efc:	bl	419d28 <ferror@plt+0x15d98>
  408f00:	bl	403e80 <__errno_location@plt>
  408f04:	mov	x5, x0
  408f08:	mov	x4, #0x0                   	// #0
  408f0c:	mov	x3, #0x0                   	// #0
  408f10:	mov	x1, #0xffffffffffffffff    	// #-1
  408f14:	mov	x2, #0x0                   	// #0
  408f18:	mov	x0, x19
  408f1c:	ldr	w21, [x5]
  408f20:	bl	444380 <ferror@plt+0x403f0>
  408f24:	mov	x19, x0
  408f28:	bl	40b178 <ferror@plt+0x71e8>
  408f2c:	mov	w22, w0
  408f30:	mov	w0, w21
  408f34:	bl	40b1b0 <ferror@plt+0x7220>
  408f38:	mov	w2, w0
  408f3c:	mov	w0, w21
  408f40:	mov	w21, w2
  408f44:	bl	4283c8 <ferror@plt+0x24438>
  408f48:	mov	x5, x0
  408f4c:	mov	w2, w21
  408f50:	mov	w1, w22
  408f54:	mov	x4, x19
  408f58:	adrp	x3, 44d000 <ferror@plt+0x49070>
  408f5c:	add	x3, x3, #0xf80
  408f60:	mov	x0, x20
  408f64:	bl	409b68 <ferror@plt+0x5bd8>
  408f68:	mov	x0, x19
  408f6c:	bl	417d40 <ferror@plt+0x13db0>
  408f70:	mov	x0, #0x0                   	// #0
  408f74:	ldp	x21, x22, [sp, #32]
  408f78:	b	408ed4 <ferror@plt+0x4f44>
  408f7c:	stp	x21, x22, [sp, #32]
  408f80:	b	408f00 <ferror@plt+0x4f70>
  408f84:	nop
  408f88:	stp	x29, x30, [sp, #-32]!
  408f8c:	mov	x29, sp
  408f90:	cbz	x0, 408fb4 <ferror@plt+0x5024>
  408f94:	str	x19, [sp, #16]
  408f98:	mov	x19, x0
  408f9c:	mov	x0, #0x8                   	// #8
  408fa0:	bl	417c00 <ferror@plt+0x13c70>
  408fa4:	str	x19, [x0]
  408fa8:	ldr	x19, [sp, #16]
  408fac:	ldp	x29, x30, [sp], #32
  408fb0:	ret
  408fb4:	adrp	x1, 44d000 <ferror@plt+0x49070>
  408fb8:	add	x1, x1, #0xfd0
  408fbc:	add	x1, x1, #0x18
  408fc0:	adrp	x2, 44d000 <ferror@plt+0x49070>
  408fc4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  408fc8:	add	x2, x2, #0xfa8
  408fcc:	add	x0, x0, #0xf78
  408fd0:	bl	419d28 <ferror@plt+0x15d98>
  408fd4:	mov	x0, #0x0                   	// #0
  408fd8:	ldp	x29, x30, [sp], #32
  408fdc:	ret
  408fe0:	stp	x29, x30, [sp, #-32]!
  408fe4:	mov	x29, sp
  408fe8:	cbz	x0, 409050 <ferror@plt+0x50c0>
  408fec:	stp	x19, x20, [sp, #16]
  408ff0:	mov	x19, x0
  408ff4:	mov	w20, #0x2e2e                	// #11822
  408ff8:	ldr	x0, [x0]
  408ffc:	bl	403950 <readdir@plt>
  409000:	cbz	x0, 409040 <ferror@plt+0x50b0>
  409004:	nop
  409008:	ldurh	w1, [x0, #19]
  40900c:	add	x0, x0, #0x13
  409010:	cmp	w1, #0x2e
  409014:	b.eq	409034 <ferror@plt+0x50a4>  // b.none
  409018:	cmp	w1, w20
  40901c:	b.eq	40902c <ferror@plt+0x509c>  // b.none
  409020:	ldp	x19, x20, [sp, #16]
  409024:	ldp	x29, x30, [sp], #32
  409028:	ret
  40902c:	ldrb	w1, [x0, #2]
  409030:	cbnz	w1, 409020 <ferror@plt+0x5090>
  409034:	ldr	x0, [x19]
  409038:	bl	403950 <readdir@plt>
  40903c:	cbnz	x0, 409008 <ferror@plt+0x5078>
  409040:	mov	x0, #0x0                   	// #0
  409044:	ldp	x19, x20, [sp, #16]
  409048:	ldp	x29, x30, [sp], #32
  40904c:	ret
  409050:	adrp	x1, 44d000 <ferror@plt+0x49070>
  409054:	add	x1, x1, #0xfd0
  409058:	add	x1, x1, #0x30
  40905c:	adrp	x2, 44d000 <ferror@plt+0x49070>
  409060:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409064:	add	x2, x2, #0xfb8
  409068:	add	x0, x0, #0xf78
  40906c:	bl	419d28 <ferror@plt+0x15d98>
  409070:	mov	x0, #0x0                   	// #0
  409074:	ldp	x29, x30, [sp], #32
  409078:	ret
  40907c:	nop
  409080:	cbz	x0, 40908c <ferror@plt+0x50fc>
  409084:	ldr	x0, [x0]
  409088:	b	403b20 <rewinddir@plt>
  40908c:	adrp	x1, 44d000 <ferror@plt+0x49070>
  409090:	add	x1, x1, #0xfd0
  409094:	add	x1, x1, #0x40
  409098:	adrp	x2, 44d000 <ferror@plt+0x49070>
  40909c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4090a0:	add	x2, x2, #0xfb8
  4090a4:	add	x0, x0, #0xf78
  4090a8:	b	419d28 <ferror@plt+0x15d98>
  4090ac:	nop
  4090b0:	cbz	x0, 4090dc <ferror@plt+0x514c>
  4090b4:	stp	x29, x30, [sp, #-32]!
  4090b8:	mov	x29, sp
  4090bc:	str	x19, [sp, #16]
  4090c0:	mov	x19, x0
  4090c4:	ldr	x0, [x0]
  4090c8:	bl	403990 <closedir@plt>
  4090cc:	mov	x0, x19
  4090d0:	ldr	x19, [sp, #16]
  4090d4:	ldp	x29, x30, [sp], #32
  4090d8:	b	417d40 <ferror@plt+0x13db0>
  4090dc:	adrp	x1, 44d000 <ferror@plt+0x49070>
  4090e0:	add	x1, x1, #0xfd0
  4090e4:	adrp	x2, 44d000 <ferror@plt+0x49070>
  4090e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4090ec:	add	x1, x1, #0x50
  4090f0:	add	x2, x2, #0xfb8
  4090f4:	add	x0, x0, #0xf78
  4090f8:	b	419d28 <ferror@plt+0x15d98>
  4090fc:	nop
  409100:	stp	x29, x30, [sp, #-64]!
  409104:	mov	x29, sp
  409108:	stp	x19, x20, [sp, #16]
  40910c:	cbz	x1, 40918c <ferror@plt+0x51fc>
  409110:	mov	x20, x0
  409114:	cbz	x0, 4091c4 <ferror@plt+0x5234>
  409118:	mov	x0, x1
  40911c:	stp	x21, x22, [sp, #32]
  409120:	mov	x21, x1
  409124:	bl	4034d0 <strlen@plt>
  409128:	mov	x22, x0
  40912c:	ldr	x19, [x20]
  409130:	cbz	x19, 4091bc <ferror@plt+0x522c>
  409134:	add	x20, x20, #0x8
  409138:	str	x23, [sp, #48]
  40913c:	sxtw	x23, w0
  409140:	mov	x2, x23
  409144:	mov	x1, x21
  409148:	mov	x0, x19
  40914c:	bl	403830 <strncmp@plt>
  409150:	cbnz	w0, 409160 <ferror@plt+0x51d0>
  409154:	ldrb	w0, [x19, x23]
  409158:	cmp	w0, #0x3d
  40915c:	b.eq	409180 <ferror@plt+0x51f0>  // b.none
  409160:	ldr	x19, [x20], #8
  409164:	cbnz	x19, 409140 <ferror@plt+0x51b0>
  409168:	ldp	x21, x22, [sp, #32]
  40916c:	ldr	x23, [sp, #48]
  409170:	mov	x0, x19
  409174:	ldp	x19, x20, [sp, #16]
  409178:	ldp	x29, x30, [sp], #64
  40917c:	ret
  409180:	add	x22, x22, #0x1
  409184:	add	x19, x19, x22
  409188:	b	409168 <ferror@plt+0x51d8>
  40918c:	mov	x19, #0x0                   	// #0
  409190:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409194:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409198:	add	x2, x2, #0x30
  40919c:	add	x1, x1, #0x70
  4091a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4091a4:	add	x0, x0, #0xf78
  4091a8:	bl	419d28 <ferror@plt+0x15d98>
  4091ac:	mov	x0, x19
  4091b0:	ldp	x19, x20, [sp, #16]
  4091b4:	ldp	x29, x30, [sp], #64
  4091b8:	ret
  4091bc:	ldp	x21, x22, [sp, #32]
  4091c0:	b	409170 <ferror@plt+0x51e0>
  4091c4:	mov	x19, #0x0                   	// #0
  4091c8:	b	409170 <ferror@plt+0x51e0>
  4091cc:	nop
  4091d0:	stp	x29, x30, [sp, #-80]!
  4091d4:	mov	x29, sp
  4091d8:	stp	x21, x22, [sp, #32]
  4091dc:	cbz	x1, 40931c <ferror@plt+0x538c>
  4091e0:	stp	x19, x20, [sp, #16]
  4091e4:	mov	x19, x1
  4091e8:	mov	x20, x0
  4091ec:	mov	w1, #0x3d                  	// #61
  4091f0:	mov	x0, x19
  4091f4:	stp	x23, x24, [sp, #48]
  4091f8:	mov	x24, x2
  4091fc:	stp	x25, x26, [sp, #64]
  409200:	mov	w25, w3
  409204:	bl	403c40 <strchr@plt>
  409208:	cbz	x0, 40924c <ferror@plt+0x52bc>
  40920c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409210:	add	x1, x1, #0x70
  409214:	add	x1, x1, #0x18
  409218:	mov	x21, #0x0                   	// #0
  40921c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409220:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409224:	add	x2, x2, #0x48
  409228:	add	x0, x0, #0xf78
  40922c:	bl	419d28 <ferror@plt+0x15d98>
  409230:	mov	x0, x21
  409234:	ldp	x19, x20, [sp, #16]
  409238:	ldp	x21, x22, [sp, #32]
  40923c:	ldp	x23, x24, [sp, #48]
  409240:	ldp	x25, x26, [sp, #64]
  409244:	ldp	x29, x30, [sp], #80
  409248:	ret
  40924c:	cbz	x20, 409390 <ferror@plt+0x5400>
  409250:	mov	x0, x19
  409254:	bl	4034d0 <strlen@plt>
  409258:	ldr	x22, [x20]
  40925c:	cbz	x22, 409298 <ferror@plt+0x5308>
  409260:	sxtw	x21, w0
  409264:	mov	x23, #0x0                   	// #0
  409268:	sxtw	x26, w23
  40926c:	mov	x2, x21
  409270:	mov	x1, x19
  409274:	mov	x0, x22
  409278:	add	x23, x23, #0x1
  40927c:	bl	403830 <strncmp@plt>
  409280:	cbnz	w0, 409290 <ferror@plt+0x5300>
  409284:	ldrb	w0, [x22, x21]
  409288:	cmp	w0, #0x3d
  40928c:	b.eq	4092f8 <ferror@plt+0x5368>  // b.none
  409290:	ldr	x22, [x20, x23, lsl #3]
  409294:	cbnz	x22, 409268 <ferror@plt+0x52d8>
  409298:	mov	x0, x20
  40929c:	bl	42a678 <ferror@plt+0x266e8>
  4092a0:	add	w1, w0, #0x2
  4092a4:	sbfiz	x22, x0, #3, #32
  4092a8:	add	x23, x22, #0x8
  4092ac:	sxtw	x1, w1
  4092b0:	mov	x0, x20
  4092b4:	mov	x2, #0x8                   	// #8
  4092b8:	bl	417f80 <ferror@plt+0x13ff0>
  4092bc:	mov	x21, x0
  4092c0:	mov	x2, x24
  4092c4:	mov	x1, x19
  4092c8:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  4092cc:	add	x0, x0, #0x68
  4092d0:	bl	427c48 <ferror@plt+0x23cb8>
  4092d4:	str	x0, [x21, x22]
  4092d8:	str	xzr, [x21, x23]
  4092dc:	mov	x0, x21
  4092e0:	ldp	x19, x20, [sp, #16]
  4092e4:	ldp	x21, x22, [sp, #32]
  4092e8:	ldp	x23, x24, [sp, #48]
  4092ec:	ldp	x25, x26, [sp, #64]
  4092f0:	ldp	x29, x30, [sp], #80
  4092f4:	ret
  4092f8:	cbnz	w25, 409350 <ferror@plt+0x53c0>
  4092fc:	mov	x21, x20
  409300:	mov	x0, x21
  409304:	ldp	x19, x20, [sp, #16]
  409308:	ldp	x21, x22, [sp, #32]
  40930c:	ldp	x23, x24, [sp, #48]
  409310:	ldp	x25, x26, [sp, #64]
  409314:	ldp	x29, x30, [sp], #80
  409318:	ret
  40931c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409320:	add	x1, x1, #0x70
  409324:	add	x1, x1, #0x18
  409328:	mov	x21, #0x0                   	// #0
  40932c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409330:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409334:	add	x2, x2, #0x30
  409338:	add	x0, x0, #0xf78
  40933c:	bl	419d28 <ferror@plt+0x15d98>
  409340:	mov	x0, x21
  409344:	ldp	x21, x22, [sp, #32]
  409348:	ldp	x29, x30, [sp], #80
  40934c:	ret
  409350:	mov	x0, x22
  409354:	bl	417d40 <ferror@plt+0x13db0>
  409358:	mov	x2, x24
  40935c:	mov	x1, x19
  409360:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  409364:	add	x0, x0, #0x68
  409368:	bl	427c48 <ferror@plt+0x23cb8>
  40936c:	str	x0, [x20, x26, lsl #3]
  409370:	mov	x21, x20
  409374:	mov	x0, x21
  409378:	ldp	x19, x20, [sp, #16]
  40937c:	ldp	x21, x22, [sp, #32]
  409380:	ldp	x23, x24, [sp, #48]
  409384:	ldp	x25, x26, [sp, #64]
  409388:	ldp	x29, x30, [sp], #80
  40938c:	ret
  409390:	mov	x1, #0x2                   	// #2
  409394:	mov	x23, #0x8                   	// #8
  409398:	mov	x22, #0x0                   	// #0
  40939c:	b	4092b0 <ferror@plt+0x5320>
  4093a0:	stp	x29, x30, [sp, #-64]!
  4093a4:	mov	x29, sp
  4093a8:	cbz	x1, 409400 <ferror@plt+0x5470>
  4093ac:	stp	x21, x22, [sp, #32]
  4093b0:	mov	x21, x1
  4093b4:	mov	w1, #0x3d                  	// #61
  4093b8:	stp	x19, x20, [sp, #16]
  4093bc:	mov	x19, x0
  4093c0:	mov	x0, x21
  4093c4:	bl	403c40 <strchr@plt>
  4093c8:	cbz	x0, 40942c <ferror@plt+0x549c>
  4093cc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4093d0:	add	x1, x1, #0x70
  4093d4:	add	x1, x1, #0x30
  4093d8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4093dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4093e0:	add	x2, x2, #0x48
  4093e4:	add	x0, x0, #0xf78
  4093e8:	bl	419d28 <ferror@plt+0x15d98>
  4093ec:	mov	x0, #0x0                   	// #0
  4093f0:	ldp	x19, x20, [sp, #16]
  4093f4:	ldp	x21, x22, [sp, #32]
  4093f8:	ldp	x29, x30, [sp], #64
  4093fc:	ret
  409400:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409404:	add	x1, x1, #0x70
  409408:	add	x1, x1, #0x30
  40940c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409410:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409414:	add	x2, x2, #0x30
  409418:	add	x0, x0, #0xf78
  40941c:	bl	419d28 <ferror@plt+0x15d98>
  409420:	mov	x0, #0x0                   	// #0
  409424:	ldp	x29, x30, [sp], #64
  409428:	ret
  40942c:	stp	x23, x24, [sp, #48]
  409430:	cbz	x19, 4094a4 <ferror@plt+0x5514>
  409434:	mov	x0, x21
  409438:	bl	4034d0 <strlen@plt>
  40943c:	ldr	x20, [x19]
  409440:	cbz	x20, 4094bc <ferror@plt+0x552c>
  409444:	sxtw	x22, w0
  409448:	mov	x24, x19
  40944c:	mov	x23, x19
  409450:	mov	x2, x22
  409454:	mov	x1, x21
  409458:	mov	x0, x20
  40945c:	bl	403830 <strncmp@plt>
  409460:	cbnz	w0, 409470 <ferror@plt+0x54e0>
  409464:	ldrb	w0, [x20, x22]
  409468:	cmp	w0, #0x3d
  40946c:	b.eq	409498 <ferror@plt+0x5508>  // b.none
  409470:	str	x20, [x23], #8
  409474:	ldr	x20, [x24, #8]!
  409478:	cbnz	x20, 409450 <ferror@plt+0x54c0>
  40947c:	mov	x0, x19
  409480:	ldp	x19, x20, [sp, #16]
  409484:	ldp	x21, x22, [sp, #32]
  409488:	str	xzr, [x23]
  40948c:	ldp	x23, x24, [sp, #48]
  409490:	ldp	x29, x30, [sp], #64
  409494:	ret
  409498:	mov	x0, x20
  40949c:	bl	417d40 <ferror@plt+0x13db0>
  4094a0:	b	409474 <ferror@plt+0x54e4>
  4094a4:	mov	x0, #0x0                   	// #0
  4094a8:	ldp	x19, x20, [sp, #16]
  4094ac:	ldp	x21, x22, [sp, #32]
  4094b0:	ldp	x23, x24, [sp, #48]
  4094b4:	ldp	x29, x30, [sp], #64
  4094b8:	ret
  4094bc:	mov	x23, x19
  4094c0:	b	40947c <ferror@plt+0x54ec>
  4094c4:	nop
  4094c8:	cbz	x0, 4094d0 <ferror@plt+0x5540>
  4094cc:	b	403e90 <getenv@plt>
  4094d0:	stp	x29, x30, [sp, #-16]!
  4094d4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4094d8:	add	x1, x1, #0x70
  4094dc:	mov	x29, sp
  4094e0:	add	x1, x1, #0x48
  4094e4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4094e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4094ec:	add	x2, x2, #0x30
  4094f0:	add	x0, x0, #0xf78
  4094f4:	bl	419d28 <ferror@plt+0x15d98>
  4094f8:	mov	x0, #0x0                   	// #0
  4094fc:	ldp	x29, x30, [sp], #16
  409500:	ret
  409504:	nop
  409508:	stp	x29, x30, [sp, #-48]!
  40950c:	mov	x29, sp
  409510:	cbz	x0, 409590 <ferror@plt+0x5600>
  409514:	stp	x19, x20, [sp, #16]
  409518:	mov	x20, x1
  40951c:	mov	x19, x0
  409520:	mov	w1, #0x3d                  	// #61
  409524:	str	x21, [sp, #32]
  409528:	mov	w21, w2
  40952c:	bl	403c40 <strchr@plt>
  409530:	cbz	x0, 409568 <ferror@plt+0x55d8>
  409534:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409538:	add	x1, x1, #0x70
  40953c:	add	x1, x1, #0x58
  409540:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409544:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409548:	add	x2, x2, #0x48
  40954c:	add	x0, x0, #0xf78
  409550:	bl	419d28 <ferror@plt+0x15d98>
  409554:	mov	w0, #0x0                   	// #0
  409558:	ldp	x19, x20, [sp, #16]
  40955c:	ldr	x21, [sp, #32]
  409560:	ldp	x29, x30, [sp], #48
  409564:	ret
  409568:	mov	w2, w21
  40956c:	mov	x1, x20
  409570:	mov	x0, x19
  409574:	bl	4035b0 <setenv@plt>
  409578:	cmp	w0, #0x0
  40957c:	cset	w0, eq  // eq = none
  409580:	ldp	x19, x20, [sp, #16]
  409584:	ldr	x21, [sp, #32]
  409588:	ldp	x29, x30, [sp], #48
  40958c:	ret
  409590:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409594:	add	x1, x1, #0x70
  409598:	add	x1, x1, #0x58
  40959c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4095a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4095a4:	add	x2, x2, #0x30
  4095a8:	add	x0, x0, #0xf78
  4095ac:	bl	419d28 <ferror@plt+0x15d98>
  4095b0:	mov	w0, #0x0                   	// #0
  4095b4:	ldp	x29, x30, [sp], #48
  4095b8:	ret
  4095bc:	nop
  4095c0:	cbz	x0, 409618 <ferror@plt+0x5688>
  4095c4:	stp	x29, x30, [sp, #-32]!
  4095c8:	mov	w1, #0x3d                  	// #61
  4095cc:	mov	x29, sp
  4095d0:	str	x19, [sp, #16]
  4095d4:	mov	x19, x0
  4095d8:	bl	403c40 <strchr@plt>
  4095dc:	cbz	x0, 409608 <ferror@plt+0x5678>
  4095e0:	ldr	x19, [sp, #16]
  4095e4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4095e8:	ldp	x29, x30, [sp], #32
  4095ec:	add	x1, x1, #0x70
  4095f0:	add	x1, x1, #0x68
  4095f4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4095f8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4095fc:	add	x2, x2, #0x48
  409600:	add	x0, x0, #0xf78
  409604:	b	419d28 <ferror@plt+0x15d98>
  409608:	mov	x0, x19
  40960c:	ldr	x19, [sp, #16]
  409610:	ldp	x29, x30, [sp], #32
  409614:	b	403d10 <unsetenv@plt>
  409618:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40961c:	add	x1, x1, #0x70
  409620:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409624:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409628:	add	x1, x1, #0x68
  40962c:	add	x2, x2, #0x30
  409630:	add	x0, x0, #0xf78
  409634:	b	419d28 <ferror@plt+0x15d98>
  409638:	stp	x29, x30, [sp, #-80]!
  40963c:	mov	x29, sp
  409640:	stp	x25, x26, [sp, #64]
  409644:	adrp	x25, 4ac000 <ferror@plt+0xa8070>
  409648:	ldr	x0, [x25, #2432]
  40964c:	stp	x21, x22, [sp, #32]
  409650:	stp	x23, x24, [sp, #48]
  409654:	bl	42a678 <ferror@plt+0x266e8>
  409658:	mov	w23, w0
  40965c:	add	w0, w0, #0x1
  409660:	mov	x1, #0x8                   	// #8
  409664:	sxtw	x0, w0
  409668:	bl	417ed8 <ferror@plt+0x13f48>
  40966c:	cmp	w23, #0x0
  409670:	mov	x22, x0
  409674:	b.le	409708 <ferror@plt+0x5778>
  409678:	sub	w23, w23, #0x1
  40967c:	add	x25, x25, #0x980
  409680:	add	x23, x23, #0x1
  409684:	mov	w26, #0x0                   	// #0
  409688:	stp	x19, x20, [sp, #16]
  40968c:	mov	x19, #0x0                   	// #0
  409690:	lsl	x23, x23, #3
  409694:	nop
  409698:	ldr	x0, [x25]
  40969c:	mov	w1, #0x3d                  	// #61
  4096a0:	sbfiz	x21, x26, #3, #32
  4096a4:	sxtw	x24, w26
  4096a8:	ldr	x20, [x0, x19]
  4096ac:	add	x19, x19, #0x8
  4096b0:	mov	x0, x20
  4096b4:	bl	403c40 <strchr@plt>
  4096b8:	mov	x2, x0
  4096bc:	add	x3, x22, x21
  4096c0:	mov	x0, x20
  4096c4:	sub	x1, x2, x20
  4096c8:	cbz	x2, 4096e0 <ferror@plt+0x5750>
  4096cc:	bl	427b18 <ferror@plt+0x23b88>
  4096d0:	add	x21, x21, #0x8
  4096d4:	add	w26, w26, #0x1
  4096d8:	add	x3, x22, x21
  4096dc:	str	x0, [x22, x24, lsl #3]
  4096e0:	cmp	x23, x19
  4096e4:	b.ne	409698 <ferror@plt+0x5708>  // b.any
  4096e8:	mov	x0, x22
  4096ec:	ldp	x19, x20, [sp, #16]
  4096f0:	ldp	x21, x22, [sp, #32]
  4096f4:	ldp	x23, x24, [sp, #48]
  4096f8:	ldp	x25, x26, [sp, #64]
  4096fc:	str	xzr, [x3]
  409700:	ldp	x29, x30, [sp], #80
  409704:	ret
  409708:	mov	x3, x0
  40970c:	mov	x0, x22
  409710:	ldp	x21, x22, [sp, #32]
  409714:	ldp	x23, x24, [sp, #48]
  409718:	ldp	x25, x26, [sp, #64]
  40971c:	str	xzr, [x3]
  409720:	ldp	x29, x30, [sp], #80
  409724:	ret
  409728:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40972c:	ldr	x0, [x0, #2432]
  409730:	b	429bd8 <ferror@plt+0x25c48>
  409734:	nop
  409738:	stp	x29, x30, [sp, #-96]!
  40973c:	mov	x29, sp
  409740:	stp	x19, x20, [sp, #16]
  409744:	mov	w20, w0
  409748:	stp	x21, x22, [sp, #32]
  40974c:	mov	x22, x2
  409750:	mov	x21, x3
  409754:	str	x23, [sp, #48]
  409758:	mov	w23, w1
  40975c:	cbnz	w0, 409788 <ferror@plt+0x57f8>
  409760:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  409764:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  409768:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40976c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409770:	add	x4, x4, #0xe8
  409774:	add	x3, x3, #0x230
  409778:	add	x1, x1, #0xf8
  40977c:	add	x0, x0, #0xf78
  409780:	mov	w2, #0x186                 	// #390
  409784:	bl	419d40 <ferror@plt+0x15db0>
  409788:	cbz	x22, 4097d8 <ferror@plt+0x5848>
  40978c:	mov	x0, #0x10                  	// #16
  409790:	bl	426140 <ferror@plt+0x221b0>
  409794:	ldp	x2, x3, [x21]
  409798:	stp	x2, x3, [sp, #64]
  40979c:	mov	x19, x0
  4097a0:	ldp	x2, x3, [x21, #16]
  4097a4:	add	x1, sp, #0x40
  4097a8:	mov	x0, x22
  4097ac:	stp	w20, w23, [x19]
  4097b0:	stp	x2, x3, [sp, #80]
  4097b4:	bl	427c08 <ferror@plt+0x23c78>
  4097b8:	mov	x1, x0
  4097bc:	str	x1, [x19, #8]
  4097c0:	mov	x0, x19
  4097c4:	ldp	x19, x20, [sp, #16]
  4097c8:	ldp	x21, x22, [sp, #32]
  4097cc:	ldr	x23, [sp, #48]
  4097d0:	ldp	x29, x30, [sp], #96
  4097d4:	ret
  4097d8:	adrp	x4, 44c000 <ferror@plt+0x48070>
  4097dc:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  4097e0:	add	x4, x4, #0xc28
  4097e4:	add	x3, x3, #0x230
  4097e8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4097ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4097f0:	add	x1, x1, #0xf8
  4097f4:	add	x0, x0, #0xf78
  4097f8:	mov	w2, #0x187                 	// #391
  4097fc:	bl	419d40 <ferror@plt+0x15db0>
  409800:	b	40978c <ferror@plt+0x57fc>
  409804:	nop
  409808:	stp	x29, x30, [sp, #-320]!
  40980c:	mov	x29, sp
  409810:	stp	x19, x20, [sp, #16]
  409814:	str	q0, [sp, #144]
  409818:	str	q1, [sp, #160]
  40981c:	str	q2, [sp, #176]
  409820:	str	q3, [sp, #192]
  409824:	str	q4, [sp, #208]
  409828:	str	q5, [sp, #224]
  40982c:	str	q6, [sp, #240]
  409830:	str	q7, [sp, #256]
  409834:	stp	x3, x4, [sp, #280]
  409838:	stp	x5, x6, [sp, #296]
  40983c:	str	x7, [sp, #312]
  409840:	cbz	x2, 409900 <ferror@plt+0x5970>
  409844:	stp	x21, x22, [sp, #32]
  409848:	mov	w21, w0
  40984c:	cbz	w0, 4098c8 <ferror@plt+0x5938>
  409850:	add	x0, sp, #0x140
  409854:	stp	x0, x0, [sp, #80]
  409858:	mov	w22, w1
  40985c:	mov	x20, x2
  409860:	add	x3, sp, #0x110
  409864:	mov	w1, #0xffffff80            	// #-128
  409868:	mov	w2, #0xffffffd8            	// #-40
  40986c:	str	x3, [sp, #96]
  409870:	mov	x0, #0x10                  	// #16
  409874:	stp	w2, w1, [sp, #104]
  409878:	ldp	x2, x3, [sp, #80]
  40987c:	stp	x2, x3, [sp, #112]
  409880:	ldp	x2, x3, [sp, #96]
  409884:	stp	x2, x3, [sp, #128]
  409888:	bl	426140 <ferror@plt+0x221b0>
  40988c:	mov	x19, x0
  409890:	ldp	x4, x5, [sp, #112]
  409894:	add	x1, sp, #0x30
  409898:	ldp	x2, x3, [sp, #128]
  40989c:	stp	w21, w22, [x19]
  4098a0:	mov	x0, x20
  4098a4:	stp	x4, x5, [sp, #48]
  4098a8:	stp	x2, x3, [sp, #64]
  4098ac:	bl	427c08 <ferror@plt+0x23c78>
  4098b0:	ldp	x21, x22, [sp, #32]
  4098b4:	str	x0, [x19, #8]
  4098b8:	mov	x0, x19
  4098bc:	ldp	x19, x20, [sp, #16]
  4098c0:	ldp	x29, x30, [sp], #320
  4098c4:	ret
  4098c8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4098cc:	add	x1, x1, #0x230
  4098d0:	add	x1, x1, #0x18
  4098d4:	mov	x19, #0x0                   	// #0
  4098d8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4098dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4098e0:	add	x2, x2, #0xe8
  4098e4:	add	x0, x0, #0xf78
  4098e8:	bl	419d28 <ferror@plt+0x15d98>
  4098ec:	mov	x0, x19
  4098f0:	ldp	x19, x20, [sp, #16]
  4098f4:	ldp	x21, x22, [sp, #32]
  4098f8:	ldp	x29, x30, [sp], #320
  4098fc:	ret
  409900:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409904:	add	x1, x1, #0x230
  409908:	add	x1, x1, #0x18
  40990c:	mov	x19, #0x0                   	// #0
  409910:	adrp	x2, 44c000 <ferror@plt+0x48070>
  409914:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409918:	add	x2, x2, #0xc28
  40991c:	add	x0, x0, #0xf78
  409920:	bl	419d28 <ferror@plt+0x15d98>
  409924:	mov	x0, x19
  409928:	ldp	x19, x20, [sp, #16]
  40992c:	ldp	x29, x30, [sp], #320
  409930:	ret
  409934:	nop
  409938:	stp	x29, x30, [sp, #-48]!
  40993c:	mov	x29, sp
  409940:	stp	x19, x20, [sp, #16]
  409944:	cbz	x2, 4099c4 <ferror@plt+0x5a34>
  409948:	stp	x21, x22, [sp, #32]
  40994c:	mov	w21, w0
  409950:	cbz	w0, 40998c <ferror@plt+0x59fc>
  409954:	mov	w22, w1
  409958:	mov	x20, x2
  40995c:	mov	x0, #0x10                  	// #16
  409960:	bl	426140 <ferror@plt+0x221b0>
  409964:	mov	x19, x0
  409968:	mov	x0, x20
  40996c:	stp	w21, w22, [x19]
  409970:	bl	427a88 <ferror@plt+0x23af8>
  409974:	ldp	x21, x22, [sp, #32]
  409978:	str	x0, [x19, #8]
  40997c:	mov	x0, x19
  409980:	ldp	x19, x20, [sp, #16]
  409984:	ldp	x29, x30, [sp], #48
  409988:	ret
  40998c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409990:	add	x1, x1, #0x230
  409994:	add	x1, x1, #0x28
  409998:	mov	x19, #0x0                   	// #0
  40999c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4099a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4099a4:	add	x2, x2, #0xe8
  4099a8:	add	x0, x0, #0xf78
  4099ac:	bl	419d28 <ferror@plt+0x15d98>
  4099b0:	mov	x0, x19
  4099b4:	ldp	x19, x20, [sp, #16]
  4099b8:	ldp	x21, x22, [sp, #32]
  4099bc:	ldp	x29, x30, [sp], #48
  4099c0:	ret
  4099c4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4099c8:	add	x1, x1, #0x230
  4099cc:	add	x1, x1, #0x28
  4099d0:	mov	x19, #0x0                   	// #0
  4099d4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4099d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4099dc:	add	x2, x2, #0x108
  4099e0:	add	x0, x0, #0xf78
  4099e4:	bl	419d28 <ferror@plt+0x15d98>
  4099e8:	mov	x0, x19
  4099ec:	ldp	x19, x20, [sp, #16]
  4099f0:	ldp	x29, x30, [sp], #48
  4099f4:	ret
  4099f8:	cbz	x0, 409a28 <ferror@plt+0x5a98>
  4099fc:	stp	x29, x30, [sp, #-32]!
  409a00:	mov	x29, sp
  409a04:	str	x19, [sp, #16]
  409a08:	mov	x19, x0
  409a0c:	ldr	x0, [x0, #8]
  409a10:	bl	417d40 <ferror@plt+0x13db0>
  409a14:	mov	x1, x19
  409a18:	mov	x0, #0x10                  	// #16
  409a1c:	ldr	x19, [sp, #16]
  409a20:	ldp	x29, x30, [sp], #32
  409a24:	b	426730 <ferror@plt+0x227a0>
  409a28:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409a2c:	add	x1, x1, #0x230
  409a30:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409a34:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409a38:	add	x1, x1, #0x40
  409a3c:	add	x2, x2, #0x118
  409a40:	add	x0, x0, #0xf78
  409a44:	b	419d28 <ferror@plt+0x15d98>
  409a48:	stp	x29, x30, [sp, #-32]!
  409a4c:	mov	x29, sp
  409a50:	stp	x19, x20, [sp, #16]
  409a54:	cbz	x0, 409b00 <ferror@plt+0x5b70>
  409a58:	mov	x19, x0
  409a5c:	ldr	w0, [x0]
  409a60:	cbz	w0, 409a9c <ferror@plt+0x5b0c>
  409a64:	ldr	x0, [x19, #8]
  409a68:	cbz	x0, 409ad0 <ferror@plt+0x5b40>
  409a6c:	mov	x0, #0x10                  	// #16
  409a70:	bl	426140 <ferror@plt+0x221b0>
  409a74:	ldp	x2, x3, [x19]
  409a78:	mov	x20, x0
  409a7c:	stp	x2, x3, [x0]
  409a80:	ldr	x0, [x19, #8]
  409a84:	bl	427a88 <ferror@plt+0x23af8>
  409a88:	str	x0, [x20, #8]
  409a8c:	mov	x0, x20
  409a90:	ldp	x19, x20, [sp, #16]
  409a94:	ldp	x29, x30, [sp], #32
  409a98:	ret
  409a9c:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  409aa0:	add	x3, x3, #0x230
  409aa4:	add	x3, x3, #0x60
  409aa8:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  409aac:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409ab0:	add	x4, x4, #0x128
  409ab4:	add	x1, x1, #0xf8
  409ab8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409abc:	mov	w2, #0x1f0                 	// #496
  409ac0:	add	x0, x0, #0xf78
  409ac4:	bl	419d40 <ferror@plt+0x15db0>
  409ac8:	ldr	x0, [x19, #8]
  409acc:	cbnz	x0, 409a6c <ferror@plt+0x5adc>
  409ad0:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  409ad4:	add	x3, x3, #0x230
  409ad8:	add	x3, x3, #0x60
  409adc:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  409ae0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409ae4:	add	x4, x4, #0x140
  409ae8:	add	x1, x1, #0xf8
  409aec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409af0:	mov	w2, #0x1f1                 	// #497
  409af4:	add	x0, x0, #0xf78
  409af8:	bl	419d40 <ferror@plt+0x15db0>
  409afc:	b	409a6c <ferror@plt+0x5adc>
  409b00:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409b04:	add	x1, x1, #0x230
  409b08:	add	x1, x1, #0x50
  409b0c:	mov	x20, #0x0                   	// #0
  409b10:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409b14:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409b18:	add	x2, x2, #0x118
  409b1c:	add	x0, x0, #0xf78
  409b20:	bl	419d28 <ferror@plt+0x15d98>
  409b24:	mov	x0, x20
  409b28:	ldp	x19, x20, [sp, #16]
  409b2c:	ldp	x29, x30, [sp], #32
  409b30:	ret
  409b34:	nop
  409b38:	mov	x3, x0
  409b3c:	mov	w0, #0x0                   	// #0
  409b40:	cbz	x3, 409b54 <ferror@plt+0x5bc4>
  409b44:	ldr	w4, [x3]
  409b48:	mov	w0, #0x0                   	// #0
  409b4c:	cmp	w4, w1
  409b50:	b.eq	409b58 <ferror@plt+0x5bc8>  // b.none
  409b54:	ret
  409b58:	ldr	w0, [x3, #4]
  409b5c:	cmp	w0, w2
  409b60:	cset	w0, eq  // eq = none
  409b64:	ret
  409b68:	stp	x29, x30, [sp, #-320]!
  409b6c:	mov	x29, sp
  409b70:	str	q0, [sp, #160]
  409b74:	str	q1, [sp, #176]
  409b78:	str	q2, [sp, #192]
  409b7c:	str	q3, [sp, #208]
  409b80:	str	q4, [sp, #224]
  409b84:	str	q5, [sp, #240]
  409b88:	str	q6, [sp, #256]
  409b8c:	str	q7, [sp, #272]
  409b90:	stp	x4, x5, [sp, #288]
  409b94:	stp	x6, x7, [sp, #304]
  409b98:	cbz	x0, 409c4c <ferror@plt+0x5cbc>
  409b9c:	stp	x21, x22, [sp, #32]
  409ba0:	mov	x21, x3
  409ba4:	add	x3, sp, #0x140
  409ba8:	stp	x3, x3, [sp, #96]
  409bac:	mov	w22, w1
  409bb0:	mov	w1, #0xffffffe0            	// #-32
  409bb4:	stp	x19, x20, [sp, #16]
  409bb8:	mov	x19, x0
  409bbc:	mov	w0, #0xffffff80            	// #-128
  409bc0:	str	x23, [sp, #48]
  409bc4:	mov	w23, w2
  409bc8:	add	x2, sp, #0x120
  409bcc:	str	x2, [sp, #112]
  409bd0:	stp	w1, w0, [sp, #120]
  409bd4:	ldp	x0, x1, [sp, #96]
  409bd8:	stp	x0, x1, [sp, #128]
  409bdc:	ldp	x0, x1, [sp, #112]
  409be0:	stp	x0, x1, [sp, #144]
  409be4:	cbz	w22, 409c54 <ferror@plt+0x5cc4>
  409be8:	cbz	x21, 409c9c <ferror@plt+0x5d0c>
  409bec:	mov	x0, #0x10                  	// #16
  409bf0:	bl	426140 <ferror@plt+0x221b0>
  409bf4:	ldp	x2, x3, [sp, #128]
  409bf8:	stp	x2, x3, [sp, #64]
  409bfc:	mov	x20, x0
  409c00:	ldp	x2, x3, [sp, #144]
  409c04:	add	x1, sp, #0x40
  409c08:	mov	x0, x21
  409c0c:	stp	w22, w23, [x20]
  409c10:	stp	x2, x3, [sp, #80]
  409c14:	bl	427c08 <ferror@plt+0x23c78>
  409c18:	str	x0, [x20, #8]
  409c1c:	ldr	x1, [x19]
  409c20:	mov	x3, x0
  409c24:	cbz	x1, 409c84 <ferror@plt+0x5cf4>
  409c28:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409c2c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409c30:	add	x2, x2, #0x158
  409c34:	add	x0, x0, #0xf78
  409c38:	mov	w1, #0x10                  	// #16
  409c3c:	bl	4199b8 <ferror@plt+0x15a28>
  409c40:	ldp	x19, x20, [sp, #16]
  409c44:	ldp	x21, x22, [sp, #32]
  409c48:	ldr	x23, [sp, #48]
  409c4c:	ldp	x29, x30, [sp], #320
  409c50:	ret
  409c54:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  409c58:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  409c5c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409c60:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409c64:	add	x4, x4, #0xe8
  409c68:	add	x3, x3, #0x230
  409c6c:	add	x1, x1, #0xf8
  409c70:	add	x0, x0, #0xf78
  409c74:	mov	w2, #0x186                 	// #390
  409c78:	bl	419d40 <ferror@plt+0x15db0>
  409c7c:	cbnz	x21, 409bec <ferror@plt+0x5c5c>
  409c80:	b	409c9c <ferror@plt+0x5d0c>
  409c84:	ldp	x21, x22, [sp, #32]
  409c88:	ldr	x23, [sp, #48]
  409c8c:	str	x20, [x19]
  409c90:	ldp	x19, x20, [sp, #16]
  409c94:	ldp	x29, x30, [sp], #320
  409c98:	ret
  409c9c:	adrp	x4, 44c000 <ferror@plt+0x48070>
  409ca0:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  409ca4:	add	x4, x4, #0xc28
  409ca8:	add	x3, x3, #0x230
  409cac:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409cb0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409cb4:	add	x1, x1, #0xf8
  409cb8:	add	x0, x0, #0xf78
  409cbc:	mov	w2, #0x187                 	// #391
  409cc0:	bl	419d40 <ferror@plt+0x15db0>
  409cc4:	b	409bec <ferror@plt+0x5c5c>
  409cc8:	cbz	x0, 409dac <ferror@plt+0x5e1c>
  409ccc:	stp	x29, x30, [sp, #-64]!
  409cd0:	mov	x29, sp
  409cd4:	stp	x19, x20, [sp, #16]
  409cd8:	mov	x19, x0
  409cdc:	stp	x21, x22, [sp, #32]
  409ce0:	mov	x21, x3
  409ce4:	cbz	x3, 409d84 <ferror@plt+0x5df4>
  409ce8:	mov	w22, w1
  409cec:	cbz	w1, 409d5c <ferror@plt+0x5dcc>
  409cf0:	mov	x0, #0x10                  	// #16
  409cf4:	str	x23, [sp, #48]
  409cf8:	mov	w23, w2
  409cfc:	bl	426140 <ferror@plt+0x221b0>
  409d00:	mov	x20, x0
  409d04:	mov	x0, x21
  409d08:	stp	w22, w23, [x20]
  409d0c:	bl	427a88 <ferror@plt+0x23af8>
  409d10:	ldr	x23, [sp, #48]
  409d14:	str	x0, [x20, #8]
  409d18:	ldr	x0, [x19]
  409d1c:	cbz	x0, 409d48 <ferror@plt+0x5db8>
  409d20:	ldr	x3, [x20, #8]
  409d24:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409d28:	ldp	x19, x20, [sp, #16]
  409d2c:	add	x2, x2, #0x158
  409d30:	ldp	x21, x22, [sp, #32]
  409d34:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409d38:	ldp	x29, x30, [sp], #64
  409d3c:	add	x0, x0, #0xf78
  409d40:	mov	w1, #0x10                  	// #16
  409d44:	b	4199b8 <ferror@plt+0x15a28>
  409d48:	ldp	x21, x22, [sp, #32]
  409d4c:	str	x20, [x19]
  409d50:	ldp	x19, x20, [sp, #16]
  409d54:	ldp	x29, x30, [sp], #64
  409d58:	ret
  409d5c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409d60:	add	x1, x1, #0x230
  409d64:	add	x1, x1, #0x28
  409d68:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409d6c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409d70:	add	x2, x2, #0xe8
  409d74:	add	x0, x0, #0xf78
  409d78:	mov	x20, #0x0                   	// #0
  409d7c:	bl	419d28 <ferror@plt+0x15d98>
  409d80:	b	409d18 <ferror@plt+0x5d88>
  409d84:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409d88:	add	x1, x1, #0x230
  409d8c:	add	x1, x1, #0x28
  409d90:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409d94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409d98:	add	x2, x2, #0x108
  409d9c:	add	x0, x0, #0xf78
  409da0:	mov	x20, #0x0                   	// #0
  409da4:	bl	419d28 <ferror@plt+0x15d98>
  409da8:	b	409d18 <ferror@plt+0x5d88>
  409dac:	ret
  409db0:	cbz	x1, 409de4 <ferror@plt+0x5e54>
  409db4:	cbz	x0, 409e04 <ferror@plt+0x5e74>
  409db8:	ldr	x2, [x0]
  409dbc:	cbz	x2, 409ddc <ferror@plt+0x5e4c>
  409dc0:	ldr	x3, [x1, #8]
  409dc4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409dc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409dcc:	add	x2, x2, #0x158
  409dd0:	add	x0, x0, #0xf78
  409dd4:	mov	w1, #0x10                  	// #16
  409dd8:	b	4199b8 <ferror@plt+0x15a28>
  409ddc:	str	x1, [x0]
  409de0:	ret
  409de4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  409de8:	add	x1, x1, #0x230
  409dec:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409df0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409df4:	add	x1, x1, #0x70
  409df8:	add	x2, x2, #0x220
  409dfc:	add	x0, x0, #0xf78
  409e00:	b	419d28 <ferror@plt+0x15d98>
  409e04:	stp	x29, x30, [sp, #-32]!
  409e08:	mov	x29, sp
  409e0c:	ldr	x0, [x1, #8]
  409e10:	str	x1, [sp, #24]
  409e14:	bl	417d40 <ferror@plt+0x13db0>
  409e18:	ldr	x1, [sp, #24]
  409e1c:	mov	x0, #0x10                  	// #16
  409e20:	ldp	x29, x30, [sp], #32
  409e24:	b	426730 <ferror@plt+0x227a0>
  409e28:	cbz	x0, 409e68 <ferror@plt+0x5ed8>
  409e2c:	stp	x29, x30, [sp, #-32]!
  409e30:	mov	x29, sp
  409e34:	stp	x19, x20, [sp, #16]
  409e38:	mov	x19, x0
  409e3c:	ldr	x20, [x0]
  409e40:	cbz	x20, 409e5c <ferror@plt+0x5ecc>
  409e44:	ldr	x0, [x20, #8]
  409e48:	bl	417d40 <ferror@plt+0x13db0>
  409e4c:	mov	x1, x20
  409e50:	mov	x0, #0x10                  	// #16
  409e54:	bl	426730 <ferror@plt+0x227a0>
  409e58:	str	xzr, [x19]
  409e5c:	ldp	x19, x20, [sp, #16]
  409e60:	ldp	x29, x30, [sp], #32
  409e64:	ret
  409e68:	ret
  409e6c:	nop
  409e70:	stp	x29, x30, [sp, #-320]!
  409e74:	mov	x29, sp
  409e78:	str	q0, [sp, #144]
  409e7c:	str	q1, [sp, #160]
  409e80:	str	q2, [sp, #176]
  409e84:	str	q3, [sp, #192]
  409e88:	str	q4, [sp, #208]
  409e8c:	str	q5, [sp, #224]
  409e90:	str	q6, [sp, #240]
  409e94:	str	q7, [sp, #256]
  409e98:	stp	x2, x3, [sp, #272]
  409e9c:	stp	x4, x5, [sp, #288]
  409ea0:	stp	x6, x7, [sp, #304]
  409ea4:	cbz	x0, 409f28 <ferror@plt+0x5f98>
  409ea8:	stp	x19, x20, [sp, #16]
  409eac:	ldr	x19, [x0]
  409eb0:	cbz	x19, 409f30 <ferror@plt+0x5fa0>
  409eb4:	add	x4, sp, #0x110
  409eb8:	add	x0, sp, #0x140
  409ebc:	mov	w3, #0xffffffd0            	// #-48
  409ec0:	mov	w2, #0xffffff80            	// #-128
  409ec4:	stp	x0, x0, [sp, #80]
  409ec8:	mov	x0, x1
  409ecc:	add	x1, sp, #0x30
  409ed0:	str	x4, [sp, #96]
  409ed4:	stp	w3, w2, [sp, #104]
  409ed8:	ldp	x4, x5, [sp, #80]
  409edc:	str	x21, [sp, #32]
  409ee0:	ldp	x2, x3, [sp, #96]
  409ee4:	stp	x4, x5, [sp, #48]
  409ee8:	stp	x2, x3, [sp, #64]
  409eec:	stp	x4, x5, [sp, #112]
  409ef0:	stp	x2, x3, [sp, #128]
  409ef4:	bl	427c08 <ferror@plt+0x23c78>
  409ef8:	mov	x2, #0x0                   	// #0
  409efc:	ldr	x21, [x19, #8]
  409f00:	mov	x20, x0
  409f04:	mov	x1, x21
  409f08:	bl	427cd8 <ferror@plt+0x23d48>
  409f0c:	str	x0, [x19, #8]
  409f10:	mov	x0, x21
  409f14:	bl	417d40 <ferror@plt+0x13db0>
  409f18:	mov	x0, x20
  409f1c:	bl	417d40 <ferror@plt+0x13db0>
  409f20:	ldp	x19, x20, [sp, #16]
  409f24:	ldr	x21, [sp, #32]
  409f28:	ldp	x29, x30, [sp], #320
  409f2c:	ret
  409f30:	ldp	x19, x20, [sp, #16]
  409f34:	ldp	x29, x30, [sp], #320
  409f38:	ret
  409f3c:	nop
  409f40:	stp	x29, x30, [sp, #-336]!
  409f44:	mov	x29, sp
  409f48:	stp	x19, x20, [sp, #16]
  409f4c:	mov	x19, x0
  409f50:	stp	x21, x22, [sp, #32]
  409f54:	mov	x21, x2
  409f58:	str	q0, [sp, #160]
  409f5c:	str	q1, [sp, #176]
  409f60:	str	q2, [sp, #192]
  409f64:	str	q3, [sp, #208]
  409f68:	str	q4, [sp, #224]
  409f6c:	str	q5, [sp, #240]
  409f70:	str	q6, [sp, #256]
  409f74:	str	q7, [sp, #272]
  409f78:	stp	x3, x4, [sp, #296]
  409f7c:	stp	x5, x6, [sp, #312]
  409f80:	str	x7, [sp, #328]
  409f84:	cbz	x1, 40a048 <ferror@plt+0x60b8>
  409f88:	cbz	x0, 40a07c <ferror@plt+0x60ec>
  409f8c:	ldr	x0, [x0]
  409f90:	cbz	x0, 409fc8 <ferror@plt+0x6038>
  409f94:	ldr	x3, [x1, #8]
  409f98:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  409f9c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  409fa0:	add	x2, x2, #0x158
  409fa4:	add	x0, x0, #0xf78
  409fa8:	mov	w1, #0x10                  	// #16
  409fac:	bl	4199b8 <ferror@plt+0x15a28>
  409fb0:	ldr	x22, [x19]
  409fb4:	cbnz	x22, 409fd0 <ferror@plt+0x6040>
  409fb8:	ldp	x19, x20, [sp, #16]
  409fbc:	ldp	x21, x22, [sp, #32]
  409fc0:	ldp	x29, x30, [sp], #336
  409fc4:	ret
  409fc8:	mov	x22, x1
  409fcc:	str	x1, [x19]
  409fd0:	add	x1, sp, #0x120
  409fd4:	add	x0, sp, #0x150
  409fd8:	mov	w3, #0xffffffd8            	// #-40
  409fdc:	mov	w2, #0xffffff80            	// #-128
  409fe0:	stp	x0, x0, [sp, #96]
  409fe4:	mov	x0, x21
  409fe8:	str	x1, [sp, #112]
  409fec:	add	x1, sp, #0x40
  409ff0:	stp	w3, w2, [sp, #120]
  409ff4:	ldp	x4, x5, [sp, #96]
  409ff8:	stp	x4, x5, [sp, #64]
  409ffc:	ldp	x2, x3, [sp, #112]
  40a000:	stp	x2, x3, [sp, #80]
  40a004:	stp	x4, x5, [sp, #128]
  40a008:	stp	x2, x3, [sp, #144]
  40a00c:	bl	427c08 <ferror@plt+0x23c78>
  40a010:	ldr	x20, [x22, #8]
  40a014:	mov	x2, #0x0                   	// #0
  40a018:	mov	x19, x0
  40a01c:	mov	x1, x20
  40a020:	bl	427cd8 <ferror@plt+0x23d48>
  40a024:	str	x0, [x22, #8]
  40a028:	mov	x0, x20
  40a02c:	bl	417d40 <ferror@plt+0x13db0>
  40a030:	mov	x0, x19
  40a034:	bl	417d40 <ferror@plt+0x13db0>
  40a038:	ldp	x19, x20, [sp, #16]
  40a03c:	ldp	x21, x22, [sp, #32]
  40a040:	ldp	x29, x30, [sp], #336
  40a044:	ret
  40a048:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40a04c:	add	x1, x1, #0x230
  40a050:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40a054:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40a058:	add	x1, x1, #0x70
  40a05c:	add	x2, x2, #0x220
  40a060:	add	x0, x0, #0xf78
  40a064:	bl	419d28 <ferror@plt+0x15d98>
  40a068:	cbnz	x19, 409fb0 <ferror@plt+0x6020>
  40a06c:	ldp	x19, x20, [sp, #16]
  40a070:	ldp	x21, x22, [sp, #32]
  40a074:	ldp	x29, x30, [sp], #336
  40a078:	ret
  40a07c:	ldr	x0, [x1, #8]
  40a080:	str	x1, [sp, #56]
  40a084:	bl	417d40 <ferror@plt+0x13db0>
  40a088:	ldr	x1, [sp, #56]
  40a08c:	mov	x0, #0x10                  	// #16
  40a090:	bl	426730 <ferror@plt+0x227a0>
  40a094:	ldp	x19, x20, [sp, #16]
  40a098:	ldp	x21, x22, [sp, #32]
  40a09c:	ldp	x29, x30, [sp], #336
  40a0a0:	ret
  40a0a4:	nop
  40a0a8:	mov	w1, w2
  40a0ac:	b	403f20 <mkdir@plt>
  40a0b0:	b	4037b0 <open@plt>
  40a0b4:	nop
  40a0b8:	stp	x29, x30, [sp, #-144]!
  40a0bc:	mov	x29, sp
  40a0c0:	stp	x19, x20, [sp, #16]
  40a0c4:	mov	x19, x1
  40a0c8:	mov	x20, x0
  40a0cc:	stp	x23, x24, [sp, #48]
  40a0d0:	mov	w24, #0x0                   	// #0
  40a0d4:	stp	x25, x26, [sp, #64]
  40a0d8:	mov	x25, x3
  40a0dc:	str	x2, [sp, #120]
  40a0e0:	bl	4034d0 <strlen@plt>
  40a0e4:	str	w0, [sp, #136]
  40a0e8:	mov	x0, #0x0                   	// #0
  40a0ec:	bl	42aef0 <ferror@plt+0x26f60>
  40a0f0:	str	x0, [sp, #112]
  40a0f4:	cbz	x25, 40a100 <ferror@plt+0x6170>
  40a0f8:	ldr	x19, [x25]
  40a0fc:	mov	w24, #0x1                   	// #1
  40a100:	cbz	x19, 40a2f8 <ferror@plt+0x6368>
  40a104:	mov	w0, #0x1                   	// #1
  40a108:	stp	x21, x22, [sp, #32]
  40a10c:	mov	x21, #0x0                   	// #0
  40a110:	stp	x27, x28, [sp, #80]
  40a114:	ldrsw	x28, [sp, #136]
  40a118:	str	w0, [sp, #108]
  40a11c:	str	xzr, [sp, #128]
  40a120:	str	wzr, [sp, #140]
  40a124:	cbz	x25, 40a17c <ferror@plt+0x61ec>
  40a128:	ldr	x22, [x25, w24, sxtw #3]
  40a12c:	add	w24, w24, #0x1
  40a130:	ldrb	w0, [x19]
  40a134:	cbz	w0, 40a170 <ferror@plt+0x61e0>
  40a138:	ldr	w0, [sp, #136]
  40a13c:	cbnz	w0, 40a1b0 <ferror@plt+0x6220>
  40a140:	mov	x0, x19
  40a144:	bl	4034d0 <strlen@plt>
  40a148:	add	x27, x19, x0
  40a14c:	cmp	x27, x19
  40a150:	b.eq	40a170 <ferror@plt+0x61e0>  // b.none
  40a154:	ldr	w0, [sp, #108]
  40a158:	cbz	w0, 40a1a0 <ferror@plt+0x6210>
  40a15c:	ldr	x0, [sp, #112]
  40a160:	sub	x2, x27, x19
  40a164:	mov	x1, x19
  40a168:	str	wzr, [sp, #108]
  40a16c:	bl	42b388 <ferror@plt+0x273f8>
  40a170:	cbz	x22, 40a2a0 <ferror@plt+0x6310>
  40a174:	mov	x19, x22
  40a178:	cbnz	x25, 40a128 <ferror@plt+0x6198>
  40a17c:	ldr	x2, [sp, #120]
  40a180:	ldr	w1, [x2, #24]
  40a184:	ldr	x0, [x2]
  40a188:	tbnz	w1, #31, 40a278 <ferror@plt+0x62e8>
  40a18c:	add	x1, x0, #0xf
  40a190:	and	x1, x1, #0xfffffffffffffff8
  40a194:	str	x1, [x2]
  40a198:	ldr	x22, [x0]
  40a19c:	b	40a130 <ferror@plt+0x61a0>
  40a1a0:	ldr	x0, [sp, #112]
  40a1a4:	mov	x1, x20
  40a1a8:	bl	42b150 <ferror@plt+0x271c0>
  40a1ac:	b	40a15c <ferror@plt+0x61cc>
  40a1b0:	mov	x21, x19
  40a1b4:	nop
  40a1b8:	mov	x0, x21
  40a1bc:	mov	x2, x28
  40a1c0:	mov	x1, x20
  40a1c4:	mov	x23, x21
  40a1c8:	bl	403830 <strncmp@plt>
  40a1cc:	add	x21, x21, x28
  40a1d0:	cbz	w0, 40a1b8 <ferror@plt+0x6228>
  40a1d4:	mov	x0, x23
  40a1d8:	bl	4034d0 <strlen@plt>
  40a1dc:	add	x27, x23, x0
  40a1e0:	b	40a1fc <ferror@plt+0x626c>
  40a1e4:	mov	x2, x28
  40a1e8:	mov	x1, x20
  40a1ec:	mov	x0, x26
  40a1f0:	bl	403830 <strncmp@plt>
  40a1f4:	cbnz	w0, 40a208 <ferror@plt+0x6278>
  40a1f8:	mov	x27, x26
  40a1fc:	sub	x26, x27, x28
  40a200:	cmp	x27, x21
  40a204:	b.cs	40a1e4 <ferror@plt+0x6254>  // b.hs, b.nlast
  40a208:	add	x0, x19, x28
  40a20c:	mov	x21, x27
  40a210:	str	x0, [sp, #96]
  40a214:	b	40a230 <ferror@plt+0x62a0>
  40a218:	mov	x2, x28
  40a21c:	mov	x1, x20
  40a220:	mov	x0, x26
  40a224:	bl	403830 <strncmp@plt>
  40a228:	cbnz	w0, 40a240 <ferror@plt+0x62b0>
  40a22c:	mov	x21, x26
  40a230:	ldr	x0, [sp, #96]
  40a234:	sub	x26, x21, x28
  40a238:	cmp	x21, x0
  40a23c:	b.cs	40a218 <ferror@plt+0x6288>  // b.hs, b.nlast
  40a240:	ldr	w0, [sp, #140]
  40a244:	cbnz	w0, 40a2d4 <ferror@plt+0x6344>
  40a248:	ldr	x0, [sp, #128]
  40a24c:	cmp	x21, x23
  40a250:	sub	x2, x23, x19
  40a254:	mov	x1, x19
  40a258:	csel	x0, x0, x19, hi  // hi = pmore
  40a25c:	str	x0, [sp, #128]
  40a260:	ldr	x0, [sp, #112]
  40a264:	mov	x19, x23
  40a268:	bl	42b388 <ferror@plt+0x273f8>
  40a26c:	mov	w0, #0x1                   	// #1
  40a270:	str	w0, [sp, #140]
  40a274:	b	40a14c <ferror@plt+0x61bc>
  40a278:	mov	x3, x2
  40a27c:	add	w2, w1, #0x8
  40a280:	cmp	w2, #0x0
  40a284:	str	w2, [x3, #24]
  40a288:	b.le	40a314 <ferror@plt+0x6384>
  40a28c:	add	x1, x0, #0xf
  40a290:	and	x1, x1, #0xfffffffffffffff8
  40a294:	str	x1, [x3]
  40a298:	ldr	x22, [x0]
  40a29c:	b	40a130 <ferror@plt+0x61a0>
  40a2a0:	ldr	x19, [sp, #128]
  40a2a4:	cbz	x19, 40a2e0 <ferror@plt+0x6350>
  40a2a8:	ldr	x0, [sp, #112]
  40a2ac:	mov	w1, #0x1                   	// #1
  40a2b0:	bl	42a758 <ferror@plt+0x267c8>
  40a2b4:	mov	x0, x19
  40a2b8:	ldp	x19, x20, [sp, #16]
  40a2bc:	ldp	x21, x22, [sp, #32]
  40a2c0:	ldp	x23, x24, [sp, #48]
  40a2c4:	ldp	x25, x26, [sp, #64]
  40a2c8:	ldp	x27, x28, [sp, #80]
  40a2cc:	ldp	x29, x30, [sp], #144
  40a2d0:	b	427a88 <ferror@plt+0x23af8>
  40a2d4:	mov	x19, x23
  40a2d8:	str	xzr, [sp, #128]
  40a2dc:	b	40a14c <ferror@plt+0x61bc>
  40a2e0:	cbz	x21, 40a324 <ferror@plt+0x6394>
  40a2e4:	ldr	x0, [sp, #112]
  40a2e8:	mov	x1, x21
  40a2ec:	bl	42b150 <ferror@plt+0x271c0>
  40a2f0:	ldp	x21, x22, [sp, #32]
  40a2f4:	ldp	x27, x28, [sp, #80]
  40a2f8:	mov	w1, #0x0                   	// #0
  40a2fc:	ldp	x19, x20, [sp, #16]
  40a300:	ldp	x23, x24, [sp, #48]
  40a304:	ldp	x25, x26, [sp, #64]
  40a308:	ldr	x0, [sp, #112]
  40a30c:	ldp	x29, x30, [sp], #144
  40a310:	b	42a758 <ferror@plt+0x267c8>
  40a314:	ldr	x0, [x3, #8]
  40a318:	add	x0, x0, w1, sxtw
  40a31c:	ldr	x22, [x0]
  40a320:	b	40a130 <ferror@plt+0x61a0>
  40a324:	ldp	x19, x20, [sp, #16]
  40a328:	mov	w1, #0x0                   	// #0
  40a32c:	ldp	x21, x22, [sp, #32]
  40a330:	ldp	x23, x24, [sp, #48]
  40a334:	ldp	x25, x26, [sp, #64]
  40a338:	ldp	x27, x28, [sp, #80]
  40a33c:	ldr	x0, [sp, #112]
  40a340:	ldp	x29, x30, [sp], #144
  40a344:	b	42a758 <ferror@plt+0x267c8>
  40a348:	stp	x29, x30, [sp, #-96]!
  40a34c:	mov	x29, sp
  40a350:	cbz	x0, 40a4ec <ferror@plt+0x655c>
  40a354:	stp	x21, x22, [sp, #32]
  40a358:	adrp	x21, 44e000 <ferror@plt+0x4a070>
  40a35c:	add	x21, x21, #0x2b8
  40a360:	stp	x19, x20, [sp, #16]
  40a364:	mov	w20, w1
  40a368:	mov	x19, x0
  40a36c:	mov	x1, x21
  40a370:	stp	x25, x26, [sp, #64]
  40a374:	bl	42a288 <ferror@plt+0x262f8>
  40a378:	mov	x25, x0
  40a37c:	cbz	x0, 40a514 <ferror@plt+0x6584>
  40a380:	mov	x1, x21
  40a384:	mov	x2, #0x6                   	// #6
  40a388:	bl	403830 <strncmp@plt>
  40a38c:	cbnz	w0, 40a514 <ferror@plt+0x6584>
  40a390:	add	x0, sp, #0x50
  40a394:	stp	x23, x24, [sp, #48]
  40a398:	bl	413398 <ferror@plt+0xf408>
  40a39c:	ldp	x2, x0, [sp, #80]
  40a3a0:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  40a3a4:	mov	x26, #0x8e39                	// #36409
  40a3a8:	adrp	x23, 44e000 <ferror@plt+0x4a070>
  40a3ac:	ldr	w24, [x1, #2632]
  40a3b0:	movk	x26, #0x38e3, lsl #16
  40a3b4:	add	x23, x23, #0x690
  40a3b8:	movk	x26, #0xe38e, lsl #32
  40a3bc:	add	x23, x23, #0x10
  40a3c0:	movk	x26, #0xe38, lsl #48
  40a3c4:	eor	x0, x0, x2
  40a3c8:	add	w2, w24, #0x1
  40a3cc:	add	x24, x0, w24, sxtw
  40a3d0:	mov	x21, #0x1e61                	// #7777
  40a3d4:	add	x22, x24, #0xbd, lsl #12
  40a3d8:	str	w2, [x1, #2632]
  40a3dc:	add	x22, x22, #0xde4
  40a3e0:	b	40a3fc <ferror@plt+0x646c>
  40a3e4:	bl	403e80 <__errno_location@plt>
  40a3e8:	ldr	w0, [x0]
  40a3ec:	cmp	w0, #0x11
  40a3f0:	b.ne	40a4d0 <ferror@plt+0x6540>  // b.any
  40a3f4:	cmp	x24, x22
  40a3f8:	b.eq	40a4d0 <ferror@plt+0x6540>  // b.none
  40a3fc:	smulh	x4, x24, x26
  40a400:	mov	w1, w20
  40a404:	mov	x0, x19
  40a408:	asr	x4, x4, #1
  40a40c:	sub	x4, x4, x24, asr #63
  40a410:	add	x3, x4, x4, lsl #3
  40a414:	smulh	x2, x4, x26
  40a418:	sub	x3, x24, x3, lsl #2
  40a41c:	add	x24, x24, x21
  40a420:	asr	x2, x2, #1
  40a424:	sub	x2, x2, x4, asr #63
  40a428:	ldrb	w3, [x23, x3]
  40a42c:	strb	w3, [x25]
  40a430:	add	x5, x2, x2, lsl #3
  40a434:	smulh	x3, x2, x26
  40a438:	sub	x4, x4, x5, lsl #2
  40a43c:	asr	x3, x3, #1
  40a440:	sub	x3, x3, x2, asr #63
  40a444:	ldrb	w4, [x23, x4]
  40a448:	strb	w4, [x25, #1]
  40a44c:	add	x5, x3, x3, lsl #3
  40a450:	smulh	x4, x3, x26
  40a454:	sub	x2, x2, x5, lsl #2
  40a458:	asr	x4, x4, #1
  40a45c:	sub	x4, x4, x3, asr #63
  40a460:	ldrb	w2, [x23, x2]
  40a464:	strb	w2, [x25, #2]
  40a468:	add	x5, x4, x4, lsl #3
  40a46c:	smulh	x2, x4, x26
  40a470:	sub	x5, x3, x5, lsl #2
  40a474:	asr	x2, x2, #1
  40a478:	sub	x3, x2, x4, asr #63
  40a47c:	ldrb	w2, [x23, x5]
  40a480:	strb	w2, [x25, #3]
  40a484:	add	x5, x3, x3, lsl #3
  40a488:	smulh	x2, x3, x26
  40a48c:	sub	x4, x4, x5, lsl #2
  40a490:	asr	x2, x2, #1
  40a494:	sub	x2, x2, x3, asr #63
  40a498:	ldrb	w4, [x23, x4]
  40a49c:	strb	w4, [x25, #4]
  40a4a0:	add	x2, x2, x2, lsl #3
  40a4a4:	sub	x2, x3, x2, lsl #2
  40a4a8:	ldrb	w2, [x23, x2]
  40a4ac:	strb	w2, [x25, #5]
  40a4b0:	bl	403f20 <mkdir@plt>
  40a4b4:	tbnz	w0, #31, 40a3e4 <ferror@plt+0x6454>
  40a4b8:	ldp	x19, x20, [sp, #16]
  40a4bc:	ldp	x21, x22, [sp, #32]
  40a4c0:	ldp	x23, x24, [sp, #48]
  40a4c4:	ldp	x25, x26, [sp, #64]
  40a4c8:	ldp	x29, x30, [sp], #96
  40a4cc:	ret
  40a4d0:	mov	w0, #0xffffffff            	// #-1
  40a4d4:	ldp	x19, x20, [sp, #16]
  40a4d8:	ldp	x21, x22, [sp, #32]
  40a4dc:	ldp	x23, x24, [sp, #48]
  40a4e0:	ldp	x25, x26, [sp, #64]
  40a4e4:	ldp	x29, x30, [sp], #96
  40a4e8:	ret
  40a4ec:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40a4f0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40a4f4:	add	x2, x2, #0x2c0
  40a4f8:	add	x1, x1, #0x690
  40a4fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40a500:	add	x0, x0, #0xf78
  40a504:	bl	419d28 <ferror@plt+0x15d98>
  40a508:	mov	w0, #0xffffffff            	// #-1
  40a50c:	ldp	x29, x30, [sp], #96
  40a510:	ret
  40a514:	bl	403e80 <__errno_location@plt>
  40a518:	mov	x1, x0
  40a51c:	mov	w2, #0x16                  	// #22
  40a520:	mov	w0, #0xffffffff            	// #-1
  40a524:	ldp	x19, x20, [sp, #16]
  40a528:	ldp	x21, x22, [sp, #32]
  40a52c:	ldp	x25, x26, [sp, #64]
  40a530:	str	w2, [x1]
  40a534:	b	40a4c8 <ferror@plt+0x6538>
  40a538:	stp	x29, x30, [sp, #-112]!
  40a53c:	mov	x29, sp
  40a540:	cbz	x0, 40a6d8 <ferror@plt+0x6748>
  40a544:	stp	x21, x22, [sp, #32]
  40a548:	adrp	x22, 44e000 <ferror@plt+0x4a070>
  40a54c:	add	x22, x22, #0x2b8
  40a550:	mov	w21, w2
  40a554:	stp	x19, x20, [sp, #16]
  40a558:	mov	w20, w1
  40a55c:	mov	x19, x0
  40a560:	mov	x1, x22
  40a564:	stp	x25, x26, [sp, #64]
  40a568:	bl	42a288 <ferror@plt+0x262f8>
  40a56c:	mov	x26, x0
  40a570:	cbz	x0, 40a700 <ferror@plt+0x6770>
  40a574:	mov	x1, x22
  40a578:	mov	x2, #0x6                   	// #6
  40a57c:	bl	403830 <strncmp@plt>
  40a580:	cbnz	w0, 40a700 <ferror@plt+0x6770>
  40a584:	add	x0, sp, #0x60
  40a588:	stp	x23, x24, [sp, #48]
  40a58c:	adrp	x24, 44e000 <ferror@plt+0x4a070>
  40a590:	str	x27, [sp, #80]
  40a594:	bl	413398 <ferror@plt+0xf408>
  40a598:	ldp	x2, x0, [sp, #96]
  40a59c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  40a5a0:	mov	x27, #0x8e39                	// #36409
  40a5a4:	add	x24, x24, #0x690
  40a5a8:	ldr	w25, [x1, #2632]
  40a5ac:	movk	x27, #0x38e3, lsl #16
  40a5b0:	movk	x27, #0xe38e, lsl #32
  40a5b4:	add	x24, x24, #0x10
  40a5b8:	mov	x22, #0x1e61                	// #7777
  40a5bc:	movk	x27, #0xe38, lsl #48
  40a5c0:	eor	x0, x0, x2
  40a5c4:	add	w2, w25, #0x1
  40a5c8:	add	x25, x0, w25, sxtw
  40a5cc:	str	w2, [x1, #2632]
  40a5d0:	add	x23, x25, #0xbd, lsl #12
  40a5d4:	add	x23, x23, #0xde4
  40a5d8:	b	40a5f4 <ferror@plt+0x6664>
  40a5dc:	bl	403e80 <__errno_location@plt>
  40a5e0:	ldr	w0, [x0]
  40a5e4:	cmp	w0, #0x11
  40a5e8:	b.ne	40a6d0 <ferror@plt+0x6740>  // b.any
  40a5ec:	cmp	x25, x23
  40a5f0:	b.eq	40a6d0 <ferror@plt+0x6740>  // b.none
  40a5f4:	smulh	x5, x25, x27
  40a5f8:	mov	w2, w21
  40a5fc:	mov	w1, w20
  40a600:	mov	x0, x19
  40a604:	asr	x5, x5, #1
  40a608:	sub	x5, x5, x25, asr #63
  40a60c:	add	x4, x5, x5, lsl #3
  40a610:	smulh	x3, x5, x27
  40a614:	sub	x4, x25, x4, lsl #2
  40a618:	add	x25, x25, x22
  40a61c:	asr	x3, x3, #1
  40a620:	sub	x3, x3, x5, asr #63
  40a624:	ldrb	w4, [x24, x4]
  40a628:	strb	w4, [x26]
  40a62c:	add	x6, x3, x3, lsl #3
  40a630:	smulh	x4, x3, x27
  40a634:	sub	x5, x5, x6, lsl #2
  40a638:	asr	x4, x4, #1
  40a63c:	sub	x4, x4, x3, asr #63
  40a640:	ldrb	w5, [x24, x5]
  40a644:	strb	w5, [x26, #1]
  40a648:	add	x6, x4, x4, lsl #3
  40a64c:	smulh	x5, x4, x27
  40a650:	sub	x3, x3, x6, lsl #2
  40a654:	asr	x5, x5, #1
  40a658:	sub	x5, x5, x4, asr #63
  40a65c:	ldrb	w3, [x24, x3]
  40a660:	strb	w3, [x26, #2]
  40a664:	add	x6, x5, x5, lsl #3
  40a668:	smulh	x3, x5, x27
  40a66c:	sub	x6, x4, x6, lsl #2
  40a670:	asr	x3, x3, #1
  40a674:	sub	x4, x3, x5, asr #63
  40a678:	ldrb	w3, [x24, x6]
  40a67c:	strb	w3, [x26, #3]
  40a680:	add	x6, x4, x4, lsl #3
  40a684:	smulh	x3, x4, x27
  40a688:	sub	x5, x5, x6, lsl #2
  40a68c:	asr	x3, x3, #1
  40a690:	sub	x3, x3, x4, asr #63
  40a694:	ldrb	w5, [x24, x5]
  40a698:	strb	w5, [x26, #4]
  40a69c:	add	x3, x3, x3, lsl #3
  40a6a0:	sub	x3, x4, x3, lsl #2
  40a6a4:	ldrb	w3, [x24, x3]
  40a6a8:	strb	w3, [x26, #5]
  40a6ac:	bl	4037b0 <open@plt>
  40a6b0:	tbnz	w0, #31, 40a5dc <ferror@plt+0x664c>
  40a6b4:	ldp	x19, x20, [sp, #16]
  40a6b8:	ldp	x21, x22, [sp, #32]
  40a6bc:	ldp	x23, x24, [sp, #48]
  40a6c0:	ldp	x25, x26, [sp, #64]
  40a6c4:	ldr	x27, [sp, #80]
  40a6c8:	ldp	x29, x30, [sp], #112
  40a6cc:	ret
  40a6d0:	mov	w0, #0xffffffff            	// #-1
  40a6d4:	b	40a6b4 <ferror@plt+0x6724>
  40a6d8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40a6dc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40a6e0:	add	x2, x2, #0x2c0
  40a6e4:	add	x1, x1, #0x690
  40a6e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40a6ec:	add	x0, x0, #0xf78
  40a6f0:	bl	419d28 <ferror@plt+0x15d98>
  40a6f4:	mov	w0, #0xffffffff            	// #-1
  40a6f8:	ldp	x29, x30, [sp], #112
  40a6fc:	ret
  40a700:	bl	403e80 <__errno_location@plt>
  40a704:	mov	x1, x0
  40a708:	mov	w2, #0x16                  	// #22
  40a70c:	mov	w0, #0xffffffff            	// #-1
  40a710:	ldp	x19, x20, [sp, #16]
  40a714:	ldp	x21, x22, [sp, #32]
  40a718:	ldp	x25, x26, [sp, #64]
  40a71c:	str	w2, [x1]
  40a720:	b	40a6c8 <ferror@plt+0x6738>
  40a724:	nop
  40a728:	stp	x29, x30, [sp, #-48]!
  40a72c:	mov	x29, sp
  40a730:	stp	x19, x20, [sp, #16]
  40a734:	mov	x20, x2
  40a738:	mov	x19, x1
  40a73c:	stp	x21, x22, [sp, #32]
  40a740:	mov	x22, x0
  40a744:	bl	403e80 <__errno_location@plt>
  40a748:	mov	x1, x0
  40a74c:	mov	x0, x19
  40a750:	ldr	w19, [x1]
  40a754:	bl	444fc8 <ferror@plt+0x41038>
  40a758:	mov	x21, x0
  40a75c:	mov	w0, w19
  40a760:	bl	4283c8 <ferror@plt+0x24438>
  40a764:	mov	x1, x21
  40a768:	mov	x2, x0
  40a76c:	mov	x0, x20
  40a770:	bl	427c48 <ferror@plt+0x23cb8>
  40a774:	mov	x20, x0
  40a778:	mov	x0, x21
  40a77c:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  40a780:	add	x21, x21, #0xa48
  40a784:	bl	417d40 <ferror@plt+0x13db0>
  40a788:	ldr	w1, [x21, #4]
  40a78c:	cbnz	w1, 40a7a4 <ferror@plt+0x6814>
  40a790:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40a794:	add	x0, x0, #0x2d0
  40a798:	bl	421a88 <ferror@plt+0x1daf8>
  40a79c:	mov	w1, w0
  40a7a0:	str	w0, [x21, #4]
  40a7a4:	sub	w19, w19, #0x1
  40a7a8:	mov	w2, #0x18                  	// #24
  40a7ac:	cmp	w19, #0x27
  40a7b0:	b.hi	40a7c4 <ferror@plt+0x6834>  // b.pmore
  40a7b4:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40a7b8:	add	x0, x0, #0x690
  40a7bc:	add	x0, x0, #0x38
  40a7c0:	ldrb	w2, [x0, w19, uxtw]
  40a7c4:	mov	x0, x22
  40a7c8:	mov	x3, x20
  40a7cc:	bl	409cc8 <ferror@plt+0x5d38>
  40a7d0:	mov	x0, x20
  40a7d4:	ldp	x19, x20, [sp, #16]
  40a7d8:	ldp	x21, x22, [sp, #32]
  40a7dc:	ldp	x29, x30, [sp], #48
  40a7e0:	b	417d40 <ferror@plt+0x13db0>
  40a7e4:	nop
  40a7e8:	mov	x12, #0x1090                	// #4240
  40a7ec:	sub	sp, sp, x12
  40a7f0:	stp	x29, x30, [sp]
  40a7f4:	mov	x29, sp
  40a7f8:	stp	x19, x20, [sp, #16]
  40a7fc:	stp	x21, x22, [sp, #32]
  40a800:	stp	x23, x24, [sp, #48]
  40a804:	stp	x25, x26, [sp, #64]
  40a808:	stp	x27, x28, [sp, #80]
  40a80c:	stp	x0, x4, [sp, #104]
  40a810:	stp	x2, x3, [sp, #128]
  40a814:	cbz	x1, 40a978 <ferror@plt+0x69e8>
  40a818:	mov	x21, x1
  40a81c:	mov	x27, #0x0                   	// #0
  40a820:	mov	x23, #0x0                   	// #0
  40a824:	mov	x26, #0x0                   	// #0
  40a828:	mov	x24, #0x1000                	// #4096
  40a82c:	mov	x0, x21
  40a830:	bl	403a80 <feof@plt>
  40a834:	mov	w22, w0
  40a838:	cbnz	w0, 40a9a4 <ferror@plt+0x6a14>
  40a83c:	mov	x3, x21
  40a840:	mov	x2, #0x1000                	// #4096
  40a844:	mov	x1, #0x1                   	// #1
  40a848:	add	x0, sp, #0x90
  40a84c:	bl	403b60 <fread@plt>
  40a850:	mov	x20, x0
  40a854:	bl	403e80 <__errno_location@plt>
  40a858:	ldr	w0, [x0]
  40a85c:	adds	x25, x23, x20
  40a860:	str	w0, [sp, #124]
  40a864:	add	x19, x25, #0x1
  40a868:	cset	x28, cs  // cs = hs, nlast
  40a86c:	cmp	x27, x19
  40a870:	b.cs	40a89c <ferror@plt+0x690c>  // b.hs, b.nlast
  40a874:	nop
  40a878:	cbz	x26, 40a8c4 <ferror@plt+0x6934>
  40a87c:	lsl	x27, x27, #1
  40a880:	mov	x0, x26
  40a884:	mov	x1, x27
  40a888:	bl	417df0 <ferror@plt+0x13e60>
  40a88c:	cbz	x0, 40a8e0 <ferror@plt+0x6950>
  40a890:	mov	x26, x0
  40a894:	cmp	x27, x19
  40a898:	b.cc	40a878 <ferror@plt+0x68e8>  // b.lo, b.ul, b.last
  40a89c:	mov	x0, x21
  40a8a0:	bl	403f90 <ferror@plt>
  40a8a4:	cbnz	w0, 40aa10 <ferror@plt+0x6a80>
  40a8a8:	mov	x2, x20
  40a8ac:	add	x0, x26, x23
  40a8b0:	add	x1, sp, #0x90
  40a8b4:	bl	403460 <memcpy@plt>
  40a8b8:	cbnz	x28, 40a9d4 <ferror@plt+0x6a44>
  40a8bc:	mov	x23, x25
  40a8c0:	b	40a82c <ferror@plt+0x689c>
  40a8c4:	add	x27, x20, #0x1
  40a8c8:	mov	x0, #0x0                   	// #0
  40a8cc:	cmp	x27, #0x1, lsl #12
  40a8d0:	csel	x27, x27, x24, ls  // ls = plast
  40a8d4:	mov	x1, x27
  40a8d8:	bl	417df0 <ferror@plt+0x13e60>
  40a8dc:	cbnz	x0, 40a890 <ferror@plt+0x6900>
  40a8e0:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40a8e4:	add	x20, x20, #0xa48
  40a8e8:	ldr	w19, [x20, #4]
  40a8ec:	cbz	w19, 40a960 <ferror@plt+0x69d0>
  40a8f0:	mov	x3, x27
  40a8f4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40a8f8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40a8fc:	add	x2, x2, #0x308
  40a900:	add	x1, x1, #0x338
  40a904:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40a908:	add	x0, x0, #0x368
  40a90c:	bl	40c5b8 <ferror@plt+0x8628>
  40a910:	mov	x3, x0
  40a914:	mov	x4, x27
  40a918:	ldp	x5, x0, [sp, #104]
  40a91c:	mov	w1, w19
  40a920:	mov	w2, #0xd                   	// #13
  40a924:	bl	409b68 <ferror@plt+0x5bd8>
  40a928:	mov	x0, x26
  40a92c:	bl	417d40 <ferror@plt+0x13db0>
  40a930:	mov	x0, x21
  40a934:	bl	403740 <fclose@plt>
  40a938:	mov	w0, w22
  40a93c:	mov	x12, #0x1090                	// #4240
  40a940:	ldp	x29, x30, [sp]
  40a944:	ldp	x19, x20, [sp, #16]
  40a948:	ldp	x21, x22, [sp, #32]
  40a94c:	ldp	x23, x24, [sp, #48]
  40a950:	ldp	x25, x26, [sp, #64]
  40a954:	ldp	x27, x28, [sp, #80]
  40a958:	add	sp, sp, x12
  40a95c:	ret
  40a960:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40a964:	add	x0, x0, #0x2d0
  40a968:	bl	421a88 <ferror@plt+0x1daf8>
  40a96c:	mov	w19, w0
  40a970:	str	w0, [x20, #4]
  40a974:	b	40a8f0 <ferror@plt+0x6960>
  40a978:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40a97c:	add	x3, x3, #0x690
  40a980:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  40a984:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40a988:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40a98c:	add	x3, x3, #0x60
  40a990:	add	x4, x4, #0x2e8
  40a994:	add	x1, x1, #0x2f8
  40a998:	add	x0, x0, #0xf78
  40a99c:	mov	w2, #0x288                 	// #648
  40a9a0:	bl	430e98 <ferror@plt+0x2cf08>
  40a9a4:	mov	x0, x21
  40a9a8:	bl	403740 <fclose@plt>
  40a9ac:	add	x0, x26, x23
  40a9b0:	cbz	x27, 40aa80 <ferror@plt+0x6af0>
  40a9b4:	strb	wzr, [x0]
  40a9b8:	ldr	x0, [sp, #136]
  40a9bc:	cbz	x0, 40a9c4 <ferror@plt+0x6a34>
  40a9c0:	str	x23, [x0]
  40a9c4:	ldr	x0, [sp, #128]
  40a9c8:	mov	w22, #0x1                   	// #1
  40a9cc:	str	x26, [x0]
  40a9d0:	b	40a938 <ferror@plt+0x69a8>
  40a9d4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  40a9d8:	add	x19, x19, #0xa48
  40a9dc:	ldr	w1, [x19, #4]
  40a9e0:	cbnz	w1, 40a9f8 <ferror@plt+0x6a68>
  40a9e4:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40a9e8:	add	x0, x0, #0x2d0
  40a9ec:	bl	421a88 <ferror@plt+0x1daf8>
  40a9f0:	mov	w1, w0
  40a9f4:	str	w0, [x19, #4]
  40a9f8:	ldp	x4, x0, [sp, #104]
  40a9fc:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40aa00:	mov	w2, #0x18                  	// #24
  40aa04:	add	x3, x3, #0x390
  40aa08:	bl	409b68 <ferror@plt+0x5bd8>
  40aa0c:	b	40a928 <ferror@plt+0x6998>
  40aa10:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40aa14:	add	x20, x20, #0xa48
  40aa18:	ldr	w19, [x20, #4]
  40aa1c:	cbnz	w19, 40aa34 <ferror@plt+0x6aa4>
  40aa20:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40aa24:	add	x0, x0, #0x2d0
  40aa28:	bl	421a88 <ferror@plt+0x1daf8>
  40aa2c:	mov	w19, w0
  40aa30:	str	w0, [x20, #4]
  40aa34:	ldr	w0, [sp, #124]
  40aa38:	mov	w20, #0x18                  	// #24
  40aa3c:	sub	w1, w0, #0x1
  40aa40:	cmp	w1, #0x27
  40aa44:	b.hi	40aa58 <ferror@plt+0x6ac8>  // b.pmore
  40aa48:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40aa4c:	add	x0, x0, #0x690
  40aa50:	add	x0, x0, #0x38
  40aa54:	ldrb	w20, [x0, w1, uxtw]
  40aa58:	ldr	w0, [sp, #124]
  40aa5c:	bl	4283c8 <ferror@plt+0x24438>
  40aa60:	mov	x5, x0
  40aa64:	ldp	x4, x0, [sp, #104]
  40aa68:	mov	w2, w20
  40aa6c:	mov	w1, w19
  40aa70:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40aa74:	add	x3, x3, #0x370
  40aa78:	bl	409b68 <ferror@plt+0x5bd8>
  40aa7c:	b	40a928 <ferror@plt+0x6998>
  40aa80:	mov	x0, #0x1                   	// #1
  40aa84:	mov	x23, #0x0                   	// #0
  40aa88:	bl	417c00 <ferror@plt+0x13c70>
  40aa8c:	mov	x26, x0
  40aa90:	b	40a9b4 <ferror@plt+0x6a24>
  40aa94:	nop
  40aa98:	stp	x29, x30, [sp, #-128]!
  40aa9c:	mov	x29, sp
  40aaa0:	stp	x19, x20, [sp, #16]
  40aaa4:	mov	x20, x2
  40aaa8:	stp	x21, x22, [sp, #32]
  40aaac:	mov	w21, w3
  40aab0:	mov	w22, w4
  40aab4:	stp	x23, x24, [sp, #48]
  40aab8:	mov	x23, x1
  40aabc:	stp	x25, x26, [sp, #64]
  40aac0:	str	x5, [sp, #104]
  40aac4:	cbz	x0, 40acac <ferror@plt+0x6d1c>
  40aac8:	mov	x19, x0
  40aacc:	mov	w1, #0x2f                  	// #47
  40aad0:	bl	403c40 <strchr@plt>
  40aad4:	mov	x25, x0
  40aad8:	cbnz	x0, 40adc4 <ferror@plt+0x6e34>
  40aadc:	adrp	x25, 44e000 <ferror@plt+0x4a070>
  40aae0:	add	x25, x25, #0x2b8
  40aae4:	mov	x1, x25
  40aae8:	mov	x0, x19
  40aaec:	bl	403dd0 <strstr@plt>
  40aaf0:	cbz	x0, 40ae2c <ferror@plt+0x6e9c>
  40aaf4:	bl	4392e8 <ferror@plt+0x35358>
  40aaf8:	mov	x26, x0
  40aafc:	bl	4034d0 <strlen@plt>
  40ab00:	add	x3, x26, x0
  40ab04:	adrp	x4, 44c000 <ferror@plt+0x48070>
  40ab08:	add	x4, x4, #0xd08
  40ab0c:	adrp	x1, 44b000 <ferror@plt+0x47070>
  40ab10:	add	x1, x1, #0xc80
  40ab14:	ldurb	w5, [x3, #-1]
  40ab18:	mov	x2, x19
  40ab1c:	mov	x0, x26
  40ab20:	mov	x3, #0x0                   	// #0
  40ab24:	cmp	w5, #0x2f
  40ab28:	csel	x1, x1, x4, eq  // eq = none
  40ab2c:	bl	427cd8 <ferror@plt+0x23d48>
  40ab30:	mov	x19, x0
  40ab34:	cbz	x0, 40acb8 <ferror@plt+0x6d28>
  40ab38:	mov	x1, x25
  40ab3c:	stp	x27, x28, [sp, #80]
  40ab40:	bl	42a288 <ferror@plt+0x262f8>
  40ab44:	mov	x27, x0
  40ab48:	cbz	x0, 40ada8 <ferror@plt+0x6e18>
  40ab4c:	mov	x1, x25
  40ab50:	mov	x2, #0x6                   	// #6
  40ab54:	bl	403830 <strncmp@plt>
  40ab58:	cbnz	w0, 40ada8 <ferror@plt+0x6e18>
  40ab5c:	add	x0, sp, #0x70
  40ab60:	bl	413398 <ferror@plt+0xf408>
  40ab64:	ldp	x1, x0, [sp, #112]
  40ab68:	adrp	x25, 4ac000 <ferror@plt+0xa8070>
  40ab6c:	mov	x24, #0x8e39                	// #36409
  40ab70:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40ab74:	ldr	w28, [x25, #2632]
  40ab78:	movk	x24, #0x38e3, lsl #16
  40ab7c:	add	x3, x3, #0x690
  40ab80:	movk	x24, #0xe38e, lsl #32
  40ab84:	add	x26, x3, #0x10
  40ab88:	movk	x24, #0xe38, lsl #48
  40ab8c:	eor	x0, x0, x1
  40ab90:	add	w1, w28, #0x1
  40ab94:	add	x28, x0, w28, sxtw
  40ab98:	str	w1, [x25, #2632]
  40ab9c:	add	x0, x28, #0xbd, lsl #12
  40aba0:	add	x0, x0, #0xde4
  40aba4:	str	x0, [sp, #96]
  40aba8:	b	40abc8 <ferror@plt+0x6c38>
  40abac:	bl	403e80 <__errno_location@plt>
  40abb0:	ldr	w5, [x0]
  40abb4:	cmp	w5, #0x11
  40abb8:	b.ne	40ae84 <ferror@plt+0x6ef4>  // b.any
  40abbc:	ldr	x0, [sp, #96]
  40abc0:	cmp	x28, x0
  40abc4:	b.eq	40ad7c <ferror@plt+0x6dec>  // b.none
  40abc8:	smulh	x5, x28, x24
  40abcc:	mov	x3, #0x1e61                	// #7777
  40abd0:	mov	w2, w22
  40abd4:	mov	w1, w21
  40abd8:	mov	x0, x19
  40abdc:	asr	x5, x5, #1
  40abe0:	sub	x5, x5, x28, asr #63
  40abe4:	add	x4, x5, x5, lsl #3
  40abe8:	smulh	x6, x5, x24
  40abec:	sub	x4, x28, x4, lsl #2
  40abf0:	add	x28, x28, x3
  40abf4:	asr	x6, x6, #1
  40abf8:	sub	x6, x6, x5, asr #63
  40abfc:	ldrb	w4, [x26, x4]
  40ac00:	strb	w4, [x27]
  40ac04:	add	x9, x6, x6, lsl #3
  40ac08:	smulh	x4, x6, x24
  40ac0c:	sub	x5, x5, x9, lsl #2
  40ac10:	asr	x4, x4, #1
  40ac14:	sub	x4, x4, x6, asr #63
  40ac18:	ldrb	w5, [x26, x5]
  40ac1c:	strb	w5, [x27, #1]
  40ac20:	add	x9, x4, x4, lsl #3
  40ac24:	smulh	x5, x4, x24
  40ac28:	sub	x6, x6, x9, lsl #2
  40ac2c:	asr	x5, x5, #1
  40ac30:	sub	x5, x5, x4, asr #63
  40ac34:	ldrb	w6, [x26, x6]
  40ac38:	strb	w6, [x27, #2]
  40ac3c:	add	x9, x5, x5, lsl #3
  40ac40:	smulh	x6, x5, x24
  40ac44:	sub	x9, x4, x9, lsl #2
  40ac48:	asr	x6, x6, #1
  40ac4c:	sub	x4, x6, x5, asr #63
  40ac50:	ldrb	w6, [x26, x9]
  40ac54:	strb	w6, [x27, #3]
  40ac58:	add	x9, x4, x4, lsl #3
  40ac5c:	smulh	x6, x4, x24
  40ac60:	sub	x5, x5, x9, lsl #2
  40ac64:	asr	x6, x6, #1
  40ac68:	sub	x6, x6, x4, asr #63
  40ac6c:	ldrb	w5, [x26, x5]
  40ac70:	strb	w5, [x27, #4]
  40ac74:	add	x6, x6, x6, lsl #3
  40ac78:	sub	x6, x4, x6, lsl #2
  40ac7c:	ldrb	w4, [x26, x6]
  40ac80:	strb	w4, [x27, #5]
  40ac84:	blr	x20
  40ac88:	tbnz	w0, #31, 40abac <ferror@plt+0x6c1c>
  40ac8c:	ldp	x27, x28, [sp, #80]
  40ac90:	str	x19, [x23]
  40ac94:	ldp	x19, x20, [sp, #16]
  40ac98:	ldp	x21, x22, [sp, #32]
  40ac9c:	ldp	x23, x24, [sp, #48]
  40aca0:	ldp	x25, x26, [sp, #64]
  40aca4:	ldp	x29, x30, [sp], #128
  40aca8:	ret
  40acac:	adrp	x19, 44e000 <ferror@plt+0x4a070>
  40acb0:	add	x19, x19, #0x3a8
  40acb4:	b	40aadc <ferror@plt+0x6b4c>
  40acb8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40acbc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40acc0:	add	x2, x2, #0x2c0
  40acc4:	add	x1, x1, #0x690
  40acc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40accc:	add	x0, x0, #0xf78
  40acd0:	bl	419d28 <ferror@plt+0x15d98>
  40acd4:	adrp	x25, 4ac000 <ferror@plt+0xa8070>
  40acd8:	bl	403e80 <__errno_location@plt>
  40acdc:	ldr	w5, [x0]
  40ace0:	sub	w20, w5, #0x1
  40ace4:	add	x25, x25, #0xa48
  40ace8:	mov	x0, x19
  40acec:	str	w5, [sp, #96]
  40acf0:	bl	444fc8 <ferror@plt+0x41038>
  40acf4:	ldr	w5, [sp, #96]
  40acf8:	mov	x21, x0
  40acfc:	ldr	w22, [x25, #4]
  40ad00:	cbnz	w22, 40ad20 <ferror@plt+0x6d90>
  40ad04:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40ad08:	add	x0, x0, #0x2d0
  40ad0c:	str	w5, [sp, #96]
  40ad10:	bl	421a88 <ferror@plt+0x1daf8>
  40ad14:	ldr	w5, [sp, #96]
  40ad18:	mov	w22, w0
  40ad1c:	str	w0, [x25, #4]
  40ad20:	cmp	w20, #0x27
  40ad24:	mov	w23, #0x18                  	// #24
  40ad28:	b.hi	40ad3c <ferror@plt+0x6dac>  // b.pmore
  40ad2c:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40ad30:	add	x0, x0, #0x690
  40ad34:	add	x0, x0, #0x38
  40ad38:	ldrb	w23, [x0, w20, uxtw]
  40ad3c:	mov	w0, w5
  40ad40:	bl	4283c8 <ferror@plt+0x24438>
  40ad44:	mov	x5, x0
  40ad48:	mov	w2, w23
  40ad4c:	ldr	x0, [sp, #104]
  40ad50:	mov	w1, w22
  40ad54:	mov	x4, x21
  40ad58:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40ad5c:	add	x3, x3, #0x410
  40ad60:	bl	409b68 <ferror@plt+0x5bd8>
  40ad64:	mov	x0, x21
  40ad68:	bl	417d40 <ferror@plt+0x13db0>
  40ad6c:	mov	x0, x19
  40ad70:	bl	417d40 <ferror@plt+0x13db0>
  40ad74:	mov	w0, #0xffffffff            	// #-1
  40ad78:	b	40ac94 <ferror@plt+0x6d04>
  40ad7c:	mov	w20, #0x10                  	// #16
  40ad80:	add	x25, x25, #0xa48
  40ad84:	mov	x0, x19
  40ad88:	str	w5, [sp, #96]
  40ad8c:	bl	444fc8 <ferror@plt+0x41038>
  40ad90:	ldr	w5, [sp, #96]
  40ad94:	mov	x21, x0
  40ad98:	ldr	w22, [x25, #4]
  40ad9c:	ldp	x27, x28, [sp, #80]
  40ada0:	cbz	w22, 40ad04 <ferror@plt+0x6d74>
  40ada4:	b	40ad2c <ferror@plt+0x6d9c>
  40ada8:	bl	403e80 <__errno_location@plt>
  40adac:	mov	w20, #0x15                  	// #21
  40adb0:	mov	w1, #0x16                  	// #22
  40adb4:	adrp	x25, 4ac000 <ferror@plt+0xa8070>
  40adb8:	mov	w5, w1
  40adbc:	str	w1, [x0]
  40adc0:	b	40ad80 <ferror@plt+0x6df0>
  40adc4:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40adc8:	add	x20, x20, #0xa48
  40adcc:	mov	x0, x19
  40add0:	bl	444fc8 <ferror@plt+0x41038>
  40add4:	ldrb	w1, [x25]
  40add8:	mov	x19, x0
  40addc:	strb	w1, [sp, #112]
  40ade0:	ldr	w1, [x20, #4]
  40ade4:	strb	wzr, [sp, #113]
  40ade8:	cbnz	w1, 40ae00 <ferror@plt+0x6e70>
  40adec:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40adf0:	add	x0, x0, #0x2d0
  40adf4:	bl	421a88 <ferror@plt+0x1daf8>
  40adf8:	mov	w1, w0
  40adfc:	str	w0, [x20, #4]
  40ae00:	ldr	x0, [sp, #104]
  40ae04:	add	x5, sp, #0x70
  40ae08:	mov	x4, x19
  40ae0c:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40ae10:	add	x3, x3, #0x3b0
  40ae14:	mov	w2, #0x18                  	// #24
  40ae18:	bl	409b68 <ferror@plt+0x5bd8>
  40ae1c:	mov	x0, x19
  40ae20:	bl	417d40 <ferror@plt+0x13db0>
  40ae24:	mov	w0, #0xffffffff            	// #-1
  40ae28:	b	40ac94 <ferror@plt+0x6d04>
  40ae2c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40ae30:	add	x20, x20, #0xa48
  40ae34:	mov	x0, x19
  40ae38:	bl	444fc8 <ferror@plt+0x41038>
  40ae3c:	mov	x19, x0
  40ae40:	ldr	w1, [x20, #4]
  40ae44:	cbnz	w1, 40ae5c <ferror@plt+0x6ecc>
  40ae48:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40ae4c:	add	x0, x0, #0x2d0
  40ae50:	bl	421a88 <ferror@plt+0x1daf8>
  40ae54:	mov	w1, w0
  40ae58:	str	w0, [x20, #4]
  40ae5c:	ldr	x0, [sp, #104]
  40ae60:	mov	x4, x19
  40ae64:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40ae68:	add	x3, x3, #0x3e8
  40ae6c:	mov	w2, #0x18                  	// #24
  40ae70:	bl	409b68 <ferror@plt+0x5bd8>
  40ae74:	mov	x0, x19
  40ae78:	bl	417d40 <ferror@plt+0x13db0>
  40ae7c:	mov	w0, #0xffffffff            	// #-1
  40ae80:	b	40ac94 <ferror@plt+0x6d04>
  40ae84:	sub	w20, w5, #0x1
  40ae88:	ldp	x27, x28, [sp, #80]
  40ae8c:	b	40ace4 <ferror@plt+0x6d54>
  40ae90:	stp	x29, x30, [sp, #-208]!
  40ae94:	mov	x29, sp
  40ae98:	stp	x19, x20, [sp, #16]
  40ae9c:	cbz	x0, 40b054 <ferror@plt+0x70c4>
  40aea0:	stp	x21, x22, [sp, #32]
  40aea4:	mov	w22, w1
  40aea8:	ldrb	w1, [x0]
  40aeac:	cbz	w1, 40b050 <ferror@plt+0x70c0>
  40aeb0:	stp	x23, x24, [sp, #48]
  40aeb4:	str	x25, [sp, #64]
  40aeb8:	bl	427a88 <ferror@plt+0x23af8>
  40aebc:	mov	x21, x0
  40aec0:	cbz	x0, 40b024 <ferror@plt+0x7094>
  40aec4:	ldrb	w2, [x0]
  40aec8:	mov	x3, x0
  40aecc:	cmp	w2, #0x2f
  40aed0:	b.eq	40af84 <ferror@plt+0x6ff4>  // b.none
  40aed4:	mov	w23, #0x2f                  	// #47
  40aed8:	cmp	w2, #0x2f
  40aedc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40aee0:	b.ne	40afa0 <ferror@plt+0x7010>  // b.any
  40aee4:	mov	x19, #0x0                   	// #0
  40aee8:	cbz	w2, 40aef4 <ferror@plt+0x6f64>
  40aeec:	mov	x19, x3
  40aef0:	strb	wzr, [x3]
  40aef4:	mov	x0, x21
  40aef8:	mov	w1, #0x0                   	// #0
  40aefc:	bl	403a70 <access@plt>
  40af00:	cbz	w0, 40afd0 <ferror@plt+0x7040>
  40af04:	mov	w1, w22
  40af08:	mov	x0, x21
  40af0c:	bl	403f20 <mkdir@plt>
  40af10:	mov	w20, w0
  40af14:	cmn	w0, #0x1
  40af18:	b.eq	40af48 <ferror@plt+0x6fb8>  // b.none
  40af1c:	cbnz	x19, 40afac <ferror@plt+0x701c>
  40af20:	mov	x0, x21
  40af24:	bl	417d40 <ferror@plt+0x13db0>
  40af28:	ldp	x21, x22, [sp, #32]
  40af2c:	mov	w20, #0x0                   	// #0
  40af30:	ldp	x23, x24, [sp, #48]
  40af34:	ldr	x25, [sp, #64]
  40af38:	mov	w0, w20
  40af3c:	ldp	x19, x20, [sp, #16]
  40af40:	ldp	x29, x30, [sp], #208
  40af44:	ret
  40af48:	bl	403e80 <__errno_location@plt>
  40af4c:	ldr	w25, [x0]
  40af50:	mov	x24, x0
  40af54:	cmp	w25, #0x11
  40af58:	b.eq	40af1c <ferror@plt+0x6f8c>  // b.none
  40af5c:	mov	x0, x21
  40af60:	bl	417d40 <ferror@plt+0x13db0>
  40af64:	ldp	x21, x22, [sp, #32]
  40af68:	str	w25, [x24]
  40af6c:	mov	w0, w20
  40af70:	ldp	x19, x20, [sp, #16]
  40af74:	ldp	x23, x24, [sp, #48]
  40af78:	ldr	x25, [sp, #64]
  40af7c:	ldp	x29, x30, [sp], #208
  40af80:	ret
  40af84:	ldrb	w2, [x3, #1]!
  40af88:	cmp	w2, #0x2f
  40af8c:	b.ne	40aed4 <ferror@plt+0x6f44>  // b.any
  40af90:	ldrb	w2, [x3, #1]!
  40af94:	cmp	w2, #0x2f
  40af98:	b.eq	40af84 <ferror@plt+0x6ff4>  // b.none
  40af9c:	b	40aed4 <ferror@plt+0x6f44>
  40afa0:	ldrb	w2, [x3, #1]
  40afa4:	add	x3, x3, #0x1
  40afa8:	b	40aed8 <ferror@plt+0x6f48>
  40afac:	mov	x3, x19
  40afb0:	strb	w23, [x3], #1
  40afb4:	ldrb	w2, [x19, #1]
  40afb8:	cmp	w2, #0x2f
  40afbc:	b.ne	40aed8 <ferror@plt+0x6f48>  // b.any
  40afc0:	ldrb	w2, [x3, #1]!
  40afc4:	cmp	w2, #0x2f
  40afc8:	b.eq	40afc0 <ferror@plt+0x7030>  // b.none
  40afcc:	b	40aed8 <ferror@plt+0x6f48>
  40afd0:	add	x2, sp, #0x50
  40afd4:	mov	x1, x21
  40afd8:	bl	403eb0 <__xstat@plt>
  40afdc:	cbnz	w0, 40aff0 <ferror@plt+0x7060>
  40afe0:	ldr	w0, [sp, #96]
  40afe4:	and	w0, w0, #0xf000
  40afe8:	cmp	w0, #0x4, lsl #12
  40afec:	b.eq	40af1c <ferror@plt+0x6f8c>  // b.none
  40aff0:	mov	x0, x21
  40aff4:	bl	417d40 <ferror@plt+0x13db0>
  40aff8:	mov	w20, #0xffffffff            	// #-1
  40affc:	bl	403e80 <__errno_location@plt>
  40b000:	mov	w1, #0x14                  	// #20
  40b004:	ldp	x21, x22, [sp, #32]
  40b008:	ldp	x23, x24, [sp, #48]
  40b00c:	ldr	x25, [sp, #64]
  40b010:	str	w1, [x0]
  40b014:	mov	w0, w20
  40b018:	ldp	x19, x20, [sp, #16]
  40b01c:	ldp	x29, x30, [sp], #208
  40b020:	ret
  40b024:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b028:	add	x1, x1, #0x690
  40b02c:	add	x1, x1, #0x78
  40b030:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b034:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b038:	add	x2, x2, #0x430
  40b03c:	add	x0, x0, #0xf78
  40b040:	bl	419d28 <ferror@plt+0x15d98>
  40b044:	ldrb	w2, [x21]
  40b048:	mov	x3, #0x0                   	// #0
  40b04c:	b	40aed4 <ferror@plt+0x6f44>
  40b050:	ldp	x21, x22, [sp, #32]
  40b054:	bl	403e80 <__errno_location@plt>
  40b058:	mov	w1, #0x16                  	// #22
  40b05c:	mov	w20, #0xffffffff            	// #-1
  40b060:	str	w1, [x0]
  40b064:	b	40af38 <ferror@plt+0x6fa8>
  40b068:	stp	x29, x30, [sp, #-160]!
  40b06c:	mov	x29, sp
  40b070:	stp	x19, x20, [sp, #16]
  40b074:	mov	w19, w1
  40b078:	mov	x20, x0
  40b07c:	tbnz	w19, #4, 40b0a8 <ferror@plt+0x7118>
  40b080:	tbnz	w19, #3, 40b0c4 <ferror@plt+0x7134>
  40b084:	and	w19, w19, #0xfffffff7
  40b088:	tbnz	w19, #1, 40b0e0 <ferror@plt+0x7150>
  40b08c:	mov	w1, #0xd                   	// #13
  40b090:	mov	w0, #0x0                   	// #0
  40b094:	tst	w19, w1
  40b098:	b.ne	40b118 <ferror@plt+0x7188>  // b.any
  40b09c:	ldp	x19, x20, [sp, #16]
  40b0a0:	ldp	x29, x30, [sp], #160
  40b0a4:	ret
  40b0a8:	mov	w1, #0x0                   	// #0
  40b0ac:	bl	403a70 <access@plt>
  40b0b0:	cbnz	w0, 40b080 <ferror@plt+0x70f0>
  40b0b4:	mov	w0, #0x1                   	// #1
  40b0b8:	ldp	x19, x20, [sp, #16]
  40b0bc:	ldp	x29, x30, [sp], #160
  40b0c0:	ret
  40b0c4:	mov	x0, x20
  40b0c8:	mov	w1, #0x1                   	// #1
  40b0cc:	bl	403a70 <access@plt>
  40b0d0:	cbnz	w0, 40b084 <ferror@plt+0x70f4>
  40b0d4:	bl	4035f0 <getuid@plt>
  40b0d8:	cbnz	w0, 40b0b4 <ferror@plt+0x7124>
  40b0dc:	tbz	w19, #1, 40b08c <ferror@plt+0x70fc>
  40b0e0:	add	x2, sp, #0x20
  40b0e4:	mov	x1, x20
  40b0e8:	mov	w0, #0x0                   	// #0
  40b0ec:	bl	403d40 <__lxstat@plt>
  40b0f0:	cbnz	w0, 40b08c <ferror@plt+0x70fc>
  40b0f4:	ldr	w0, [sp, #48]
  40b0f8:	and	w0, w0, #0xf000
  40b0fc:	cmp	w0, #0xa, lsl #12
  40b100:	b.eq	40b0b4 <ferror@plt+0x7124>  // b.none
  40b104:	mov	w1, #0xd                   	// #13
  40b108:	mov	w0, #0x0                   	// #0
  40b10c:	tst	w19, w1
  40b110:	b.eq	40b09c <ferror@plt+0x710c>  // b.none
  40b114:	nop
  40b118:	mov	x1, x20
  40b11c:	add	x2, sp, #0x20
  40b120:	bl	403eb0 <__xstat@plt>
  40b124:	cbnz	w0, 40b164 <ferror@plt+0x71d4>
  40b128:	tbz	w19, #0, 40b13c <ferror@plt+0x71ac>
  40b12c:	ldr	w0, [sp, #48]
  40b130:	and	w0, w0, #0xf000
  40b134:	cmp	w0, #0x8, lsl #12
  40b138:	b.eq	40b0b4 <ferror@plt+0x7124>  // b.none
  40b13c:	tbz	w19, #2, 40b150 <ferror@plt+0x71c0>
  40b140:	ldr	w0, [sp, #48]
  40b144:	and	w0, w0, #0xf000
  40b148:	cmp	w0, #0x4, lsl #12
  40b14c:	b.eq	40b0b4 <ferror@plt+0x7124>  // b.none
  40b150:	tbz	w19, #3, 40b164 <ferror@plt+0x71d4>
  40b154:	ldr	w1, [sp, #48]
  40b158:	mov	w0, #0x49                  	// #73
  40b15c:	tst	w1, w0
  40b160:	b.ne	40b0b4 <ferror@plt+0x7124>  // b.any
  40b164:	mov	w0, #0x0                   	// #0
  40b168:	ldp	x19, x20, [sp, #16]
  40b16c:	ldp	x29, x30, [sp], #160
  40b170:	ret
  40b174:	nop
  40b178:	stp	x29, x30, [sp, #-32]!
  40b17c:	mov	x29, sp
  40b180:	str	x19, [sp, #16]
  40b184:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  40b188:	add	x19, x19, #0xa48
  40b18c:	ldr	w0, [x19, #4]
  40b190:	cbnz	w0, 40b1a4 <ferror@plt+0x7214>
  40b194:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b198:	add	x0, x0, #0x2d0
  40b19c:	bl	421a88 <ferror@plt+0x1daf8>
  40b1a0:	str	w0, [x19, #4]
  40b1a4:	ldr	x19, [sp, #16]
  40b1a8:	ldp	x29, x30, [sp], #32
  40b1ac:	ret
  40b1b0:	sub	w0, w0, #0x1
  40b1b4:	cmp	w0, #0x27
  40b1b8:	b.hi	40b1d0 <ferror@plt+0x7240>  // b.pmore
  40b1bc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b1c0:	add	x1, x1, #0x690
  40b1c4:	add	x1, x1, #0x38
  40b1c8:	ldrb	w0, [x1, w0, uxtw]
  40b1cc:	ret
  40b1d0:	mov	w0, #0x18                  	// #24
  40b1d4:	ret
  40b1d8:	stp	x29, x30, [sp, #-224]!
  40b1dc:	mov	x29, sp
  40b1e0:	stp	x19, x20, [sp, #16]
  40b1e4:	cbz	x0, 40b2b8 <ferror@plt+0x7328>
  40b1e8:	mov	x20, x1
  40b1ec:	cbz	x1, 40b2ec <ferror@plt+0x735c>
  40b1f0:	stp	x21, x22, [sp, #32]
  40b1f4:	mov	x19, x0
  40b1f8:	mov	x21, x2
  40b1fc:	stp	x23, x24, [sp, #48]
  40b200:	mov	x23, x3
  40b204:	str	xzr, [x1]
  40b208:	cbz	x2, 40b210 <ferror@plt+0x7280>
  40b20c:	str	xzr, [x2]
  40b210:	mov	x0, x19
  40b214:	bl	444fc8 <ferror@plt+0x41038>
  40b218:	mov	w1, #0x0                   	// #0
  40b21c:	mov	x22, x0
  40b220:	mov	x0, x19
  40b224:	bl	4037b0 <open@plt>
  40b228:	mov	w19, w0
  40b22c:	tbnz	w0, #31, 40b320 <ferror@plt+0x7390>
  40b230:	mov	w1, w0
  40b234:	add	x2, sp, #0x60
  40b238:	mov	w0, #0x0                   	// #0
  40b23c:	bl	403dc0 <__fxstat@plt>
  40b240:	tbnz	w0, #31, 40b438 <ferror@plt+0x74a8>
  40b244:	stp	x27, x28, [sp, #80]
  40b248:	ldr	x27, [sp, #144]
  40b24c:	cmp	x27, #0x0
  40b250:	b.le	40b264 <ferror@plt+0x72d4>
  40b254:	ldr	w0, [sp, #112]
  40b258:	and	w0, w0, #0xf000
  40b25c:	cmp	w0, #0x8, lsl #12
  40b260:	b.eq	40b4b8 <ferror@plt+0x7528>  // b.none
  40b264:	adrp	x1, 451000 <ferror@plt+0x4d070>
  40b268:	add	x1, x1, #0x6f8
  40b26c:	mov	w0, w19
  40b270:	bl	403890 <fdopen@plt>
  40b274:	mov	x1, x0
  40b278:	cbz	x0, 40b3bc <ferror@plt+0x742c>
  40b27c:	mov	x2, x20
  40b280:	mov	x4, x23
  40b284:	mov	x3, x21
  40b288:	mov	x0, x22
  40b28c:	bl	40a7e8 <ferror@plt+0x6858>
  40b290:	mov	w20, w0
  40b294:	mov	x0, x22
  40b298:	bl	417d40 <ferror@plt+0x13db0>
  40b29c:	ldp	x21, x22, [sp, #32]
  40b2a0:	ldp	x23, x24, [sp, #48]
  40b2a4:	ldp	x27, x28, [sp, #80]
  40b2a8:	mov	w0, w20
  40b2ac:	ldp	x19, x20, [sp, #16]
  40b2b0:	ldp	x29, x30, [sp], #224
  40b2b4:	ret
  40b2b8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b2bc:	add	x1, x1, #0x690
  40b2c0:	add	x1, x1, #0x90
  40b2c4:	mov	w20, #0x0                   	// #0
  40b2c8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b2cc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b2d0:	add	x2, x2, #0x448
  40b2d4:	add	x0, x0, #0xf78
  40b2d8:	bl	419d28 <ferror@plt+0x15d98>
  40b2dc:	mov	w0, w20
  40b2e0:	ldp	x19, x20, [sp, #16]
  40b2e4:	ldp	x29, x30, [sp], #224
  40b2e8:	ret
  40b2ec:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b2f0:	add	x1, x1, #0x690
  40b2f4:	add	x1, x1, #0x90
  40b2f8:	mov	w20, #0x0                   	// #0
  40b2fc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b300:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b304:	add	x2, x2, #0x460
  40b308:	add	x0, x0, #0xf78
  40b30c:	bl	419d28 <ferror@plt+0x15d98>
  40b310:	mov	w0, w20
  40b314:	ldp	x19, x20, [sp, #16]
  40b318:	ldp	x29, x30, [sp], #224
  40b31c:	ret
  40b320:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40b324:	add	x20, x20, #0xa48
  40b328:	bl	403e80 <__errno_location@plt>
  40b32c:	ldr	w21, [x0]
  40b330:	ldr	w19, [x20, #4]
  40b334:	cbnz	w19, 40b34c <ferror@plt+0x73bc>
  40b338:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b33c:	add	x0, x0, #0x2d0
  40b340:	bl	421a88 <ferror@plt+0x1daf8>
  40b344:	mov	w19, w0
  40b348:	str	w0, [x20, #4]
  40b34c:	sub	w1, w21, #0x1
  40b350:	mov	w20, #0x18                  	// #24
  40b354:	cmp	w1, #0x27
  40b358:	b.ls	40b3a8 <ferror@plt+0x7418>  // b.plast
  40b35c:	mov	w0, w21
  40b360:	bl	4283c8 <ferror@plt+0x24438>
  40b364:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40b368:	mov	w2, w20
  40b36c:	mov	x5, x0
  40b370:	mov	w1, w19
  40b374:	mov	x4, x22
  40b378:	add	x3, x3, #0x478
  40b37c:	mov	x0, x23
  40b380:	bl	409b68 <ferror@plt+0x5bd8>
  40b384:	mov	x0, x22
  40b388:	mov	w20, #0x0                   	// #0
  40b38c:	bl	417d40 <ferror@plt+0x13db0>
  40b390:	mov	w0, w20
  40b394:	ldp	x19, x20, [sp, #16]
  40b398:	ldp	x21, x22, [sp, #32]
  40b39c:	ldp	x23, x24, [sp, #48]
  40b3a0:	ldp	x29, x30, [sp], #224
  40b3a4:	ret
  40b3a8:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b3ac:	add	x0, x0, #0x690
  40b3b0:	add	x0, x0, #0x38
  40b3b4:	ldrb	w20, [x0, w1, uxtw]
  40b3b8:	b	40b35c <ferror@plt+0x73cc>
  40b3bc:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40b3c0:	add	x20, x20, #0xa48
  40b3c4:	bl	403e80 <__errno_location@plt>
  40b3c8:	ldr	w21, [x0]
  40b3cc:	ldr	w19, [x20, #4]
  40b3d0:	cbnz	w19, 40b3e8 <ferror@plt+0x7458>
  40b3d4:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b3d8:	add	x0, x0, #0x2d0
  40b3dc:	bl	421a88 <ferror@plt+0x1daf8>
  40b3e0:	mov	w19, w0
  40b3e4:	str	w0, [x20, #4]
  40b3e8:	sub	w1, w21, #0x1
  40b3ec:	mov	w20, #0x18                  	// #24
  40b3f0:	cmp	w1, #0x27
  40b3f4:	b.hi	40b408 <ferror@plt+0x7478>  // b.pmore
  40b3f8:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b3fc:	add	x0, x0, #0x690
  40b400:	add	x0, x0, #0x38
  40b404:	ldrb	w20, [x0, w1, uxtw]
  40b408:	mov	w0, w21
  40b40c:	bl	4283c8 <ferror@plt+0x24438>
  40b410:	mov	w2, w20
  40b414:	mov	x5, x0
  40b418:	mov	w1, w19
  40b41c:	mov	x4, x22
  40b420:	mov	x0, x23
  40b424:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40b428:	mov	w20, #0x0                   	// #0
  40b42c:	add	x3, x3, #0x500
  40b430:	bl	409b68 <ferror@plt+0x5bd8>
  40b434:	b	40b294 <ferror@plt+0x7304>
  40b438:	bl	403e80 <__errno_location@plt>
  40b43c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40b440:	mov	x1, x0
  40b444:	add	x20, x20, #0xa48
  40b448:	mov	w0, w19
  40b44c:	ldr	w21, [x1]
  40b450:	bl	4039c0 <close@plt>
  40b454:	ldr	w19, [x20, #4]
  40b458:	cbnz	w19, 40b470 <ferror@plt+0x74e0>
  40b45c:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b460:	add	x0, x0, #0x2d0
  40b464:	bl	421a88 <ferror@plt+0x1daf8>
  40b468:	mov	w19, w0
  40b46c:	str	w0, [x20, #4]
  40b470:	sub	w1, w21, #0x1
  40b474:	mov	w20, #0x18                  	// #24
  40b478:	cmp	w1, #0x27
  40b47c:	b.ls	40b4a4 <ferror@plt+0x7514>  // b.plast
  40b480:	mov	w0, w21
  40b484:	bl	4283c8 <ferror@plt+0x24438>
  40b488:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40b48c:	mov	w2, w20
  40b490:	mov	x5, x0
  40b494:	mov	w1, w19
  40b498:	mov	x4, x22
  40b49c:	add	x3, x3, #0x498
  40b4a0:	b	40b37c <ferror@plt+0x73ec>
  40b4a4:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b4a8:	add	x0, x0, #0x690
  40b4ac:	add	x0, x0, #0x38
  40b4b0:	ldrb	w20, [x0, w1, uxtw]
  40b4b4:	b	40b480 <ferror@plt+0x74f0>
  40b4b8:	add	x24, x27, #0x1
  40b4bc:	stp	x25, x26, [sp, #64]
  40b4c0:	mov	x0, x24
  40b4c4:	bl	417d90 <ferror@plt+0x13e00>
  40b4c8:	mov	x26, x0
  40b4cc:	cbz	x0, 40b5d4 <ferror@plt+0x7644>
  40b4d0:	mov	x25, x0
  40b4d4:	mov	x24, #0x0                   	// #0
  40b4d8:	b	40b4f0 <ferror@plt+0x7560>
  40b4dc:	b.eq	40b5b4 <ferror@plt+0x7624>  // b.none
  40b4e0:	add	x24, x24, x0
  40b4e4:	add	x25, x26, x24
  40b4e8:	cmp	x27, x24
  40b4ec:	b.ls	40b5b4 <ferror@plt+0x7624>  // b.plast
  40b4f0:	sub	x2, x27, x24
  40b4f4:	mov	x1, x25
  40b4f8:	mov	w0, w19
  40b4fc:	bl	403d50 <read@plt>
  40b500:	cmp	x0, #0x0
  40b504:	b.ge	40b4dc <ferror@plt+0x754c>  // b.tcont
  40b508:	bl	403e80 <__errno_location@plt>
  40b50c:	ldr	w28, [x0]
  40b510:	cmp	w28, #0x4
  40b514:	b.eq	40b4e8 <ferror@plt+0x7558>  // b.none
  40b518:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  40b51c:	add	x21, x21, #0xa48
  40b520:	mov	x0, x26
  40b524:	bl	417d40 <ferror@plt+0x13db0>
  40b528:	ldr	w20, [x21, #4]
  40b52c:	cbnz	w20, 40b544 <ferror@plt+0x75b4>
  40b530:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b534:	add	x0, x0, #0x2d0
  40b538:	bl	421a88 <ferror@plt+0x1daf8>
  40b53c:	mov	w20, w0
  40b540:	str	w0, [x21, #4]
  40b544:	sub	w1, w28, #0x1
  40b548:	mov	w21, #0x18                  	// #24
  40b54c:	cmp	w1, #0x27
  40b550:	b.hi	40b564 <ferror@plt+0x75d4>  // b.pmore
  40b554:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b558:	add	x0, x0, #0x690
  40b55c:	add	x0, x0, #0x38
  40b560:	ldrb	w21, [x0, w1, uxtw]
  40b564:	mov	w0, w28
  40b568:	bl	4283c8 <ferror@plt+0x24438>
  40b56c:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40b570:	mov	x5, x0
  40b574:	mov	w2, w21
  40b578:	mov	w1, w20
  40b57c:	mov	x0, x23
  40b580:	mov	x4, x22
  40b584:	add	x3, x3, #0x4d8
  40b588:	bl	409b68 <ferror@plt+0x5bd8>
  40b58c:	mov	w0, w19
  40b590:	mov	w20, #0x0                   	// #0
  40b594:	bl	4039c0 <close@plt>
  40b598:	mov	x0, x22
  40b59c:	bl	417d40 <ferror@plt+0x13db0>
  40b5a0:	ldp	x21, x22, [sp, #32]
  40b5a4:	ldp	x23, x24, [sp, #48]
  40b5a8:	ldp	x25, x26, [sp, #64]
  40b5ac:	ldp	x27, x28, [sp, #80]
  40b5b0:	b	40b2a8 <ferror@plt+0x7318>
  40b5b4:	strb	wzr, [x25]
  40b5b8:	cbz	x21, 40b5c0 <ferror@plt+0x7630>
  40b5bc:	str	x24, [x21]
  40b5c0:	str	x26, [x20]
  40b5c4:	mov	w0, w19
  40b5c8:	mov	w20, #0x1                   	// #1
  40b5cc:	bl	4039c0 <close@plt>
  40b5d0:	b	40b598 <ferror@plt+0x7608>
  40b5d4:	bl	40b178 <ferror@plt+0x71e8>
  40b5d8:	mov	w20, w0
  40b5dc:	mov	x3, x24
  40b5e0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b5e4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b5e8:	add	x2, x2, #0x308
  40b5ec:	add	x1, x1, #0x338
  40b5f0:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b5f4:	add	x0, x0, #0x368
  40b5f8:	bl	40c5b8 <ferror@plt+0x8628>
  40b5fc:	mov	x5, x22
  40b600:	mov	x3, x0
  40b604:	mov	x4, x24
  40b608:	mov	w1, w20
  40b60c:	mov	x0, x23
  40b610:	mov	w2, #0xd                   	// #13
  40b614:	bl	409b68 <ferror@plt+0x5bd8>
  40b618:	b	40b58c <ferror@plt+0x75fc>
  40b61c:	nop
  40b620:	stp	x29, x30, [sp, #-224]!
  40b624:	mov	x29, sp
  40b628:	stp	x19, x20, [sp, #16]
  40b62c:	str	xzr, [sp, #88]
  40b630:	cbz	x0, 40b980 <ferror@plt+0x79f0>
  40b634:	stp	x21, x22, [sp, #32]
  40b638:	mov	x20, x1
  40b63c:	mov	x21, x0
  40b640:	mov	x19, x2
  40b644:	mov	x22, x3
  40b648:	cbz	x3, 40b68c <ferror@plt+0x76fc>
  40b64c:	ldr	x0, [x3]
  40b650:	cbz	x0, 40b68c <ferror@plt+0x76fc>
  40b654:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b658:	add	x1, x1, #0x690
  40b65c:	add	x1, x1, #0xa8
  40b660:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b664:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b668:	add	x2, x2, #0x530
  40b66c:	add	x0, x0, #0xf78
  40b670:	bl	419d28 <ferror@plt+0x15d98>
  40b674:	ldp	x21, x22, [sp, #32]
  40b678:	mov	w19, #0x0                   	// #0
  40b67c:	mov	w0, w19
  40b680:	ldp	x19, x20, [sp, #16]
  40b684:	ldp	x29, x30, [sp], #224
  40b688:	ret
  40b68c:	cmp	x20, #0x0
  40b690:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40b694:	b.ne	40b820 <ferror@plt+0x7890>  // b.any
  40b698:	cmn	x19, #0x1
  40b69c:	b.lt	40b858 <ferror@plt+0x78c8>  // b.tstop
  40b6a0:	stp	x23, x24, [sp, #48]
  40b6a4:	stp	x25, x26, [sp, #64]
  40b6a8:	b.eq	40b8e8 <ferror@plt+0x7958>  // b.none
  40b6ac:	mov	x1, x21
  40b6b0:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b6b4:	add	x0, x0, #0x580
  40b6b8:	bl	427c48 <ferror@plt+0x23cb8>
  40b6bc:	mov	x25, x0
  40b6c0:	bl	403e80 <__errno_location@plt>
  40b6c4:	mov	x24, x0
  40b6c8:	mov	w2, #0x1b6                 	// #438
  40b6cc:	mov	x0, x25
  40b6d0:	mov	w1, #0xc2                  	// #194
  40b6d4:	str	wzr, [x24]
  40b6d8:	bl	40a538 <ferror@plt+0x65a8>
  40b6dc:	mov	w23, w0
  40b6e0:	cmn	w0, #0x1
  40b6e4:	b.eq	40b9f4 <ferror@plt+0x7a64>  // b.none
  40b6e8:	cbnz	x19, 40b890 <ferror@plt+0x7900>
  40b6ec:	mov	w0, w23
  40b6f0:	add	x1, sp, #0x60
  40b6f4:	bl	403870 <fstatfs@plt>
  40b6f8:	cbnz	w0, 40b710 <ferror@plt+0x7780>
  40b6fc:	ldr	x1, [sp, #96]
  40b700:	mov	x0, #0x683e                	// #26686
  40b704:	movk	x0, #0x9123, lsl #16
  40b708:	cmp	x1, x0
  40b70c:	b.eq	40b72c <ferror@plt+0x779c>  // b.none
  40b710:	str	wzr, [x24]
  40b714:	add	x2, sp, #0x60
  40b718:	mov	x1, x21
  40b71c:	mov	w0, #0x0                   	// #0
  40b720:	bl	403d40 <__lxstat@plt>
  40b724:	mov	w19, w0
  40b728:	cbz	w0, 40b9a8 <ferror@plt+0x7a18>
  40b72c:	str	wzr, [x24]
  40b730:	mov	w0, w23
  40b734:	mov	x1, x22
  40b738:	bl	4279e0 <ferror@plt+0x23a50>
  40b73c:	mov	w19, w0
  40b740:	mov	x0, x25
  40b744:	cbz	w19, 40ba1c <ferror@plt+0x7a8c>
  40b748:	bl	427a88 <ferror@plt+0x23af8>
  40b74c:	mov	x26, x0
  40b750:	mov	x0, x25
  40b754:	bl	417d40 <ferror@plt+0x13db0>
  40b758:	cbz	x26, 40ba30 <ferror@plt+0x7aa0>
  40b75c:	str	wzr, [x24]
  40b760:	mov	x1, x21
  40b764:	mov	x0, x26
  40b768:	mov	w19, #0x1                   	// #1
  40b76c:	bl	403c70 <rename@plt>
  40b770:	cmn	w0, #0x1
  40b774:	b.ne	40b95c <ferror@plt+0x79cc>  // b.any
  40b778:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40b77c:	add	x20, x20, #0xa48
  40b780:	ldr	w23, [x24]
  40b784:	mov	x0, x26
  40b788:	bl	444fc8 <ferror@plt+0x41038>
  40b78c:	mov	x24, x0
  40b790:	mov	x0, x21
  40b794:	bl	444fc8 <ferror@plt+0x41038>
  40b798:	ldr	w19, [x20, #4]
  40b79c:	mov	x21, x0
  40b7a0:	cbnz	w19, 40b7b8 <ferror@plt+0x7828>
  40b7a4:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b7a8:	add	x0, x0, #0x2d0
  40b7ac:	bl	421a88 <ferror@plt+0x1daf8>
  40b7b0:	mov	w19, w0
  40b7b4:	str	w0, [x20, #4]
  40b7b8:	sub	w1, w23, #0x1
  40b7bc:	mov	w20, #0x18                  	// #24
  40b7c0:	cmp	w1, #0x27
  40b7c4:	b.ls	40b9e0 <ferror@plt+0x7a50>  // b.plast
  40b7c8:	mov	w0, w23
  40b7cc:	bl	4283c8 <ferror@plt+0x24438>
  40b7d0:	mov	w1, w19
  40b7d4:	mov	x6, x0
  40b7d8:	mov	w2, w20
  40b7dc:	mov	x5, x21
  40b7e0:	mov	x4, x24
  40b7e4:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40b7e8:	add	x3, x3, #0x600
  40b7ec:	add	x0, sp, #0x58
  40b7f0:	bl	409b68 <ferror@plt+0x5bd8>
  40b7f4:	mov	w19, #0x0                   	// #0
  40b7f8:	mov	x0, x24
  40b7fc:	bl	417d40 <ferror@plt+0x13db0>
  40b800:	mov	x0, x21
  40b804:	bl	417d40 <ferror@plt+0x13db0>
  40b808:	mov	x0, x26
  40b80c:	bl	4279b0 <ferror@plt+0x23a20>
  40b810:	ldr	x1, [sp, #88]
  40b814:	mov	x0, x22
  40b818:	bl	409db0 <ferror@plt+0x5e20>
  40b81c:	b	40b95c <ferror@plt+0x79cc>
  40b820:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b824:	add	x1, x1, #0x690
  40b828:	add	x1, x1, #0xa8
  40b82c:	mov	w19, #0x0                   	// #0
  40b830:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b834:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b838:	add	x2, x2, #0x550
  40b83c:	add	x0, x0, #0xf78
  40b840:	bl	419d28 <ferror@plt+0x15d98>
  40b844:	mov	w0, w19
  40b848:	ldp	x19, x20, [sp, #16]
  40b84c:	ldp	x21, x22, [sp, #32]
  40b850:	ldp	x29, x30, [sp], #224
  40b854:	ret
  40b858:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b85c:	add	x1, x1, #0x690
  40b860:	add	x1, x1, #0xa8
  40b864:	mov	w19, #0x0                   	// #0
  40b868:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b86c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b870:	add	x2, x2, #0x570
  40b874:	add	x0, x0, #0xf78
  40b878:	bl	419d28 <ferror@plt+0x15d98>
  40b87c:	mov	w0, w19
  40b880:	ldp	x19, x20, [sp, #16]
  40b884:	ldp	x21, x22, [sp, #32]
  40b888:	ldp	x29, x30, [sp], #224
  40b88c:	ret
  40b890:	mov	x3, x19
  40b894:	mov	x2, #0x0                   	// #0
  40b898:	mov	w1, #0x0                   	// #0
  40b89c:	bl	403e30 <fallocate@plt>
  40b8a0:	mov	x2, x19
  40b8a4:	mov	x1, x20
  40b8a8:	mov	w0, w23
  40b8ac:	bl	403a20 <write@plt>
  40b8b0:	tbnz	x0, #63, 40b91c <ferror@plt+0x798c>
  40b8b4:	cmp	x19, x0
  40b8b8:	b.ge	40b8f8 <ferror@plt+0x7968>  // b.tcont
  40b8bc:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40b8c0:	add	x3, x3, #0x690
  40b8c4:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  40b8c8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b8cc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b8d0:	add	x3, x3, #0xc0
  40b8d4:	add	x4, x4, #0x5c0
  40b8d8:	add	x1, x1, #0x2f8
  40b8dc:	add	x0, x0, #0xf78
  40b8e0:	mov	w2, #0x44c                 	// #1100
  40b8e4:	bl	430e98 <ferror@plt+0x2cf08>
  40b8e8:	mov	x0, x20
  40b8ec:	bl	4034d0 <strlen@plt>
  40b8f0:	mov	x19, x0
  40b8f4:	b	40b6ac <ferror@plt+0x771c>
  40b8f8:	sub	x19, x19, x0
  40b8fc:	add	x20, x20, x0
  40b900:	cmp	x19, #0x0
  40b904:	b.le	40b6ec <ferror@plt+0x775c>
  40b908:	mov	x2, x19
  40b90c:	mov	x1, x20
  40b910:	mov	w0, w23
  40b914:	bl	403a20 <write@plt>
  40b918:	tbz	x0, #63, 40b8b4 <ferror@plt+0x7924>
  40b91c:	ldr	w0, [x24]
  40b920:	cmp	w0, #0x4
  40b924:	b.eq	40b8a0 <ferror@plt+0x7910>  // b.none
  40b928:	mov	x0, x22
  40b92c:	mov	x1, x25
  40b930:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b934:	add	x2, x2, #0x590
  40b938:	bl	40a728 <ferror@plt+0x6798>
  40b93c:	mov	x26, #0x0                   	// #0
  40b940:	mov	w0, w23
  40b944:	mov	w19, #0x0                   	// #0
  40b948:	bl	4039c0 <close@plt>
  40b94c:	mov	x0, x25
  40b950:	bl	4279b0 <ferror@plt+0x23a20>
  40b954:	mov	x0, x25
  40b958:	bl	417d40 <ferror@plt+0x13db0>
  40b95c:	mov	x0, x26
  40b960:	bl	417d40 <ferror@plt+0x13db0>
  40b964:	mov	w0, w19
  40b968:	ldp	x19, x20, [sp, #16]
  40b96c:	ldp	x21, x22, [sp, #32]
  40b970:	ldp	x23, x24, [sp, #48]
  40b974:	ldp	x25, x26, [sp, #64]
  40b978:	ldp	x29, x30, [sp], #224
  40b97c:	ret
  40b980:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40b984:	add	x1, x1, #0x690
  40b988:	add	x1, x1, #0xa8
  40b98c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b990:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40b994:	add	x2, x2, #0x448
  40b998:	add	x0, x0, #0xf78
  40b99c:	mov	w19, #0x0                   	// #0
  40b9a0:	bl	419d28 <ferror@plt+0x15d98>
  40b9a4:	b	40b67c <ferror@plt+0x76ec>
  40b9a8:	ldr	x0, [sp, #144]
  40b9ac:	cmp	x0, #0x0
  40b9b0:	b.le	40b72c <ferror@plt+0x779c>
  40b9b4:	mov	w0, w23
  40b9b8:	bl	403750 <fsync@plt>
  40b9bc:	cbz	w0, 40b72c <ferror@plt+0x779c>
  40b9c0:	mov	x0, x22
  40b9c4:	mov	x1, x25
  40b9c8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b9cc:	add	x2, x2, #0x5d0
  40b9d0:	bl	40a728 <ferror@plt+0x6798>
  40b9d4:	mov	x26, #0x0                   	// #0
  40b9d8:	mov	w0, w23
  40b9dc:	b	40b948 <ferror@plt+0x79b8>
  40b9e0:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40b9e4:	add	x0, x0, #0x690
  40b9e8:	add	x0, x0, #0x38
  40b9ec:	ldrb	w20, [x0, w1, uxtw]
  40b9f0:	b	40b7c8 <ferror@plt+0x7838>
  40b9f4:	mov	x1, x25
  40b9f8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40b9fc:	add	x2, x2, #0x410
  40ba00:	mov	x0, x22
  40ba04:	bl	40a728 <ferror@plt+0x6798>
  40ba08:	mov	x26, #0x0                   	// #0
  40ba0c:	mov	x0, x25
  40ba10:	mov	w19, #0x0                   	// #0
  40ba14:	bl	417d40 <ferror@plt+0x13db0>
  40ba18:	b	40b95c <ferror@plt+0x79cc>
  40ba1c:	bl	4279b0 <ferror@plt+0x23a20>
  40ba20:	mov	x26, #0x0                   	// #0
  40ba24:	mov	x0, x25
  40ba28:	bl	417d40 <ferror@plt+0x13db0>
  40ba2c:	b	40b95c <ferror@plt+0x79cc>
  40ba30:	mov	w19, #0x0                   	// #0
  40ba34:	b	40b95c <ferror@plt+0x79cc>
  40ba38:	stp	x29, x30, [sp, #-32]!
  40ba3c:	mov	x29, sp
  40ba40:	str	x19, [sp, #16]
  40ba44:	mov	x19, x0
  40ba48:	bl	40a348 <ferror@plt+0x63b8>
  40ba4c:	cmn	w0, #0x1
  40ba50:	csel	x0, x19, xzr, ne  // ne = any
  40ba54:	ldr	x19, [sp, #16]
  40ba58:	ldp	x29, x30, [sp], #32
  40ba5c:	ret
  40ba60:	stp	x29, x30, [sp, #-32]!
  40ba64:	mov	w1, #0x1c0                 	// #448
  40ba68:	mov	x29, sp
  40ba6c:	str	x19, [sp, #16]
  40ba70:	mov	x19, x0
  40ba74:	bl	40a348 <ferror@plt+0x63b8>
  40ba78:	cmn	w0, #0x1
  40ba7c:	csel	x0, x19, xzr, ne  // ne = any
  40ba80:	ldr	x19, [sp, #16]
  40ba84:	ldp	x29, x30, [sp], #32
  40ba88:	ret
  40ba8c:	nop
  40ba90:	orr	w1, w1, #0xc0
  40ba94:	b	40a538 <ferror@plt+0x65a8>
  40ba98:	mov	w2, #0x180                 	// #384
  40ba9c:	mov	w1, #0xc2                  	// #194
  40baa0:	b	40a538 <ferror@plt+0x65a8>
  40baa4:	nop
  40baa8:	stp	x29, x30, [sp, #-48]!
  40baac:	mov	x5, x2
  40bab0:	mov	w4, #0x180                 	// #384
  40bab4:	mov	x29, sp
  40bab8:	adrp	x2, 40a000 <ferror@plt+0x6070>
  40babc:	mov	w3, #0xc2                  	// #194
  40bac0:	add	x2, x2, #0xb0
  40bac4:	stp	x19, x20, [sp, #16]
  40bac8:	mov	x20, x1
  40bacc:	add	x1, sp, #0x28
  40bad0:	bl	40aa98 <ferror@plt+0x6b08>
  40bad4:	mov	w19, w0
  40bad8:	cmn	w0, #0x1
  40badc:	b.eq	40baec <ferror@plt+0x7b5c>  // b.none
  40bae0:	ldr	x0, [sp, #40]
  40bae4:	cbz	x20, 40bafc <ferror@plt+0x7b6c>
  40bae8:	str	x0, [x20]
  40baec:	mov	w0, w19
  40baf0:	ldp	x19, x20, [sp, #16]
  40baf4:	ldp	x29, x30, [sp], #48
  40baf8:	ret
  40bafc:	bl	417d40 <ferror@plt+0x13db0>
  40bb00:	mov	w0, w19
  40bb04:	ldp	x19, x20, [sp, #16]
  40bb08:	ldp	x29, x30, [sp], #48
  40bb0c:	ret
  40bb10:	stp	x29, x30, [sp, #-32]!
  40bb14:	mov	x5, x1
  40bb18:	mov	w4, #0x1c0                 	// #448
  40bb1c:	mov	x29, sp
  40bb20:	add	x1, sp, #0x18
  40bb24:	mov	w3, #0x0                   	// #0
  40bb28:	adrp	x2, 40a000 <ferror@plt+0x6070>
  40bb2c:	add	x2, x2, #0xa8
  40bb30:	bl	40aa98 <ferror@plt+0x6b08>
  40bb34:	cmn	w0, #0x1
  40bb38:	ldr	x1, [sp, #24]
  40bb3c:	ldp	x29, x30, [sp], #32
  40bb40:	csel	x0, x1, xzr, ne  // ne = any
  40bb44:	ret
  40bb48:	mov	x3, x1
  40bb4c:	cbz	x1, 40bb5c <ferror@plt+0x7bcc>
  40bb50:	mov	x2, #0x0                   	// #0
  40bb54:	mov	x1, #0x0                   	// #0
  40bb58:	b	40a0b8 <ferror@plt+0x6128>
  40bb5c:	mov	x0, #0x0                   	// #0
  40bb60:	ret
  40bb64:	nop
  40bb68:	stp	x29, x30, [sp, #-224]!
  40bb6c:	mov	x29, sp
  40bb70:	str	q0, [sp, #48]
  40bb74:	str	q1, [sp, #64]
  40bb78:	str	q2, [sp, #80]
  40bb7c:	str	q3, [sp, #96]
  40bb80:	str	q4, [sp, #112]
  40bb84:	str	q5, [sp, #128]
  40bb88:	str	q6, [sp, #144]
  40bb8c:	str	q7, [sp, #160]
  40bb90:	stp	x2, x3, [sp, #176]
  40bb94:	stp	x4, x5, [sp, #192]
  40bb98:	stp	x6, x7, [sp, #208]
  40bb9c:	cbz	x0, 40bbd0 <ferror@plt+0x7c40>
  40bba0:	add	x6, sp, #0xb0
  40bba4:	add	x7, sp, #0xe0
  40bba8:	mov	w5, #0xffffffd0            	// #-48
  40bbac:	mov	w4, #0xffffff80            	// #-128
  40bbb0:	add	x2, sp, #0x10
  40bbb4:	mov	x3, #0x0                   	// #0
  40bbb8:	stp	x7, x7, [sp, #16]
  40bbbc:	str	x6, [sp, #32]
  40bbc0:	stp	w5, w4, [sp, #40]
  40bbc4:	bl	40a0b8 <ferror@plt+0x6128>
  40bbc8:	ldp	x29, x30, [sp], #224
  40bbcc:	ret
  40bbd0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40bbd4:	add	x1, x1, #0x690
  40bbd8:	add	x1, x1, #0xd8
  40bbdc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40bbe0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40bbe4:	add	x2, x2, #0x640
  40bbe8:	add	x0, x0, #0xf78
  40bbec:	bl	419d28 <ferror@plt+0x15d98>
  40bbf0:	mov	x0, #0x0                   	// #0
  40bbf4:	ldp	x29, x30, [sp], #224
  40bbf8:	ret
  40bbfc:	nop
  40bc00:	adrp	x1, 44c000 <ferror@plt+0x48070>
  40bc04:	mov	x3, x0
  40bc08:	mov	x2, #0x0                   	// #0
  40bc0c:	add	x0, x1, #0xd08
  40bc10:	mov	x1, #0x0                   	// #0
  40bc14:	b	40a0b8 <ferror@plt+0x6128>
  40bc18:	stp	x29, x30, [sp, #-240]!
  40bc1c:	mov	x11, x0
  40bc20:	mov	w9, #0xffffffc8            	// #-56
  40bc24:	mov	x29, sp
  40bc28:	add	x10, sp, #0xb0
  40bc2c:	stp	x3, x4, [sp, #200]
  40bc30:	add	x4, sp, #0xf0
  40bc34:	mov	w8, #0xffffff80            	// #-128
  40bc38:	mov	x3, #0x0                   	// #0
  40bc3c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40bc40:	add	x0, x0, #0xd08
  40bc44:	stp	x4, x4, [sp, #16]
  40bc48:	str	x10, [sp, #32]
  40bc4c:	stp	w9, w8, [sp, #40]
  40bc50:	str	q0, [sp, #48]
  40bc54:	str	q1, [sp, #64]
  40bc58:	str	q2, [sp, #80]
  40bc5c:	str	q3, [sp, #96]
  40bc60:	str	q4, [sp, #112]
  40bc64:	str	q5, [sp, #128]
  40bc68:	str	q6, [sp, #144]
  40bc6c:	str	q7, [sp, #160]
  40bc70:	stp	x1, x2, [sp, #184]
  40bc74:	add	x2, sp, #0x10
  40bc78:	mov	x1, x11
  40bc7c:	stp	x5, x6, [sp, #216]
  40bc80:	str	x7, [sp, #232]
  40bc84:	bl	40a0b8 <ferror@plt+0x6128>
  40bc88:	ldp	x29, x30, [sp], #240
  40bc8c:	ret
  40bc90:	stp	x29, x30, [sp, #-64]!
  40bc94:	mov	x29, sp
  40bc98:	stp	x19, x20, [sp, #16]
  40bc9c:	mov	w20, #0x100                 	// #256
  40bca0:	stp	x21, x22, [sp, #32]
  40bca4:	mov	x22, x0
  40bca8:	mov	x21, #0x100                 	// #256
  40bcac:	mov	x0, #0x100                 	// #256
  40bcb0:	str	x23, [sp, #48]
  40bcb4:	mov	x23, x1
  40bcb8:	bl	417c00 <ferror@plt+0x13c70>
  40bcbc:	mov	x19, x0
  40bcc0:	b	40bce0 <ferror@plt+0x7d50>
  40bcc4:	lsl	w21, w20, #1
  40bcc8:	cmp	w20, w2
  40bccc:	mov	x20, x21
  40bcd0:	b.hi	40bdb0 <ferror@plt+0x7e20>  // b.pmore
  40bcd4:	mov	x1, x21
  40bcd8:	bl	417cc8 <ferror@plt+0x13d38>
  40bcdc:	mov	x19, x0
  40bce0:	mov	x2, x21
  40bce4:	mov	x1, x19
  40bce8:	mov	x0, x22
  40bcec:	bl	4035c0 <readlink@plt>
  40bcf0:	mov	x2, x0
  40bcf4:	mov	x0, x19
  40bcf8:	tbz	w2, #31, 40bcc4 <ferror@plt+0x7d34>
  40bcfc:	bl	403e80 <__errno_location@plt>
  40bd00:	mov	x1, x0
  40bd04:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  40bd08:	add	x21, x21, #0xa48
  40bd0c:	mov	x0, x22
  40bd10:	ldr	w22, [x1]
  40bd14:	bl	444fc8 <ferror@plt+0x41038>
  40bd18:	mov	x20, x0
  40bd1c:	mov	x0, x19
  40bd20:	bl	417d40 <ferror@plt+0x13db0>
  40bd24:	ldr	w19, [x21, #4]
  40bd28:	cbnz	w19, 40bd40 <ferror@plt+0x7db0>
  40bd2c:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40bd30:	add	x0, x0, #0x2d0
  40bd34:	bl	421a88 <ferror@plt+0x1daf8>
  40bd38:	mov	w19, w0
  40bd3c:	str	w0, [x21, #4]
  40bd40:	sub	w1, w22, #0x1
  40bd44:	mov	w21, #0x18                  	// #24
  40bd48:	cmp	w1, #0x27
  40bd4c:	b.ls	40bd9c <ferror@plt+0x7e0c>  // b.plast
  40bd50:	mov	w0, w22
  40bd54:	bl	4283c8 <ferror@plt+0x24438>
  40bd58:	mov	w2, w21
  40bd5c:	mov	x5, x0
  40bd60:	mov	w1, w19
  40bd64:	mov	x4, x20
  40bd68:	adrp	x3, 44e000 <ferror@plt+0x4a070>
  40bd6c:	add	x3, x3, #0x658
  40bd70:	mov	x0, x23
  40bd74:	bl	409b68 <ferror@plt+0x5bd8>
  40bd78:	mov	x0, x20
  40bd7c:	mov	x19, #0x0                   	// #0
  40bd80:	bl	417d40 <ferror@plt+0x13db0>
  40bd84:	mov	x0, x19
  40bd88:	ldp	x19, x20, [sp, #16]
  40bd8c:	ldp	x21, x22, [sp, #32]
  40bd90:	ldr	x23, [sp, #48]
  40bd94:	ldp	x29, x30, [sp], #64
  40bd98:	ret
  40bd9c:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40bda0:	add	x0, x0, #0x690
  40bda4:	add	x0, x0, #0x38
  40bda8:	ldrb	w21, [x0, w1, uxtw]
  40bdac:	b	40bd50 <ferror@plt+0x7dc0>
  40bdb0:	strb	wzr, [x19, w2, sxtw]
  40bdb4:	mov	x0, x19
  40bdb8:	ldp	x19, x20, [sp, #16]
  40bdbc:	ldp	x21, x22, [sp, #32]
  40bdc0:	ldr	x23, [sp, #48]
  40bdc4:	ldp	x29, x30, [sp], #64
  40bdc8:	ret
  40bdcc:	nop
  40bdd0:	cbz	x0, 40bde4 <ferror@plt+0x7e54>
  40bdd4:	ldrb	w0, [x0]
  40bdd8:	cmp	w0, #0x2f
  40bddc:	cset	w0, eq  // eq = none
  40bde0:	ret
  40bde4:	stp	x29, x30, [sp, #-16]!
  40bde8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40bdec:	add	x1, x1, #0x690
  40bdf0:	mov	x29, sp
  40bdf4:	add	x1, x1, #0x78
  40bdf8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40bdfc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40be00:	add	x2, x2, #0x430
  40be04:	add	x0, x0, #0xf78
  40be08:	bl	419d28 <ferror@plt+0x15d98>
  40be0c:	mov	w0, #0x0                   	// #0
  40be10:	ldp	x29, x30, [sp], #16
  40be14:	ret
  40be18:	cbz	x0, 40be40 <ferror@plt+0x7eb0>
  40be1c:	ldrb	w1, [x0]
  40be20:	cmp	w1, #0x2f
  40be24:	b.eq	40be30 <ferror@plt+0x7ea0>  // b.none
  40be28:	mov	x0, #0x0                   	// #0
  40be2c:	ret
  40be30:	ldrb	w1, [x0, #1]!
  40be34:	cmp	w1, #0x2f
  40be38:	b.eq	40be30 <ferror@plt+0x7ea0>  // b.none
  40be3c:	ret
  40be40:	stp	x29, x30, [sp, #-16]!
  40be44:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40be48:	add	x1, x1, #0x690
  40be4c:	mov	x29, sp
  40be50:	add	x1, x1, #0xe8
  40be54:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40be58:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40be5c:	add	x2, x2, #0x430
  40be60:	add	x0, x0, #0xf78
  40be64:	bl	419d28 <ferror@plt+0x15d98>
  40be68:	mov	x0, #0x0                   	// #0
  40be6c:	ldp	x29, x30, [sp], #16
  40be70:	ret
  40be74:	nop
  40be78:	stp	x29, x30, [sp, #-32]!
  40be7c:	mov	x29, sp
  40be80:	str	x19, [sp, #16]
  40be84:	mov	x19, x0
  40be88:	cbz	x0, 40beac <ferror@plt+0x7f1c>
  40be8c:	mov	w1, #0x2f                  	// #47
  40be90:	bl	4039e0 <strrchr@plt>
  40be94:	cmp	x0, #0x0
  40be98:	csinc	x19, x19, x0, eq  // eq = none
  40be9c:	mov	x0, x19
  40bea0:	ldr	x19, [sp, #16]
  40bea4:	ldp	x29, x30, [sp], #32
  40bea8:	ret
  40beac:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40beb0:	add	x1, x1, #0x690
  40beb4:	add	x1, x1, #0x100
  40beb8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40bebc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40bec0:	add	x2, x2, #0x430
  40bec4:	add	x0, x0, #0xf78
  40bec8:	bl	419d28 <ferror@plt+0x15d98>
  40becc:	mov	x0, x19
  40bed0:	ldr	x19, [sp, #16]
  40bed4:	ldp	x29, x30, [sp], #32
  40bed8:	ret
  40bedc:	nop
  40bee0:	stp	x29, x30, [sp, #-32]!
  40bee4:	mov	x29, sp
  40bee8:	stp	x19, x20, [sp, #16]
  40beec:	cbz	x0, 40bf84 <ferror@plt+0x7ff4>
  40bef0:	ldrb	w1, [x0]
  40bef4:	mov	x19, x0
  40bef8:	cbz	w1, 40bfb8 <ferror@plt+0x8028>
  40befc:	bl	4034d0 <strlen@plt>
  40bf00:	sub	x3, x0, #0x1
  40bf04:	cbnz	x0, 40bf14 <ferror@plt+0x7f84>
  40bf08:	b	40bfcc <ferror@plt+0x803c>
  40bf0c:	cmn	x3, #0x1
  40bf10:	b.eq	40bfcc <ferror@plt+0x803c>  // b.none
  40bf14:	ldrb	w1, [x19, x3]
  40bf18:	mov	x0, x3
  40bf1c:	sub	x3, x3, #0x1
  40bf20:	cmp	w1, #0x2f
  40bf24:	b.eq	40bf0c <ferror@plt+0x7f7c>  // b.none
  40bf28:	mov	x2, x0
  40bf2c:	b	40bf3c <ferror@plt+0x7fac>
  40bf30:	ldrb	w1, [x19, x2]
  40bf34:	cmp	w1, #0x2f
  40bf38:	b.eq	40bf7c <ferror@plt+0x7fec>  // b.none
  40bf3c:	mov	x3, x2
  40bf40:	sub	x2, x2, #0x1
  40bf44:	cmn	x2, #0x1
  40bf48:	b.ne	40bf30 <ferror@plt+0x7fa0>  // b.any
  40bf4c:	sub	x20, x0, x2
  40bf50:	add	x0, x20, #0x1
  40bf54:	bl	417c00 <ferror@plt+0x13c70>
  40bf58:	mov	x1, x19
  40bf5c:	mov	x19, x0
  40bf60:	mov	x2, x20
  40bf64:	bl	403460 <memcpy@plt>
  40bf68:	mov	x0, x19
  40bf6c:	strb	wzr, [x19, x20]
  40bf70:	ldp	x19, x20, [sp, #16]
  40bf74:	ldp	x29, x30, [sp], #32
  40bf78:	ret
  40bf7c:	add	x19, x19, x3
  40bf80:	b	40bf4c <ferror@plt+0x7fbc>
  40bf84:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40bf88:	add	x1, x1, #0x690
  40bf8c:	add	x1, x1, #0x110
  40bf90:	mov	x19, #0x0                   	// #0
  40bf94:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40bf98:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40bf9c:	add	x2, x2, #0x430
  40bfa0:	add	x0, x0, #0xf78
  40bfa4:	bl	419d28 <ferror@plt+0x15d98>
  40bfa8:	mov	x0, x19
  40bfac:	ldp	x19, x20, [sp, #16]
  40bfb0:	ldp	x29, x30, [sp], #32
  40bfb4:	ret
  40bfb8:	ldp	x19, x20, [sp, #16]
  40bfbc:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40bfc0:	ldp	x29, x30, [sp], #32
  40bfc4:	add	x0, x0, #0xed0
  40bfc8:	b	427a88 <ferror@plt+0x23af8>
  40bfcc:	ldp	x19, x20, [sp, #16]
  40bfd0:	adrp	x0, 44c000 <ferror@plt+0x48070>
  40bfd4:	ldp	x29, x30, [sp], #32
  40bfd8:	add	x0, x0, #0xd08
  40bfdc:	b	427a88 <ferror@plt+0x23af8>
  40bfe0:	stp	x29, x30, [sp, #-32]!
  40bfe4:	mov	x29, sp
  40bfe8:	stp	x19, x20, [sp, #16]
  40bfec:	cbz	x0, 40c05c <ferror@plt+0x80cc>
  40bff0:	mov	x20, x0
  40bff4:	mov	w1, #0x2f                  	// #47
  40bff8:	bl	4039e0 <strrchr@plt>
  40bffc:	cbz	x0, 40c090 <ferror@plt+0x8100>
  40c000:	cmp	x20, x0
  40c004:	b.cc	40c018 <ferror@plt+0x8088>  // b.lo, b.ul, b.last
  40c008:	b	40c028 <ferror@plt+0x8098>
  40c00c:	cmp	x20, x1
  40c010:	b.eq	40c02c <ferror@plt+0x809c>  // b.none
  40c014:	mov	x0, x1
  40c018:	ldrb	w2, [x0]
  40c01c:	sub	x1, x0, #0x1
  40c020:	cmp	w2, #0x2f
  40c024:	b.eq	40c00c <ferror@plt+0x807c>  // b.none
  40c028:	add	x0, x0, #0x1
  40c02c:	sub	x19, x0, x20
  40c030:	add	x0, x19, #0x1
  40c034:	bl	417c00 <ferror@plt+0x13c70>
  40c038:	mov	x1, x20
  40c03c:	mov	x20, x0
  40c040:	mov	x2, x19
  40c044:	bl	403460 <memcpy@plt>
  40c048:	mov	x0, x20
  40c04c:	strb	wzr, [x20, x19]
  40c050:	ldp	x19, x20, [sp, #16]
  40c054:	ldp	x29, x30, [sp], #32
  40c058:	ret
  40c05c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40c060:	add	x1, x1, #0x690
  40c064:	add	x1, x1, #0x128
  40c068:	mov	x20, #0x0                   	// #0
  40c06c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40c070:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40c074:	add	x2, x2, #0x430
  40c078:	add	x0, x0, #0xf78
  40c07c:	bl	419d28 <ferror@plt+0x15d98>
  40c080:	mov	x0, x20
  40c084:	ldp	x19, x20, [sp, #16]
  40c088:	ldp	x29, x30, [sp], #32
  40c08c:	ret
  40c090:	ldp	x19, x20, [sp, #16]
  40c094:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40c098:	ldp	x29, x30, [sp], #32
  40c09c:	add	x0, x0, #0xed0
  40c0a0:	b	427a88 <ferror@plt+0x23af8>
  40c0a4:	nop
  40c0a8:	stp	x29, x30, [sp, #-48]!
  40c0ac:	mov	x29, sp
  40c0b0:	stp	x21, x22, [sp, #32]
  40c0b4:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  40c0b8:	add	x21, x21, #0xa48
  40c0bc:	stp	x19, x20, [sp, #16]
  40c0c0:	ldr	x0, [x21, #8]
  40c0c4:	cbnz	x0, 40c160 <ferror@plt+0x81d0>
  40c0c8:	mov	x0, #0x1000                	// #4096
  40c0cc:	str	x0, [x21, #8]
  40c0d0:	mov	x20, #0x0                   	// #0
  40c0d4:	mov	x22, #0x7ffffffffffffffe    	// #9223372036854775806
  40c0d8:	b	40c0fc <ferror@plt+0x816c>
  40c0dc:	bl	403e80 <__errno_location@plt>
  40c0e0:	ldr	w0, [x0]
  40c0e4:	cmp	w0, #0x22
  40c0e8:	b.ne	40c130 <ferror@plt+0x81a0>  // b.any
  40c0ec:	lsl	x19, x19, #1
  40c0f0:	str	x19, [x21, #8]
  40c0f4:	cmp	x19, x22
  40c0f8:	b.hi	40c130 <ferror@plt+0x81a0>  // b.pmore
  40c0fc:	mov	x0, x20
  40c100:	bl	417d40 <ferror@plt+0x13db0>
  40c104:	ldr	x0, [x21, #8]
  40c108:	add	x0, x0, #0x1
  40c10c:	bl	417c00 <ferror@plt+0x13c70>
  40c110:	ldr	x19, [x21, #8]
  40c114:	strb	wzr, [x0]
  40c118:	mov	x20, x0
  40c11c:	mov	x1, x19
  40c120:	bl	4034b0 <getcwd@plt>
  40c124:	cbz	x0, 40c0dc <ferror@plt+0x814c>
  40c128:	ldrb	w0, [x20]
  40c12c:	cbnz	w0, 40c138 <ferror@plt+0x81a8>
  40c130:	mov	w0, #0x2f                  	// #47
  40c134:	strh	w0, [x20]
  40c138:	mov	x0, x20
  40c13c:	bl	427a88 <ferror@plt+0x23af8>
  40c140:	mov	x19, x0
  40c144:	mov	x0, x20
  40c148:	bl	417d40 <ferror@plt+0x13db0>
  40c14c:	mov	x0, x19
  40c150:	ldp	x19, x20, [sp, #16]
  40c154:	ldp	x21, x22, [sp, #32]
  40c158:	ldp	x29, x30, [sp], #48
  40c15c:	ret
  40c160:	mov	x1, #0x7ffffffffffffffe    	// #9223372036854775806
  40c164:	cmp	x0, x1
  40c168:	b.ls	40c0d0 <ferror@plt+0x8140>  // b.plast
  40c16c:	mov	x0, #0x0                   	// #0
  40c170:	strb	wzr, [x0]
  40c174:	brk	#0x3e8
  40c178:	stp	x29, x30, [sp, #-32]!
  40c17c:	mov	x29, sp
  40c180:	stp	x19, x20, [sp, #16]
  40c184:	mov	x19, x0
  40c188:	dmb	ish
  40c18c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40c190:	add	x20, x0, #0xa58
  40c194:	ldr	x0, [x0, #2648]
  40c198:	cbz	x0, 40c1b8 <ferror@plt+0x8228>
  40c19c:	dmb	ish
  40c1a0:	ldr	x0, [x20, #8]
  40c1a4:	cbz	x0, 40c1e0 <ferror@plt+0x8250>
  40c1a8:	mov	x0, x19
  40c1ac:	ldp	x19, x20, [sp, #16]
  40c1b0:	ldp	x29, x30, [sp], #32
  40c1b4:	ret
  40c1b8:	mov	x0, x20
  40c1bc:	bl	431de8 <ferror@plt+0x2de58>
  40c1c0:	cbz	w0, 40c19c <ferror@plt+0x820c>
  40c1c4:	mov	x0, x20
  40c1c8:	mov	x1, #0x1                   	// #1
  40c1cc:	bl	431e88 <ferror@plt+0x2def8>
  40c1d0:	dmb	ish
  40c1d4:	ldr	x0, [x20, #8]
  40c1d8:	cbnz	x0, 40c1a8 <ferror@plt+0x8218>
  40c1dc:	nop
  40c1e0:	add	x20, x20, #0x8
  40c1e4:	mov	x0, x20
  40c1e8:	bl	431de8 <ferror@plt+0x2de58>
  40c1ec:	cbz	w0, 40c1a8 <ferror@plt+0x8218>
  40c1f0:	mov	x1, #0x0                   	// #0
  40c1f4:	mov	w0, #0x5                   	// #5
  40c1f8:	bl	403f80 <setlocale@plt>
  40c1fc:	cmp	x0, #0x0
  40c200:	cset	x1, eq  // eq = none
  40c204:	mov	x0, x20
  40c208:	add	x1, x1, #0x1
  40c20c:	bl	431e88 <ferror@plt+0x2def8>
  40c210:	mov	x0, x19
  40c214:	ldp	x19, x20, [sp, #16]
  40c218:	ldp	x29, x30, [sp], #32
  40c21c:	ret
  40c220:	stp	x29, x30, [sp, #-32]!
  40c224:	cmp	x1, x0
  40c228:	mov	x29, sp
  40c22c:	str	x19, [sp, #16]
  40c230:	mov	x19, x1
  40c234:	b.eq	40c248 <ferror@plt+0x82b8>  // b.none
  40c238:	mov	x0, x19
  40c23c:	ldr	x19, [sp, #16]
  40c240:	ldp	x29, x30, [sp], #32
  40c244:	ret
  40c248:	mov	w1, #0x7c                  	// #124
  40c24c:	bl	403c40 <strchr@plt>
  40c250:	cmp	x0, #0x0
  40c254:	csinc	x19, x19, x0, eq  // eq = none
  40c258:	mov	x0, x19
  40c25c:	ldr	x19, [sp, #16]
  40c260:	ldp	x29, x30, [sp], #32
  40c264:	ret
  40c268:	stp	x29, x30, [sp, #-48]!
  40c26c:	mov	x29, sp
  40c270:	stp	x19, x20, [sp, #16]
  40c274:	mov	x20, x1
  40c278:	mov	x19, x2
  40c27c:	stp	x21, x22, [sp, #32]
  40c280:	mov	x21, x0
  40c284:	cbz	x0, 40c29c <ferror@plt+0x830c>
  40c288:	dmb	ish
  40c28c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  40c290:	add	x1, x1, #0xa58
  40c294:	ldr	x0, [x1, #8]
  40c298:	cbz	x0, 40c320 <ferror@plt+0x8390>
  40c29c:	add	x0, x20, x19
  40c2a0:	cbnz	x19, 40c2bc <ferror@plt+0x832c>
  40c2a4:	mov	x0, x20
  40c2a8:	mov	w1, #0x7c                  	// #124
  40c2ac:	bl	403c40 <strchr@plt>
  40c2b0:	mov	x22, x0
  40c2b4:	mov	x0, x20
  40c2b8:	cbnz	x22, 40c2d0 <ferror@plt+0x8340>
  40c2bc:	mov	sp, x29
  40c2c0:	ldp	x19, x20, [sp, #16]
  40c2c4:	ldp	x21, x22, [sp, #32]
  40c2c8:	ldp	x29, x30, [sp], #48
  40c2cc:	ret
  40c2d0:	bl	4034d0 <strlen@plt>
  40c2d4:	add	x3, x0, #0x10
  40c2d8:	and	x3, x3, #0xfffffffffffffff0
  40c2dc:	add	x2, x0, #0x1
  40c2e0:	sub	sp, sp, x3
  40c2e4:	mov	x1, x20
  40c2e8:	mov	x0, sp
  40c2ec:	bl	403460 <memcpy@plt>
  40c2f0:	cbz	x21, 40c308 <ferror@plt+0x8378>
  40c2f4:	dmb	ish
  40c2f8:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  40c2fc:	add	x1, x1, #0xa58
  40c300:	ldr	x0, [x1, #8]
  40c304:	cbz	x0, 40c354 <ferror@plt+0x83c4>
  40c308:	add	x0, x22, #0x1
  40c30c:	mov	sp, x29
  40c310:	ldp	x19, x20, [sp, #16]
  40c314:	ldp	x21, x22, [sp, #32]
  40c318:	ldp	x29, x30, [sp], #48
  40c31c:	ret
  40c320:	add	x22, x1, #0x8
  40c324:	mov	x0, x22
  40c328:	bl	431de8 <ferror@plt+0x2de58>
  40c32c:	cbz	w0, 40c29c <ferror@plt+0x830c>
  40c330:	mov	x1, #0x0                   	// #0
  40c334:	mov	w0, #0x5                   	// #5
  40c338:	bl	403f80 <setlocale@plt>
  40c33c:	cmp	x0, #0x0
  40c340:	cset	x1, eq  // eq = none
  40c344:	mov	x0, x22
  40c348:	add	x1, x1, #0x1
  40c34c:	bl	431e88 <ferror@plt+0x2def8>
  40c350:	b	40c29c <ferror@plt+0x830c>
  40c354:	add	x19, x1, #0x8
  40c358:	mov	x0, x19
  40c35c:	bl	431de8 <ferror@plt+0x2de58>
  40c360:	cbz	w0, 40c308 <ferror@plt+0x8378>
  40c364:	mov	x1, #0x0                   	// #0
  40c368:	mov	w0, #0x5                   	// #5
  40c36c:	bl	403f80 <setlocale@plt>
  40c370:	cmp	x0, #0x0
  40c374:	cset	x1, eq  // eq = none
  40c378:	mov	x0, x19
  40c37c:	add	x1, x1, #0x1
  40c380:	bl	431e88 <ferror@plt+0x2def8>
  40c384:	add	x0, x22, #0x1
  40c388:	b	40c30c <ferror@plt+0x837c>
  40c38c:	nop
  40c390:	stp	x29, x30, [sp, #-48]!
  40c394:	mov	x29, sp
  40c398:	stp	x19, x20, [sp, #16]
  40c39c:	mov	x19, x0
  40c3a0:	mov	x20, x1
  40c3a4:	str	x21, [sp, #32]
  40c3a8:	dmb	ish
  40c3ac:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40c3b0:	add	x21, x0, #0xa58
  40c3b4:	ldr	x0, [x0, #2648]
  40c3b8:	cbz	x0, 40c3dc <ferror@plt+0x844c>
  40c3bc:	mov	x2, x20
  40c3c0:	mov	x1, x19
  40c3c4:	ldp	x19, x20, [sp, #16]
  40c3c8:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40c3cc:	ldr	x21, [sp, #32]
  40c3d0:	add	x0, x0, #0x368
  40c3d4:	ldp	x29, x30, [sp], #48
  40c3d8:	b	40c268 <ferror@plt+0x82d8>
  40c3dc:	mov	x0, x21
  40c3e0:	bl	431de8 <ferror@plt+0x2de58>
  40c3e4:	cbz	w0, 40c3bc <ferror@plt+0x842c>
  40c3e8:	mov	x0, x21
  40c3ec:	mov	x1, #0x1                   	// #1
  40c3f0:	bl	431e88 <ferror@plt+0x2def8>
  40c3f4:	mov	x2, x20
  40c3f8:	mov	x1, x19
  40c3fc:	ldp	x19, x20, [sp, #16]
  40c400:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40c404:	ldr	x21, [sp, #32]
  40c408:	add	x0, x0, #0x368
  40c40c:	ldp	x29, x30, [sp], #48
  40c410:	b	40c268 <ferror@plt+0x82d8>
  40c414:	nop
  40c418:	stp	x29, x30, [sp, #-48]!
  40c41c:	mov	x29, sp
  40c420:	stp	x19, x20, [sp, #16]
  40c424:	mov	x19, x2
  40c428:	cbz	x0, 40c44c <ferror@plt+0x84bc>
  40c42c:	dmb	ish
  40c430:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40c434:	add	x20, x20, #0xa58
  40c438:	ldr	x0, [x20, #8]
  40c43c:	cbz	x0, 40c490 <ferror@plt+0x8500>
  40c440:	dmb	ish
  40c444:	ldr	x0, [x20, #8]
  40c448:	cbz	x0, 40c45c <ferror@plt+0x84cc>
  40c44c:	mov	x0, x19
  40c450:	ldp	x19, x20, [sp, #16]
  40c454:	ldp	x29, x30, [sp], #48
  40c458:	ret
  40c45c:	add	x20, x20, #0x8
  40c460:	mov	x0, x20
  40c464:	bl	431de8 <ferror@plt+0x2de58>
  40c468:	cbz	w0, 40c44c <ferror@plt+0x84bc>
  40c46c:	mov	x1, #0x0                   	// #0
  40c470:	mov	w0, #0x5                   	// #5
  40c474:	bl	403f80 <setlocale@plt>
  40c478:	cmp	x0, #0x0
  40c47c:	cset	x1, eq  // eq = none
  40c480:	mov	x0, x20
  40c484:	add	x1, x1, #0x1
  40c488:	bl	431e88 <ferror@plt+0x2def8>
  40c48c:	b	40c44c <ferror@plt+0x84bc>
  40c490:	str	x21, [sp, #32]
  40c494:	add	x21, x20, #0x8
  40c498:	mov	x0, x21
  40c49c:	bl	431de8 <ferror@plt+0x2de58>
  40c4a0:	cbz	w0, 40c4cc <ferror@plt+0x853c>
  40c4a4:	mov	x1, #0x0                   	// #0
  40c4a8:	mov	w0, #0x5                   	// #5
  40c4ac:	bl	403f80 <setlocale@plt>
  40c4b0:	cmp	x0, #0x0
  40c4b4:	cset	x1, eq  // eq = none
  40c4b8:	mov	x0, x21
  40c4bc:	add	x1, x1, #0x1
  40c4c0:	bl	431e88 <ferror@plt+0x2def8>
  40c4c4:	ldr	x21, [sp, #32]
  40c4c8:	b	40c440 <ferror@plt+0x84b0>
  40c4cc:	ldr	x21, [sp, #32]
  40c4d0:	b	40c440 <ferror@plt+0x84b0>
  40c4d4:	nop
  40c4d8:	stp	x29, x30, [sp, #-32]!
  40c4dc:	mov	x29, sp
  40c4e0:	stp	x19, x20, [sp, #16]
  40c4e4:	mov	x19, x1
  40c4e8:	cbz	x0, 40c500 <ferror@plt+0x8570>
  40c4ec:	dmb	ish
  40c4f0:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40c4f4:	add	x0, x0, #0xa58
  40c4f8:	ldr	x1, [x0, #8]
  40c4fc:	cbz	x1, 40c510 <ferror@plt+0x8580>
  40c500:	mov	x0, x19
  40c504:	ldp	x19, x20, [sp, #16]
  40c508:	ldp	x29, x30, [sp], #32
  40c50c:	ret
  40c510:	add	x20, x0, #0x8
  40c514:	mov	x0, x20
  40c518:	bl	431de8 <ferror@plt+0x2de58>
  40c51c:	cbz	w0, 40c500 <ferror@plt+0x8570>
  40c520:	mov	x1, #0x0                   	// #0
  40c524:	mov	w0, #0x5                   	// #5
  40c528:	bl	403f80 <setlocale@plt>
  40c52c:	cmp	x0, #0x0
  40c530:	cset	x1, eq  // eq = none
  40c534:	mov	x0, x20
  40c538:	add	x1, x1, #0x1
  40c53c:	bl	431e88 <ferror@plt+0x2def8>
  40c540:	b	40c500 <ferror@plt+0x8570>
  40c544:	nop
  40c548:	stp	x29, x30, [sp, #-32]!
  40c54c:	mov	x29, sp
  40c550:	stp	x19, x20, [sp, #16]
  40c554:	mov	x19, x1
  40c558:	cbz	x0, 40c570 <ferror@plt+0x85e0>
  40c55c:	dmb	ish
  40c560:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40c564:	add	x0, x0, #0xa58
  40c568:	ldr	x1, [x0, #8]
  40c56c:	cbz	x1, 40c580 <ferror@plt+0x85f0>
  40c570:	mov	x0, x19
  40c574:	ldp	x19, x20, [sp, #16]
  40c578:	ldp	x29, x30, [sp], #32
  40c57c:	ret
  40c580:	add	x20, x0, #0x8
  40c584:	mov	x0, x20
  40c588:	bl	431de8 <ferror@plt+0x2de58>
  40c58c:	cbz	w0, 40c570 <ferror@plt+0x85e0>
  40c590:	mov	x1, #0x0                   	// #0
  40c594:	mov	w0, #0x5                   	// #5
  40c598:	bl	403f80 <setlocale@plt>
  40c59c:	cmp	x0, #0x0
  40c5a0:	cset	x1, eq  // eq = none
  40c5a4:	mov	x0, x20
  40c5a8:	add	x1, x1, #0x1
  40c5ac:	bl	431e88 <ferror@plt+0x2def8>
  40c5b0:	b	40c570 <ferror@plt+0x85e0>
  40c5b4:	nop
  40c5b8:	stp	x29, x30, [sp, #-48]!
  40c5bc:	mov	x29, sp
  40c5c0:	stp	x19, x20, [sp, #16]
  40c5c4:	mov	x20, x1
  40c5c8:	mov	x19, x2
  40c5cc:	stp	x21, x22, [sp, #32]
  40c5d0:	mov	x21, x3
  40c5d4:	cbz	x0, 40c5ec <ferror@plt+0x865c>
  40c5d8:	dmb	ish
  40c5dc:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  40c5e0:	add	x0, x0, #0xa58
  40c5e4:	ldr	x1, [x0, #8]
  40c5e8:	cbz	x1, 40c604 <ferror@plt+0x8674>
  40c5ec:	cmp	x21, #0x1
  40c5f0:	csel	x0, x20, x19, eq  // eq = none
  40c5f4:	ldp	x19, x20, [sp, #16]
  40c5f8:	ldp	x21, x22, [sp, #32]
  40c5fc:	ldp	x29, x30, [sp], #48
  40c600:	ret
  40c604:	add	x22, x0, #0x8
  40c608:	mov	x0, x22
  40c60c:	bl	431de8 <ferror@plt+0x2de58>
  40c610:	cbz	w0, 40c5ec <ferror@plt+0x865c>
  40c614:	mov	x1, #0x0                   	// #0
  40c618:	mov	w0, #0x5                   	// #5
  40c61c:	bl	403f80 <setlocale@plt>
  40c620:	cmp	x0, #0x0
  40c624:	cset	x1, eq  // eq = none
  40c628:	mov	x0, x22
  40c62c:	add	x1, x1, #0x1
  40c630:	bl	431e88 <ferror@plt+0x2def8>
  40c634:	b	40c5ec <ferror@plt+0x865c>
  40c638:	ret
  40c63c:	nop
  40c640:	stp	x29, x30, [sp, #-64]!
  40c644:	mov	x29, sp
  40c648:	stp	x19, x20, [sp, #16]
  40c64c:	mov	x20, x0
  40c650:	ldr	w0, [x0, #12]
  40c654:	stp	x21, x22, [sp, #32]
  40c658:	ldr	w21, [x20]
  40c65c:	str	x23, [sp, #48]
  40c660:	cmp	wzr, w0, lsl #1
  40c664:	b.eq	40c7cc <ferror@plt+0x883c>  // b.none
  40c668:	lsl	w0, w0, #1
  40c66c:	mov	w1, #0x0                   	// #0
  40c670:	asr	w0, w0, #1
  40c674:	add	w1, w1, #0x1
  40c678:	cbnz	w0, 40c670 <ferror@plt+0x86e0>
  40c67c:	cmp	w1, #0x3
  40c680:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40c684:	mov	w2, #0x3                   	// #3
  40c688:	csel	w2, w1, w2, ge  // ge = tcont
  40c68c:	add	x1, x0, #0x8b0
  40c690:	mov	w4, #0x1                   	// #1
  40c694:	lsl	w4, w4, w2
  40c698:	sxtw	x0, w4
  40c69c:	ldr	w5, [x1, w2, sxtw #2]
  40c6a0:	mov	w3, #0x0                   	// #0
  40c6a4:	mov	w1, #0x0                   	// #0
  40c6a8:	stp	w4, w5, [x20]
  40c6ac:	nop
  40c6b0:	lsl	w1, w1, #1
  40c6b4:	add	w3, w3, #0x1
  40c6b8:	orr	w1, w1, #0x1
  40c6bc:	cmp	w2, w3
  40c6c0:	b.ne	40c6b0 <ferror@plt+0x8720>  // b.any
  40c6c4:	str	w1, [x20, #8]
  40c6c8:	mov	x1, #0x8                   	// #8
  40c6cc:	bl	417ed8 <ferror@plt+0x13f48>
  40c6d0:	mov	x22, x0
  40c6d4:	mov	x23, x0
  40c6d8:	ldr	x1, [x20, #24]
  40c6dc:	ldr	x0, [x20, #40]
  40c6e0:	cmp	x1, x0
  40c6e4:	b.eq	40c6f8 <ferror@plt+0x8768>  // b.none
  40c6e8:	ldrsw	x0, [x20]
  40c6ec:	mov	x1, #0x8                   	// #8
  40c6f0:	bl	417ed8 <ferror@plt+0x13f48>
  40c6f4:	mov	x23, x0
  40c6f8:	ldrsw	x0, [x20]
  40c6fc:	mov	x1, #0x4                   	// #4
  40c700:	bl	417ed8 <ferror@plt+0x13f48>
  40c704:	mov	x19, x0
  40c708:	cmp	w21, #0x0
  40c70c:	ldr	x10, [x20, #24]
  40c710:	b.le	40c7e0 <ferror@plt+0x8850>
  40c714:	ldp	x9, x0, [x20, #32]
  40c718:	mov	x7, #0x0                   	// #0
  40c71c:	nop
  40c720:	ldr	w8, [x9, x7, lsl #2]
  40c724:	cmp	w8, #0x1
  40c728:	b.ls	40c780 <ferror@plt+0x87f0>  // b.plast
  40c72c:	ldr	w2, [x20, #4]
  40c730:	udiv	w1, w8, w2
  40c734:	msub	w2, w1, w2, w8
  40c738:	mov	x1, x2
  40c73c:	add	x6, x19, w2, uxtw #2
  40c740:	ldr	w3, [x19, x2, lsl #2]
  40c744:	cbz	w3, 40c76c <ferror@plt+0x87dc>
  40c748:	ldr	w4, [x20, #8]
  40c74c:	mov	w3, #0x0                   	// #0
  40c750:	add	w3, w3, #0x1
  40c754:	add	w1, w3, w1
  40c758:	and	w2, w4, w1
  40c75c:	and	w1, w4, w1
  40c760:	add	x6, x19, x2, lsl #2
  40c764:	ldr	w5, [x19, x2, lsl #2]
  40c768:	cbnz	w5, 40c750 <ferror@plt+0x87c0>
  40c76c:	ldr	x1, [x10, x7, lsl #3]
  40c770:	str	x1, [x22, x2, lsl #3]
  40c774:	ldr	x1, [x0, x7, lsl #3]
  40c778:	str	x1, [x23, x2, lsl #3]
  40c77c:	str	w8, [x6]
  40c780:	add	x7, x7, #0x1
  40c784:	cmp	w21, w7
  40c788:	b.gt	40c720 <ferror@plt+0x8790>
  40c78c:	cmp	x10, x0
  40c790:	b.eq	40c79c <ferror@plt+0x880c>  // b.none
  40c794:	bl	417d40 <ferror@plt+0x13db0>
  40c798:	ldr	x0, [x20, #24]
  40c79c:	bl	417d40 <ferror@plt+0x13db0>
  40c7a0:	ldr	x0, [x20, #32]
  40c7a4:	bl	417d40 <ferror@plt+0x13db0>
  40c7a8:	stp	x22, x19, [x20, #24]
  40c7ac:	ldr	w0, [x20, #12]
  40c7b0:	str	w0, [x20, #16]
  40c7b4:	str	x23, [x20, #40]
  40c7b8:	ldp	x19, x20, [sp, #16]
  40c7bc:	ldp	x21, x22, [sp, #32]
  40c7c0:	ldr	x23, [sp, #48]
  40c7c4:	ldp	x29, x30, [sp], #64
  40c7c8:	ret
  40c7cc:	mov	w5, #0x7                   	// #7
  40c7d0:	mov	w4, #0x8                   	// #8
  40c7d4:	mov	w2, #0x3                   	// #3
  40c7d8:	mov	x0, #0x8                   	// #8
  40c7dc:	b	40c6a0 <ferror@plt+0x8710>
  40c7e0:	ldr	x0, [x20, #40]
  40c7e4:	b	40c78c <ferror@plt+0x87fc>
  40c7e8:	stp	x29, x30, [sp, #-80]!
  40c7ec:	mov	x29, sp
  40c7f0:	stp	x19, x20, [sp, #16]
  40c7f4:	mov	w20, w1
  40c7f8:	mov	x19, x0
  40c7fc:	ldr	x1, [x0, #32]
  40c800:	stp	x21, x22, [sp, #32]
  40c804:	mov	x21, x4
  40c808:	ldr	x0, [x0, #24]
  40c80c:	ldr	w22, [x1, x20, lsl #2]
  40c810:	str	x23, [sp, #48]
  40c814:	mov	x23, x3
  40c818:	cmp	w22, #0x1
  40c81c:	b.ls	40c89c <ferror@plt+0x890c>  // b.plast
  40c820:	ldr	x1, [x19, #40]
  40c824:	lsl	x3, x20, #3
  40c828:	add	x2, x1, x3
  40c82c:	ldr	x22, [x1, x20, lsl #3]
  40c830:	cbz	w5, 40c84c <ferror@plt+0x88bc>
  40c834:	ldr	x2, [x0, x20, lsl #3]
  40c838:	str	x23, [x0, x20, lsl #3]
  40c83c:	ldr	x1, [x19, #40]
  40c840:	mov	x23, x2
  40c844:	ldr	x0, [x19, #24]
  40c848:	add	x2, x1, x3
  40c84c:	cmp	x0, x1
  40c850:	b.eq	40c8e8 <ferror@plt+0x8958>  // b.none
  40c854:	str	x21, [x2]
  40c858:	ldr	x1, [x19, #72]
  40c85c:	eor	w6, w6, #0x1
  40c860:	and	w6, w6, #0x1
  40c864:	cmp	x1, #0x0
  40c868:	csel	w6, w6, wzr, ne  // ne = any
  40c86c:	cbz	w6, 40c878 <ferror@plt+0x88e8>
  40c870:	mov	x0, x23
  40c874:	blr	x1
  40c878:	ldr	x1, [x19, #80]
  40c87c:	cbz	x1, 40c8d4 <ferror@plt+0x8944>
  40c880:	mov	x0, x22
  40c884:	mov	x16, x1
  40c888:	ldp	x19, x20, [sp, #16]
  40c88c:	ldp	x21, x22, [sp, #32]
  40c890:	ldr	x23, [sp, #48]
  40c894:	ldp	x29, x30, [sp], #80
  40c898:	br	x16
  40c89c:	str	w2, [x1, x20, lsl #2]
  40c8a0:	str	x3, [x0, x20, lsl #3]
  40c8a4:	ldr	x0, [x19, #24]
  40c8a8:	ldr	x1, [x19, #40]
  40c8ac:	cmp	x0, x1
  40c8b0:	b.eq	40c960 <ferror@plt+0x89d0>  // b.none
  40c8b4:	str	x4, [x1, x20, lsl #3]
  40c8b8:	ldr	w0, [x19, #12]
  40c8bc:	add	w0, w0, #0x1
  40c8c0:	str	w0, [x19, #12]
  40c8c4:	cbz	w22, 40c914 <ferror@plt+0x8984>
  40c8c8:	ldr	w0, [x19, #68]
  40c8cc:	add	w0, w0, #0x1
  40c8d0:	str	w0, [x19, #68]
  40c8d4:	ldp	x19, x20, [sp, #16]
  40c8d8:	ldp	x21, x22, [sp, #32]
  40c8dc:	ldr	x23, [sp, #48]
  40c8e0:	ldp	x29, x30, [sp], #80
  40c8e4:	ret
  40c8e8:	ldr	x1, [x2]
  40c8ec:	cmp	x21, x1
  40c8f0:	b.eq	40c858 <ferror@plt+0x88c8>  // b.none
  40c8f4:	ldrsw	x1, [x19]
  40c8f8:	str	w6, [sp, #76]
  40c8fc:	lsl	w1, w1, #3
  40c900:	bl	427ad0 <ferror@plt+0x23b40>
  40c904:	str	x0, [x19, #40]
  40c908:	ldr	w6, [sp, #76]
  40c90c:	str	x21, [x0, x20, lsl #3]
  40c910:	b	40c858 <ferror@plt+0x88c8>
  40c914:	ldr	w1, [x19, #16]
  40c918:	lsl	w0, w0, #2
  40c91c:	cmp	w0, #0x8
  40c920:	ldr	w3, [x19]
  40c924:	add	w2, w1, #0x1
  40c928:	str	w2, [x19, #16]
  40c92c:	mov	w4, #0x8                   	// #8
  40c930:	csel	w0, w0, w4, ge  // ge = tcont
  40c934:	cmp	w3, w0
  40c938:	b.gt	40c954 <ferror@plt+0x89c4>
  40c93c:	cmp	w2, #0x0
  40c940:	add	w0, w1, #0x10
  40c944:	csel	w0, w0, w2, lt  // lt = tstop
  40c948:	add	w0, w2, w0, asr #4
  40c94c:	cmp	w3, w0
  40c950:	b.gt	40c8c8 <ferror@plt+0x8938>
  40c954:	mov	x0, x19
  40c958:	bl	40c640 <ferror@plt+0x86b0>
  40c95c:	b	40c8c8 <ferror@plt+0x8938>
  40c960:	ldr	x1, [x0, x20, lsl #3]
  40c964:	cmp	x1, x4
  40c968:	b.eq	40c8b8 <ferror@plt+0x8928>  // b.none
  40c96c:	ldrsw	x1, [x19]
  40c970:	lsl	w1, w1, #3
  40c974:	bl	427ad0 <ferror@plt+0x23b40>
  40c978:	str	x0, [x19, #40]
  40c97c:	str	x21, [x0, x20, lsl #3]
  40c980:	b	40c8b8 <ferror@plt+0x8928>
  40c984:	nop
  40c988:	stp	x29, x30, [sp, #-48]!
  40c98c:	mov	x29, sp
  40c990:	stp	x19, x20, [sp, #16]
  40c994:	mov	x20, x0
  40c998:	stur	xzr, [x0, #12]
  40c99c:	cbz	w1, 40ca50 <ferror@plt+0x8ac0>
  40c9a0:	ldr	x0, [x0, #72]
  40c9a4:	cbz	x0, 40ca48 <ferror@plt+0x8ab8>
  40c9a8:	ldr	w2, [x20]
  40c9ac:	mov	x19, #0x0                   	// #0
  40c9b0:	cmp	w2, #0x0
  40c9b4:	b.le	40ca3c <ferror@plt+0x8aac>
  40c9b8:	str	x21, [sp, #32]
  40c9bc:	b	40ca0c <ferror@plt+0x8a7c>
  40c9c0:	ldr	x2, [x20, #24]
  40c9c4:	ldr	x3, [x20, #40]
  40c9c8:	ldr	x0, [x2, x19, lsl #3]
  40c9cc:	ldr	x21, [x3, x19, lsl #3]
  40c9d0:	str	wzr, [x1, x19, lsl #2]
  40c9d4:	str	xzr, [x2, x19, lsl #3]
  40c9d8:	ldr	x1, [x20, #40]
  40c9dc:	str	xzr, [x1, x19, lsl #3]
  40c9e0:	ldr	x1, [x20, #72]
  40c9e4:	cbz	x1, 40c9ec <ferror@plt+0x8a5c>
  40c9e8:	blr	x1
  40c9ec:	ldr	x1, [x20, #80]
  40c9f0:	mov	x0, x21
  40c9f4:	cbz	x1, 40ca28 <ferror@plt+0x8a98>
  40c9f8:	blr	x1
  40c9fc:	ldr	w2, [x20]
  40ca00:	add	x19, x19, #0x1
  40ca04:	cmp	w2, w19
  40ca08:	b.le	40ca38 <ferror@plt+0x8aa8>
  40ca0c:	ldr	x1, [x20, #32]
  40ca10:	lsl	x3, x19, #2
  40ca14:	ldr	w0, [x1, x19, lsl #2]
  40ca18:	cmp	w0, #0x1
  40ca1c:	b.hi	40c9c0 <ferror@plt+0x8a30>  // b.pmore
  40ca20:	b.ne	40ca00 <ferror@plt+0x8a70>  // b.any
  40ca24:	str	wzr, [x1, x3]
  40ca28:	ldr	w2, [x20]
  40ca2c:	add	x19, x19, #0x1
  40ca30:	cmp	w2, w19
  40ca34:	b.gt	40ca0c <ferror@plt+0x8a7c>
  40ca38:	ldr	x21, [sp, #32]
  40ca3c:	ldp	x19, x20, [sp, #16]
  40ca40:	ldp	x29, x30, [sp], #48
  40ca44:	ret
  40ca48:	ldr	x0, [x20, #80]
  40ca4c:	cbnz	x0, 40c9a8 <ferror@plt+0x8a18>
  40ca50:	ldr	x0, [x20, #32]
  40ca54:	mov	w1, #0x0                   	// #0
  40ca58:	ldrsw	x2, [x20]
  40ca5c:	lsl	x2, x2, #2
  40ca60:	bl	403880 <memset@plt>
  40ca64:	ldr	x0, [x20, #24]
  40ca68:	mov	w1, #0x0                   	// #0
  40ca6c:	ldrsw	x2, [x20]
  40ca70:	lsl	x2, x2, #3
  40ca74:	bl	403880 <memset@plt>
  40ca78:	ldrsw	x2, [x20]
  40ca7c:	mov	w1, #0x0                   	// #0
  40ca80:	ldr	x0, [x20, #40]
  40ca84:	ldp	x19, x20, [sp, #16]
  40ca88:	lsl	x2, x2, #3
  40ca8c:	ldp	x29, x30, [sp], #48
  40ca90:	b	403880 <memset@plt>
  40ca94:	nop
  40ca98:	stp	x29, x30, [sp, #-96]!
  40ca9c:	mov	x29, sp
  40caa0:	stp	x19, x20, [sp, #16]
  40caa4:	mov	x20, x0
  40caa8:	ldr	w0, [x0]
  40caac:	stp	x21, x22, [sp, #32]
  40cab0:	cmp	w0, #0x0
  40cab4:	ldr	w22, [x20, #68]
  40cab8:	b.le	40cc40 <ferror@plt+0x8cb0>
  40cabc:	stp	x23, x24, [sp, #48]
  40cac0:	mov	x23, x1
  40cac4:	mov	x24, x2
  40cac8:	mov	w1, w22
  40cacc:	stp	x25, x26, [sp, #64]
  40cad0:	mov	w25, w3
  40cad4:	mov	x19, #0x0                   	// #0
  40cad8:	mov	w21, #0x0                   	// #0
  40cadc:	mov	w26, #0x1                   	// #1
  40cae0:	stp	x27, x28, [sp, #80]
  40cae4:	nop
  40cae8:	lsl	x27, x19, #2
  40caec:	ldr	x0, [x20, #32]
  40caf0:	ldr	w0, [x0, x19, lsl #2]
  40caf4:	cmp	w0, #0x1
  40caf8:	b.ls	40cb1c <ferror@plt+0x8b8c>  // b.plast
  40cafc:	ldr	x0, [x20, #24]
  40cb00:	mov	x2, x24
  40cb04:	ldr	x1, [x20, #40]
  40cb08:	ldr	x0, [x0, x19, lsl #3]
  40cb0c:	ldr	x1, [x1, x19, lsl #3]
  40cb10:	blr	x23
  40cb14:	cbnz	w0, 40cbe8 <ferror@plt+0x8c58>
  40cb18:	ldr	w1, [x20, #68]
  40cb1c:	cmp	w22, w1
  40cb20:	b.eq	40cb68 <ferror@plt+0x8bd8>  // b.none
  40cb24:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cb28:	add	x1, x1, #0x8b0
  40cb2c:	add	x1, x1, #0x80
  40cb30:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cb34:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cb38:	add	x2, x2, #0x7d0
  40cb3c:	add	x0, x0, #0xf78
  40cb40:	bl	419d28 <ferror@plt+0x15d98>
  40cb44:	ldp	x23, x24, [sp, #48]
  40cb48:	mov	w21, #0x0                   	// #0
  40cb4c:	ldp	x25, x26, [sp, #64]
  40cb50:	ldp	x27, x28, [sp, #80]
  40cb54:	mov	w0, w21
  40cb58:	ldp	x19, x20, [sp, #16]
  40cb5c:	ldp	x21, x22, [sp, #32]
  40cb60:	ldp	x29, x30, [sp], #96
  40cb64:	ret
  40cb68:	ldr	w0, [x20]
  40cb6c:	add	x19, x19, #0x1
  40cb70:	cmp	w0, w19
  40cb74:	b.gt	40cae8 <ferror@plt+0x8b58>
  40cb78:	ldr	w1, [x20, #12]
  40cb7c:	mov	w2, #0x8                   	// #8
  40cb80:	ldp	x23, x24, [sp, #48]
  40cb84:	lsl	w1, w1, #2
  40cb88:	cmp	w1, w2
  40cb8c:	csel	w1, w1, w2, ge  // ge = tcont
  40cb90:	cmp	w0, w1
  40cb94:	ldp	x25, x26, [sp, #64]
  40cb98:	ldp	x27, x28, [sp, #80]
  40cb9c:	b.gt	40cbbc <ferror@plt+0x8c2c>
  40cba0:	ldr	w2, [x20, #16]
  40cba4:	cmp	w2, #0x0
  40cba8:	add	w1, w2, #0xf
  40cbac:	csel	w1, w1, w2, lt  // lt = tstop
  40cbb0:	add	w1, w2, w1, asr #4
  40cbb4:	cmp	w1, w0
  40cbb8:	b.lt	40cbc4 <ferror@plt+0x8c34>  // b.tstop
  40cbbc:	mov	x0, x20
  40cbc0:	bl	40c640 <ferror@plt+0x86b0>
  40cbc4:	cbz	w21, 40cb54 <ferror@plt+0x8bc4>
  40cbc8:	ldr	w0, [x20, #68]
  40cbcc:	add	w0, w0, #0x1
  40cbd0:	str	w0, [x20, #68]
  40cbd4:	mov	w0, w21
  40cbd8:	ldp	x19, x20, [sp, #16]
  40cbdc:	ldp	x21, x22, [sp, #32]
  40cbe0:	ldp	x29, x30, [sp], #96
  40cbe4:	ret
  40cbe8:	ldp	x1, x2, [x20, #24]
  40cbec:	ldr	x3, [x20, #40]
  40cbf0:	ldr	x0, [x1, x19, lsl #3]
  40cbf4:	ldr	x28, [x3, x19, lsl #3]
  40cbf8:	str	w26, [x2, x27]
  40cbfc:	str	xzr, [x1, x19, lsl #3]
  40cc00:	ldr	w1, [x20, #12]
  40cc04:	ldr	x2, [x20, #40]
  40cc08:	sub	w1, w1, #0x1
  40cc0c:	str	xzr, [x2, x19, lsl #3]
  40cc10:	str	w1, [x20, #12]
  40cc14:	cbz	w25, 40cc34 <ferror@plt+0x8ca4>
  40cc18:	ldr	x1, [x20, #72]
  40cc1c:	cbz	x1, 40cc24 <ferror@plt+0x8c94>
  40cc20:	blr	x1
  40cc24:	ldr	x1, [x20, #80]
  40cc28:	cbz	x1, 40cc34 <ferror@plt+0x8ca4>
  40cc2c:	mov	x0, x28
  40cc30:	blr	x1
  40cc34:	ldr	w1, [x20, #68]
  40cc38:	add	w21, w21, #0x1
  40cc3c:	b	40cb1c <ferror@plt+0x8b8c>
  40cc40:	mov	w21, #0x0                   	// #0
  40cc44:	b	40cba0 <ferror@plt+0x8c10>
  40cc48:	stp	x29, x30, [sp, #-64]!
  40cc4c:	mov	x29, sp
  40cc50:	stp	x19, x20, [sp, #16]
  40cc54:	mov	x20, x0
  40cc58:	mov	x0, #0x58                  	// #88
  40cc5c:	stp	x21, x22, [sp, #32]
  40cc60:	mov	x21, x3
  40cc64:	mov	x22, x2
  40cc68:	str	x23, [sp, #48]
  40cc6c:	mov	x23, x1
  40cc70:	bl	426140 <ferror@plt+0x221b0>
  40cc74:	mov	x19, x0
  40cc78:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  40cc7c:	cmp	x20, #0x0
  40cc80:	mov	w2, #0x7                   	// #7
  40cc84:	mov	x1, #0x1                   	// #1
  40cc88:	ldr	d0, [x0, #2216]
  40cc8c:	adrp	x0, 40c000 <ferror@plt+0x8070>
  40cc90:	add	x0, x0, #0x638
  40cc94:	str	w2, [x19, #8]
  40cc98:	csel	x20, x0, x20, eq  // eq = none
  40cc9c:	mov	x0, #0x40                  	// #64
  40cca0:	str	d0, [x19]
  40cca4:	stur	xzr, [x19, #12]
  40cca8:	stp	x20, x23, [x19, #48]
  40ccac:	stp	x1, x22, [x19, #64]
  40ccb0:	str	x21, [x19, #80]
  40ccb4:	bl	417c60 <ferror@plt+0x13cd0>
  40ccb8:	mov	x2, x0
  40ccbc:	ldrsw	x0, [x19]
  40ccc0:	mov	x1, #0x4                   	// #4
  40ccc4:	str	x2, [x19, #24]
  40ccc8:	str	x2, [x19, #40]
  40cccc:	bl	417ed8 <ferror@plt+0x13f48>
  40ccd0:	mov	x1, x0
  40ccd4:	mov	x0, x19
  40ccd8:	str	x1, [x19, #32]
  40ccdc:	ldp	x19, x20, [sp, #16]
  40cce0:	ldp	x21, x22, [sp, #32]
  40cce4:	ldr	x23, [sp, #48]
  40cce8:	ldp	x29, x30, [sp], #64
  40ccec:	ret
  40ccf0:	mov	x3, #0x0                   	// #0
  40ccf4:	mov	x2, #0x0                   	// #0
  40ccf8:	b	40cc48 <ferror@plt+0x8cb8>
  40ccfc:	nop
  40cd00:	cbz	x0, 40cd20 <ferror@plt+0x8d90>
  40cd04:	cbz	x1, 40cd40 <ferror@plt+0x8db0>
  40cd08:	ldr	w2, [x1, #68]
  40cd0c:	mov	w3, #0xffffffff            	// #-1
  40cd10:	str	x1, [x0]
  40cd14:	str	w3, [x0, #24]
  40cd18:	str	w2, [x0, #32]
  40cd1c:	ret
  40cd20:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cd24:	add	x1, x1, #0x8b0
  40cd28:	add	x1, x1, #0xa8
  40cd2c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cd30:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cd34:	add	x2, x2, #0x7f0
  40cd38:	add	x0, x0, #0xf78
  40cd3c:	b	419d28 <ferror@plt+0x15d98>
  40cd40:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cd44:	add	x1, x1, #0x8b0
  40cd48:	add	x1, x1, #0xa8
  40cd4c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cd50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cd54:	add	x2, x2, #0x800
  40cd58:	add	x0, x0, #0xf78
  40cd5c:	b	419d28 <ferror@plt+0x15d98>
  40cd60:	stp	x29, x30, [sp, #-16]!
  40cd64:	mov	x29, sp
  40cd68:	cbz	x0, 40ce60 <ferror@plt+0x8ed0>
  40cd6c:	ldr	x7, [x0]
  40cd70:	mov	x9, x0
  40cd74:	ldr	w3, [x0, #32]
  40cd78:	ldr	w0, [x7, #68]
  40cd7c:	cmp	w3, w0
  40cd80:	b.eq	40cdb0 <ferror@plt+0x8e20>  // b.none
  40cd84:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cd88:	add	x1, x1, #0x8b0
  40cd8c:	add	x1, x1, #0xc0
  40cd90:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cd94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cd98:	add	x2, x2, #0x818
  40cd9c:	add	x0, x0, #0xf78
  40cda0:	bl	419d28 <ferror@plt+0x15d98>
  40cda4:	mov	w0, #0x0                   	// #0
  40cda8:	ldp	x29, x30, [sp], #16
  40cdac:	ret
  40cdb0:	ldr	w8, [x7]
  40cdb4:	ldr	w3, [x9, #24]
  40cdb8:	cmp	w3, w8
  40cdbc:	b.ge	40ce00 <ferror@plt+0x8e70>  // b.tcont
  40cdc0:	sxtw	x4, w3
  40cdc4:	add	x4, x4, #0x1
  40cdc8:	b	40cde0 <ferror@plt+0x8e50>
  40cdcc:	ldr	x6, [x7, #32]
  40cdd0:	ldr	w6, [x6, x4, lsl #2]
  40cdd4:	cmp	w6, #0x1
  40cdd8:	b.hi	40ce2c <ferror@plt+0x8e9c>  // b.pmore
  40cddc:	mov	x4, x5
  40cde0:	add	w3, w3, #0x1
  40cde4:	add	x5, x4, #0x1
  40cde8:	cmp	w8, w3
  40cdec:	b.ne	40cdcc <ferror@plt+0x8e3c>  // b.any
  40cdf0:	str	w8, [x9, #24]
  40cdf4:	mov	w0, #0x0                   	// #0
  40cdf8:	ldp	x29, x30, [sp], #16
  40cdfc:	ret
  40ce00:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40ce04:	add	x1, x1, #0x8b0
  40ce08:	add	x1, x1, #0xc0
  40ce0c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40ce10:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40ce14:	add	x2, x2, #0x840
  40ce18:	add	x0, x0, #0xf78
  40ce1c:	bl	419d28 <ferror@plt+0x15d98>
  40ce20:	mov	w0, #0x0                   	// #0
  40ce24:	ldp	x29, x30, [sp], #16
  40ce28:	ret
  40ce2c:	cbz	x1, 40ce3c <ferror@plt+0x8eac>
  40ce30:	ldr	x0, [x7, #24]
  40ce34:	ldr	x0, [x0, x4, lsl #3]
  40ce38:	str	x0, [x1]
  40ce3c:	cbz	x2, 40ce50 <ferror@plt+0x8ec0>
  40ce40:	ldr	x0, [x9]
  40ce44:	ldr	x0, [x0, #40]
  40ce48:	ldr	x0, [x0, x4, lsl #3]
  40ce4c:	str	x0, [x2]
  40ce50:	str	w3, [x9, #24]
  40ce54:	mov	w0, #0x1                   	// #1
  40ce58:	ldp	x29, x30, [sp], #16
  40ce5c:	ret
  40ce60:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40ce64:	add	x1, x1, #0x8b0
  40ce68:	add	x1, x1, #0xc0
  40ce6c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40ce70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40ce74:	add	x2, x2, #0x7f0
  40ce78:	add	x0, x0, #0xf78
  40ce7c:	bl	419d28 <ferror@plt+0x15d98>
  40ce80:	mov	w0, #0x0                   	// #0
  40ce84:	b	40cda8 <ferror@plt+0x8e18>
  40ce88:	cbz	x0, 40ce94 <ferror@plt+0x8f04>
  40ce8c:	ldr	x0, [x0]
  40ce90:	ret
  40ce94:	stp	x29, x30, [sp, #-16]!
  40ce98:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40ce9c:	add	x1, x1, #0x8b0
  40cea0:	mov	x29, sp
  40cea4:	add	x1, x1, #0xd8
  40cea8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40ceac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40ceb0:	add	x2, x2, #0x7f0
  40ceb4:	add	x0, x0, #0xf78
  40ceb8:	bl	419d28 <ferror@plt+0x15d98>
  40cebc:	mov	x0, #0x0                   	// #0
  40cec0:	ldp	x29, x30, [sp], #16
  40cec4:	ret
  40cec8:	cbz	x0, 40d004 <ferror@plt+0x9074>
  40cecc:	stp	x29, x30, [sp, #-48]!
  40ced0:	mov	x29, sp
  40ced4:	stp	x19, x20, [sp, #16]
  40ced8:	mov	x19, x0
  40cedc:	ldr	w1, [x0, #32]
  40cee0:	ldr	x20, [x0]
  40cee4:	ldr	w0, [x20, #68]
  40cee8:	cmp	w1, w0
  40ceec:	b.eq	40cf18 <ferror@plt+0x8f88>  // b.none
  40cef0:	ldp	x19, x20, [sp, #16]
  40cef4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cef8:	ldp	x29, x30, [sp], #48
  40cefc:	add	x1, x1, #0x8b0
  40cf00:	add	x1, x1, #0x100
  40cf04:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cf08:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cf0c:	add	x2, x2, #0x818
  40cf10:	add	x0, x0, #0xf78
  40cf14:	b	419d28 <ferror@plt+0x15d98>
  40cf18:	ldr	w1, [x19, #24]
  40cf1c:	str	x21, [sp, #32]
  40cf20:	tbnz	w1, #31, 40cf5c <ferror@plt+0x8fcc>
  40cf24:	ldr	w0, [x20]
  40cf28:	cmp	w1, w0
  40cf2c:	b.lt	40cf88 <ferror@plt+0x8ff8>  // b.tstop
  40cf30:	ldp	x19, x20, [sp, #16]
  40cf34:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cf38:	ldr	x21, [sp, #32]
  40cf3c:	add	x1, x1, #0x8b0
  40cf40:	ldp	x29, x30, [sp], #48
  40cf44:	add	x1, x1, #0x100
  40cf48:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cf4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cf50:	add	x2, x2, #0x840
  40cf54:	add	x0, x0, #0xf78
  40cf58:	b	419d28 <ferror@plt+0x15d98>
  40cf5c:	ldp	x19, x20, [sp, #16]
  40cf60:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40cf64:	ldr	x21, [sp, #32]
  40cf68:	add	x1, x1, #0x8b0
  40cf6c:	ldp	x29, x30, [sp], #48
  40cf70:	add	x1, x1, #0x100
  40cf74:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40cf78:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40cf7c:	add	x2, x2, #0x878
  40cf80:	add	x0, x0, #0xf78
  40cf84:	b	419d28 <ferror@plt+0x15d98>
  40cf88:	ldp	x2, x3, [x20, #24]
  40cf8c:	sxtw	x1, w1
  40cf90:	ldr	x5, [x20, #40]
  40cf94:	mov	w4, #0x1                   	// #1
  40cf98:	ldr	x0, [x2, x1, lsl #3]
  40cf9c:	ldr	x21, [x5, x1, lsl #3]
  40cfa0:	str	w4, [x3, x1, lsl #2]
  40cfa4:	str	xzr, [x2, x1, lsl #3]
  40cfa8:	ldr	w2, [x20, #12]
  40cfac:	ldr	x3, [x20, #40]
  40cfb0:	sub	w2, w2, #0x1
  40cfb4:	str	xzr, [x3, x1, lsl #3]
  40cfb8:	str	w2, [x20, #12]
  40cfbc:	ldr	x1, [x20, #72]
  40cfc0:	cbz	x1, 40cfc8 <ferror@plt+0x9038>
  40cfc4:	blr	x1
  40cfc8:	ldr	x1, [x20, #80]
  40cfcc:	cbz	x1, 40cfd8 <ferror@plt+0x9048>
  40cfd0:	mov	x0, x21
  40cfd4:	blr	x1
  40cfd8:	ldr	x2, [x19]
  40cfdc:	ldr	w1, [x19, #32]
  40cfe0:	ldr	x21, [sp, #32]
  40cfe4:	add	w1, w1, #0x1
  40cfe8:	ldr	w0, [x2, #68]
  40cfec:	str	w1, [x19, #32]
  40cff0:	add	w0, w0, #0x1
  40cff4:	ldp	x19, x20, [sp, #16]
  40cff8:	str	w0, [x2, #68]
  40cffc:	ldp	x29, x30, [sp], #48
  40d000:	ret
  40d004:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d008:	add	x1, x1, #0x8b0
  40d00c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d010:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d014:	add	x1, x1, #0x100
  40d018:	add	x2, x2, #0x868
  40d01c:	add	x0, x0, #0xf78
  40d020:	b	419d28 <ferror@plt+0x15d98>
  40d024:	nop
  40d028:	cbz	x0, 40d178 <ferror@plt+0x91e8>
  40d02c:	stp	x29, x30, [sp, #-64]!
  40d030:	mov	x29, sp
  40d034:	stp	x19, x20, [sp, #16]
  40d038:	mov	x19, x0
  40d03c:	ldr	x20, [x0]
  40d040:	stp	x21, x22, [sp, #32]
  40d044:	mov	x22, x1
  40d048:	ldr	w1, [x0, #32]
  40d04c:	ldr	w0, [x20, #68]
  40d050:	cmp	w1, w0
  40d054:	b.eq	40d084 <ferror@plt+0x90f4>  // b.none
  40d058:	ldp	x19, x20, [sp, #16]
  40d05c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d060:	ldp	x21, x22, [sp, #32]
  40d064:	add	x1, x1, #0x8b0
  40d068:	ldp	x29, x30, [sp], #64
  40d06c:	add	x1, x1, #0x118
  40d070:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d074:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d078:	add	x2, x2, #0x818
  40d07c:	add	x0, x0, #0xf78
  40d080:	b	419d28 <ferror@plt+0x15d98>
  40d084:	ldr	w0, [x19, #24]
  40d088:	str	x23, [sp, #48]
  40d08c:	tbnz	w0, #31, 40d0cc <ferror@plt+0x913c>
  40d090:	ldr	w1, [x20]
  40d094:	cmp	w0, w1
  40d098:	b.lt	40d0fc <ferror@plt+0x916c>  // b.tstop
  40d09c:	ldp	x19, x20, [sp, #16]
  40d0a0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d0a4:	ldp	x21, x22, [sp, #32]
  40d0a8:	add	x1, x1, #0x8b0
  40d0ac:	ldr	x23, [sp, #48]
  40d0b0:	add	x1, x1, #0x118
  40d0b4:	ldp	x29, x30, [sp], #64
  40d0b8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d0bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d0c0:	add	x2, x2, #0x840
  40d0c4:	add	x0, x0, #0xf78
  40d0c8:	b	419d28 <ferror@plt+0x15d98>
  40d0cc:	ldp	x19, x20, [sp, #16]
  40d0d0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d0d4:	ldp	x21, x22, [sp, #32]
  40d0d8:	add	x1, x1, #0x8b0
  40d0dc:	ldr	x23, [sp, #48]
  40d0e0:	add	x1, x1, #0x118
  40d0e4:	ldp	x29, x30, [sp], #64
  40d0e8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d0ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d0f0:	add	x2, x2, #0x878
  40d0f4:	add	x0, x0, #0xf78
  40d0f8:	b	419d28 <ferror@plt+0x15d98>
  40d0fc:	ldp	x1, x2, [x20, #24]
  40d100:	mov	w21, w0
  40d104:	sxtw	x0, w0
  40d108:	ldr	w23, [x2, x21, lsl #2]
  40d10c:	ldr	x3, [x1, x0, lsl #3]
  40d110:	cmp	w23, #0x1
  40d114:	b.ls	40d198 <ferror@plt+0x9208>  // b.plast
  40d118:	ldr	x0, [x20, #40]
  40d11c:	ldr	x23, [x0, x21, lsl #3]
  40d120:	str	x3, [x1, x21, lsl #3]
  40d124:	ldr	x0, [x20, #24]
  40d128:	ldr	x1, [x20, #40]
  40d12c:	cmp	x0, x1
  40d130:	b.eq	40d1fc <ferror@plt+0x926c>  // b.none
  40d134:	str	x22, [x1, x21, lsl #3]
  40d138:	ldr	x1, [x20, #80]
  40d13c:	cbz	x1, 40d148 <ferror@plt+0x91b8>
  40d140:	mov	x0, x23
  40d144:	blr	x1
  40d148:	ldr	x2, [x19]
  40d14c:	ldr	w1, [x19, #32]
  40d150:	ldp	x21, x22, [sp, #32]
  40d154:	add	w1, w1, #0x1
  40d158:	ldr	w0, [x2, #68]
  40d15c:	ldr	x23, [sp, #48]
  40d160:	str	w1, [x19, #32]
  40d164:	add	w0, w0, #0x1
  40d168:	ldp	x19, x20, [sp, #16]
  40d16c:	str	w0, [x2, #68]
  40d170:	ldp	x29, x30, [sp], #64
  40d174:	ret
  40d178:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d17c:	add	x1, x1, #0x8b0
  40d180:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d184:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d188:	add	x1, x1, #0x118
  40d18c:	add	x2, x2, #0x868
  40d190:	add	x0, x0, #0xf78
  40d194:	b	419d28 <ferror@plt+0x15d98>
  40d198:	ldr	w0, [x2, x0, lsl #2]
  40d19c:	str	w0, [x2, x21, lsl #2]
  40d1a0:	str	x3, [x1, x21, lsl #3]
  40d1a4:	ldr	x0, [x20, #24]
  40d1a8:	ldr	x1, [x20, #40]
  40d1ac:	cmp	x0, x1
  40d1b0:	b.eq	40d1d8 <ferror@plt+0x9248>  // b.none
  40d1b4:	str	x22, [x1, x21, lsl #3]
  40d1b8:	ldr	w0, [x20, #12]
  40d1bc:	add	w0, w0, #0x1
  40d1c0:	str	w0, [x20, #12]
  40d1c4:	cbz	w23, 40d220 <ferror@plt+0x9290>
  40d1c8:	ldr	w0, [x20, #68]
  40d1cc:	add	w0, w0, #0x1
  40d1d0:	str	w0, [x20, #68]
  40d1d4:	b	40d148 <ferror@plt+0x91b8>
  40d1d8:	ldr	x1, [x0, x21, lsl #3]
  40d1dc:	cmp	x22, x1
  40d1e0:	b.eq	40d1b8 <ferror@plt+0x9228>  // b.none
  40d1e4:	ldrsw	x1, [x20]
  40d1e8:	lsl	w1, w1, #3
  40d1ec:	bl	427ad0 <ferror@plt+0x23b40>
  40d1f0:	str	x0, [x20, #40]
  40d1f4:	str	x22, [x0, x21, lsl #3]
  40d1f8:	b	40d1b8 <ferror@plt+0x9228>
  40d1fc:	ldr	x1, [x0, x21, lsl #3]
  40d200:	cmp	x22, x1
  40d204:	b.eq	40d138 <ferror@plt+0x91a8>  // b.none
  40d208:	ldrsw	x1, [x20]
  40d20c:	lsl	w1, w1, #3
  40d210:	bl	427ad0 <ferror@plt+0x23b40>
  40d214:	str	x0, [x20, #40]
  40d218:	str	x22, [x0, x21, lsl #3]
  40d21c:	b	40d138 <ferror@plt+0x91a8>
  40d220:	ldr	w1, [x20, #16]
  40d224:	lsl	w0, w0, #2
  40d228:	cmp	w0, #0x8
  40d22c:	ldr	w3, [x20]
  40d230:	add	w2, w1, #0x1
  40d234:	str	w2, [x20, #16]
  40d238:	mov	w4, #0x8                   	// #8
  40d23c:	csel	w0, w0, w4, ge  // ge = tcont
  40d240:	cmp	w3, w0
  40d244:	b.gt	40d260 <ferror@plt+0x92d0>
  40d248:	cmp	w2, #0x0
  40d24c:	add	w0, w1, #0x10
  40d250:	csel	w0, w0, w2, lt  // lt = tstop
  40d254:	add	w0, w2, w0, asr #4
  40d258:	cmp	w3, w0
  40d25c:	b.gt	40d1c8 <ferror@plt+0x9238>
  40d260:	mov	x0, x20
  40d264:	bl	40c640 <ferror@plt+0x86b0>
  40d268:	b	40d1c8 <ferror@plt+0x9238>
  40d26c:	nop
  40d270:	cbz	x0, 40d344 <ferror@plt+0x93b4>
  40d274:	ldr	x1, [x0]
  40d278:	ldr	w3, [x0, #32]
  40d27c:	ldr	w2, [x1, #68]
  40d280:	cmp	w3, w2
  40d284:	b.eq	40d2a8 <ferror@plt+0x9318>  // b.none
  40d288:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d28c:	add	x1, x1, #0x8b0
  40d290:	add	x1, x1, #0x100
  40d294:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d298:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d29c:	add	x2, x2, #0x818
  40d2a0:	add	x0, x0, #0xf78
  40d2a4:	b	419d28 <ferror@plt+0x15d98>
  40d2a8:	ldr	w2, [x0, #24]
  40d2ac:	tbnz	w2, #31, 40d324 <ferror@plt+0x9394>
  40d2b0:	ldr	w3, [x1]
  40d2b4:	cmp	w2, w3
  40d2b8:	b.ge	40d304 <ferror@plt+0x9374>  // b.tcont
  40d2bc:	ldp	x3, x4, [x1, #24]
  40d2c0:	sxtw	x2, w2
  40d2c4:	mov	w5, #0x1                   	// #1
  40d2c8:	str	w5, [x4, x2, lsl #2]
  40d2cc:	str	xzr, [x3, x2, lsl #3]
  40d2d0:	ldr	w4, [x1, #12]
  40d2d4:	ldr	x5, [x1, #40]
  40d2d8:	sub	w4, w4, #0x1
  40d2dc:	ldr	w3, [x0, #32]
  40d2e0:	str	xzr, [x5, x2, lsl #3]
  40d2e4:	add	w2, w3, #0x1
  40d2e8:	str	w4, [x1, #12]
  40d2ec:	ldr	x1, [x0]
  40d2f0:	str	w2, [x0, #32]
  40d2f4:	ldr	w0, [x1, #68]
  40d2f8:	add	w0, w0, #0x1
  40d2fc:	str	w0, [x1, #68]
  40d300:	ret
  40d304:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d308:	add	x1, x1, #0x8b0
  40d30c:	add	x1, x1, #0x100
  40d310:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d314:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d318:	add	x2, x2, #0x840
  40d31c:	add	x0, x0, #0xf78
  40d320:	b	419d28 <ferror@plt+0x15d98>
  40d324:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d328:	add	x1, x1, #0x8b0
  40d32c:	add	x1, x1, #0x100
  40d330:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d334:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d338:	add	x2, x2, #0x878
  40d33c:	add	x0, x0, #0xf78
  40d340:	b	419d28 <ferror@plt+0x15d98>
  40d344:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d348:	add	x1, x1, #0x8b0
  40d34c:	add	x1, x1, #0x100
  40d350:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d354:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d358:	add	x2, x2, #0x868
  40d35c:	add	x0, x0, #0xf78
  40d360:	b	419d28 <ferror@plt+0x15d98>
  40d364:	nop
  40d368:	stp	x29, x30, [sp, #-32]!
  40d36c:	mov	x29, sp
  40d370:	str	x19, [sp, #16]
  40d374:	mov	x19, x0
  40d378:	cbz	x0, 40d3a4 <ferror@plt+0x9414>
  40d37c:	add	x0, x0, #0x40
  40d380:	ldxr	w1, [x0]
  40d384:	add	w1, w1, #0x1
  40d388:	stlxr	w2, w1, [x0]
  40d38c:	cbnz	w2, 40d380 <ferror@plt+0x93f0>
  40d390:	mov	x0, x19
  40d394:	dmb	ish
  40d398:	ldr	x19, [sp, #16]
  40d39c:	ldp	x29, x30, [sp], #32
  40d3a0:	ret
  40d3a4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d3a8:	add	x1, x1, #0x8b0
  40d3ac:	add	x1, x1, #0x138
  40d3b0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d3b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d3b8:	add	x2, x2, #0x800
  40d3bc:	add	x0, x0, #0xf78
  40d3c0:	bl	419d28 <ferror@plt+0x15d98>
  40d3c4:	mov	x0, x19
  40d3c8:	ldr	x19, [sp, #16]
  40d3cc:	ldp	x29, x30, [sp], #32
  40d3d0:	ret
  40d3d4:	nop
  40d3d8:	cbz	x0, 40d418 <ferror@plt+0x9488>
  40d3dc:	stp	x29, x30, [sp, #-32]!
  40d3e0:	add	x2, x0, #0x40
  40d3e4:	mov	x29, sp
  40d3e8:	str	x19, [sp, #16]
  40d3ec:	mov	x19, x0
  40d3f0:	ldxr	w1, [x2]
  40d3f4:	sub	w3, w1, #0x1
  40d3f8:	stlxr	w4, w3, [x2]
  40d3fc:	cbnz	w4, 40d3f0 <ferror@plt+0x9460>
  40d400:	dmb	ish
  40d404:	cmp	w1, #0x1
  40d408:	b.eq	40d438 <ferror@plt+0x94a8>  // b.none
  40d40c:	ldr	x19, [sp, #16]
  40d410:	ldp	x29, x30, [sp], #32
  40d414:	ret
  40d418:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d41c:	add	x1, x1, #0x8b0
  40d420:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d424:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d428:	add	x1, x1, #0x150
  40d42c:	add	x2, x2, #0x800
  40d430:	add	x0, x0, #0xf78
  40d434:	b	419d28 <ferror@plt+0x15d98>
  40d438:	bl	40c988 <ferror@plt+0x89f8>
  40d43c:	ldr	x1, [x19, #24]
  40d440:	ldr	x0, [x19, #40]
  40d444:	cmp	x1, x0
  40d448:	b.eq	40d454 <ferror@plt+0x94c4>  // b.none
  40d44c:	bl	417d40 <ferror@plt+0x13db0>
  40d450:	ldr	x0, [x19, #24]
  40d454:	bl	417d40 <ferror@plt+0x13db0>
  40d458:	ldr	x0, [x19, #32]
  40d45c:	bl	417d40 <ferror@plt+0x13db0>
  40d460:	mov	x1, x19
  40d464:	mov	x0, #0x58                  	// #88
  40d468:	ldr	x19, [sp, #16]
  40d46c:	ldp	x29, x30, [sp], #32
  40d470:	b	426730 <ferror@plt+0x227a0>
  40d474:	nop
  40d478:	cbz	x0, 40d524 <ferror@plt+0x9594>
  40d47c:	stp	x29, x30, [sp, #-32]!
  40d480:	mov	x29, sp
  40d484:	str	x19, [sp, #16]
  40d488:	mov	x19, x0
  40d48c:	ldr	w0, [x0, #12]
  40d490:	cbnz	w0, 40d514 <ferror@plt+0x9584>
  40d494:	mov	x0, x19
  40d498:	mov	w1, #0x1                   	// #1
  40d49c:	bl	40c988 <ferror@plt+0x89f8>
  40d4a0:	ldr	w0, [x19, #12]
  40d4a4:	mov	w1, #0x8                   	// #8
  40d4a8:	ldr	w2, [x19]
  40d4ac:	lsl	w0, w0, #2
  40d4b0:	cmp	w0, w1
  40d4b4:	csel	w0, w0, w1, ge  // ge = tcont
  40d4b8:	cmp	w0, w2
  40d4bc:	b.lt	40d508 <ferror@plt+0x9578>  // b.tstop
  40d4c0:	ldr	w1, [x19, #16]
  40d4c4:	cmp	w1, #0x0
  40d4c8:	add	w0, w1, #0xf
  40d4cc:	csel	w0, w0, w1, lt  // lt = tstop
  40d4d0:	add	w0, w1, w0, asr #4
  40d4d4:	cmp	w2, w0
  40d4d8:	b.le	40d508 <ferror@plt+0x9578>
  40d4dc:	add	x0, x19, #0x40
  40d4e0:	ldxr	w1, [x0]
  40d4e4:	sub	w2, w1, #0x1
  40d4e8:	stlxr	w3, w2, [x0]
  40d4ec:	cbnz	w3, 40d4e0 <ferror@plt+0x9550>
  40d4f0:	dmb	ish
  40d4f4:	cmp	w1, #0x1
  40d4f8:	b.eq	40d544 <ferror@plt+0x95b4>  // b.none
  40d4fc:	ldr	x19, [sp, #16]
  40d500:	ldp	x29, x30, [sp], #32
  40d504:	ret
  40d508:	mov	x0, x19
  40d50c:	bl	40c640 <ferror@plt+0x86b0>
  40d510:	b	40d4dc <ferror@plt+0x954c>
  40d514:	ldr	w0, [x19, #68]
  40d518:	add	w0, w0, #0x1
  40d51c:	str	w0, [x19, #68]
  40d520:	b	40d494 <ferror@plt+0x9504>
  40d524:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d528:	add	x1, x1, #0x8b0
  40d52c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d530:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d534:	add	x1, x1, #0x168
  40d538:	add	x2, x2, #0x800
  40d53c:	add	x0, x0, #0xf78
  40d540:	b	419d28 <ferror@plt+0x15d98>
  40d544:	mov	x0, x19
  40d548:	bl	40c988 <ferror@plt+0x89f8>
  40d54c:	ldr	x1, [x19, #24]
  40d550:	ldr	x0, [x19, #40]
  40d554:	cmp	x1, x0
  40d558:	b.eq	40d564 <ferror@plt+0x95d4>  // b.none
  40d55c:	bl	417d40 <ferror@plt+0x13db0>
  40d560:	ldr	x0, [x19, #24]
  40d564:	bl	417d40 <ferror@plt+0x13db0>
  40d568:	ldr	x0, [x19, #32]
  40d56c:	bl	417d40 <ferror@plt+0x13db0>
  40d570:	mov	x1, x19
  40d574:	mov	x0, #0x58                  	// #88
  40d578:	ldr	x19, [sp, #16]
  40d57c:	ldp	x29, x30, [sp], #32
  40d580:	b	426730 <ferror@plt+0x227a0>
  40d584:	nop
  40d588:	stp	x29, x30, [sp, #-96]!
  40d58c:	mov	x29, sp
  40d590:	cbz	x0, 40d6cc <ferror@plt+0x973c>
  40d594:	stp	x19, x20, [sp, #16]
  40d598:	mov	x19, x0
  40d59c:	mov	x0, x1
  40d5a0:	stp	x25, x26, [sp, #64]
  40d5a4:	mov	x25, x1
  40d5a8:	mov	w26, #0x0                   	// #0
  40d5ac:	ldr	x1, [x19, #48]
  40d5b0:	stp	x21, x22, [sp, #32]
  40d5b4:	mov	w21, #0x0                   	// #0
  40d5b8:	stp	x23, x24, [sp, #48]
  40d5bc:	mov	w23, #0x2                   	// #2
  40d5c0:	mov	w22, #0x1                   	// #1
  40d5c4:	str	x27, [sp, #80]
  40d5c8:	mov	w27, #0x0                   	// #0
  40d5cc:	blr	x1
  40d5d0:	cmp	w0, #0x2
  40d5d4:	ldr	w1, [x19, #4]
  40d5d8:	csel	w23, w0, w23, cs  // cs = hs, nlast
  40d5dc:	ldr	x3, [x19, #32]
  40d5e0:	udiv	w20, w23, w1
  40d5e4:	msub	w2, w20, w1, w23
  40d5e8:	mov	x20, x2
  40d5ec:	ldr	w1, [x3, x2, lsl #2]
  40d5f0:	cbnz	w1, 40d628 <ferror@plt+0x9698>
  40d5f4:	b	40d67c <ferror@plt+0x96ec>
  40d5f8:	cmp	w1, #0x1
  40d5fc:	csel	w0, w0, wzr, eq  // eq = none
  40d600:	cmp	w0, #0x0
  40d604:	csel	w21, w21, w20, eq  // eq = none
  40d608:	csel	w26, w26, w22, eq  // eq = none
  40d60c:	ldr	w0, [x19, #8]
  40d610:	add	w27, w27, #0x1
  40d614:	add	w20, w20, w27
  40d618:	and	w2, w20, w0
  40d61c:	and	w20, w20, w0
  40d620:	ldr	w1, [x3, x2, lsl #2]
  40d624:	cbz	w1, 40d678 <ferror@plt+0x96e8>
  40d628:	eor	w0, w26, #0x1
  40d62c:	cmp	w23, w1
  40d630:	and	w0, w0, #0x1
  40d634:	b.ne	40d5f8 <ferror@plt+0x9668>  // b.any
  40d638:	mov	x24, x2
  40d63c:	mov	x1, x25
  40d640:	ldr	x0, [x19, #24]
  40d644:	ldr	x2, [x19, #56]
  40d648:	ldr	x0, [x0, x24, lsl #3]
  40d64c:	cbz	x2, 40d684 <ferror@plt+0x96f4>
  40d650:	blr	x2
  40d654:	cbnz	w0, 40d6f8 <ferror@plt+0x9768>
  40d658:	ldr	w0, [x19, #8]
  40d65c:	add	w27, w27, #0x1
  40d660:	add	w20, w20, w27
  40d664:	ldr	x3, [x19, #32]
  40d668:	and	w2, w20, w0
  40d66c:	and	w20, w20, w0
  40d670:	ldr	w1, [x3, x2, lsl #2]
  40d674:	cbnz	w1, 40d628 <ferror@plt+0x9698>
  40d678:	cbnz	w26, 40d6b4 <ferror@plt+0x9724>
  40d67c:	mov	x0, #0x0                   	// #0
  40d680:	b	40d698 <ferror@plt+0x9708>
  40d684:	cmp	x25, x0
  40d688:	b.ne	40d60c <ferror@plt+0x967c>  // b.any
  40d68c:	nop
  40d690:	ldr	x0, [x19, #40]
  40d694:	ldr	x0, [x0, x24, lsl #3]
  40d698:	ldp	x19, x20, [sp, #16]
  40d69c:	ldp	x21, x22, [sp, #32]
  40d6a0:	ldp	x23, x24, [sp, #48]
  40d6a4:	ldp	x25, x26, [sp, #64]
  40d6a8:	ldr	x27, [sp, #80]
  40d6ac:	ldp	x29, x30, [sp], #96
  40d6b0:	ret
  40d6b4:	mov	w24, w21
  40d6b8:	ldr	w0, [x3, x24, lsl #2]
  40d6bc:	cmp	w0, #0x1
  40d6c0:	b.hi	40d690 <ferror@plt+0x9700>  // b.pmore
  40d6c4:	mov	x0, #0x0                   	// #0
  40d6c8:	b	40d698 <ferror@plt+0x9708>
  40d6cc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d6d0:	add	x1, x1, #0x8b0
  40d6d4:	add	x1, x1, #0x180
  40d6d8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d6dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d6e0:	add	x2, x2, #0x800
  40d6e4:	add	x0, x0, #0xf78
  40d6e8:	bl	419d28 <ferror@plt+0x15d98>
  40d6ec:	mov	x0, #0x0                   	// #0
  40d6f0:	ldp	x29, x30, [sp], #96
  40d6f4:	ret
  40d6f8:	ldr	x0, [x19, #32]
  40d6fc:	ldr	w0, [x0, x24, lsl #2]
  40d700:	b	40d6bc <ferror@plt+0x972c>
  40d704:	nop
  40d708:	stp	x29, x30, [sp, #-96]!
  40d70c:	mov	x29, sp
  40d710:	cbz	x0, 40d86c <ferror@plt+0x98dc>
  40d714:	stp	x19, x20, [sp, #16]
  40d718:	mov	x19, x0
  40d71c:	mov	x0, x1
  40d720:	stp	x27, x28, [sp, #80]
  40d724:	mov	x27, x1
  40d728:	mov	w28, #0x0                   	// #0
  40d72c:	ldr	x1, [x19, #48]
  40d730:	stp	x21, x22, [sp, #32]
  40d734:	mov	x22, x2
  40d738:	stp	x23, x24, [sp, #48]
  40d73c:	mov	x21, x3
  40d740:	mov	w23, #0x0                   	// #0
  40d744:	stp	x25, x26, [sp, #64]
  40d748:	mov	w26, #0x2                   	// #2
  40d74c:	mov	w24, #0x0                   	// #0
  40d750:	blr	x1
  40d754:	cmp	w0, #0x2
  40d758:	ldr	w1, [x19, #4]
  40d75c:	csel	w26, w0, w26, cs  // cs = hs, nlast
  40d760:	ldr	x4, [x19, #32]
  40d764:	udiv	w20, w26, w1
  40d768:	msub	w2, w20, w1, w26
  40d76c:	mov	x20, x2
  40d770:	ldr	w3, [x4, x2, lsl #2]
  40d774:	cbnz	w3, 40d7ac <ferror@plt+0x981c>
  40d778:	b	40d800 <ferror@plt+0x9870>
  40d77c:	cmp	w3, #0x1
  40d780:	csel	w0, w0, wzr, eq  // eq = none
  40d784:	cmp	w0, #0x0
  40d788:	csel	w23, w23, w20, eq  // eq = none
  40d78c:	csinc	w28, w28, wzr, eq  // eq = none
  40d790:	ldr	w0, [x19, #8]
  40d794:	add	w24, w24, #0x1
  40d798:	add	w20, w24, w20
  40d79c:	and	w2, w20, w0
  40d7a0:	and	w20, w20, w0
  40d7a4:	ldr	w3, [x4, x2, lsl #2]
  40d7a8:	cbz	w3, 40d7fc <ferror@plt+0x986c>
  40d7ac:	eor	w0, w28, #0x1
  40d7b0:	cmp	w26, w3
  40d7b4:	and	w0, w0, #0x1
  40d7b8:	b.ne	40d77c <ferror@plt+0x97ec>  // b.any
  40d7bc:	mov	x25, x2
  40d7c0:	mov	x1, x27
  40d7c4:	ldr	x0, [x19, #24]
  40d7c8:	ldr	x2, [x19, #56]
  40d7cc:	ldr	x0, [x0, x25, lsl #3]
  40d7d0:	cbz	x2, 40d820 <ferror@plt+0x9890>
  40d7d4:	blr	x2
  40d7d8:	cbnz	w0, 40d898 <ferror@plt+0x9908>
  40d7dc:	ldr	w0, [x19, #8]
  40d7e0:	add	w24, w24, #0x1
  40d7e4:	add	w20, w24, w20
  40d7e8:	ldr	x4, [x19, #32]
  40d7ec:	and	w2, w20, w0
  40d7f0:	and	w20, w20, w0
  40d7f4:	ldr	w3, [x4, x2, lsl #2]
  40d7f8:	cbnz	w3, 40d7ac <ferror@plt+0x981c>
  40d7fc:	cbnz	w28, 40d854 <ferror@plt+0x98c4>
  40d800:	mov	w0, #0x0                   	// #0
  40d804:	ldp	x19, x20, [sp, #16]
  40d808:	ldp	x21, x22, [sp, #32]
  40d80c:	ldp	x23, x24, [sp, #48]
  40d810:	ldp	x25, x26, [sp, #64]
  40d814:	ldp	x27, x28, [sp, #80]
  40d818:	ldp	x29, x30, [sp], #96
  40d81c:	ret
  40d820:	cmp	x27, x0
  40d824:	b.ne	40d790 <ferror@plt+0x9800>  // b.any
  40d828:	cbz	x22, 40d83c <ferror@plt+0x98ac>
  40d82c:	nop
  40d830:	ldr	x0, [x19, #24]
  40d834:	ldr	x0, [x0, x25, lsl #3]
  40d838:	str	x0, [x22]
  40d83c:	mov	w0, #0x1                   	// #1
  40d840:	cbz	x21, 40d804 <ferror@plt+0x9874>
  40d844:	ldr	x1, [x19, #40]
  40d848:	ldr	x1, [x1, x25, lsl #3]
  40d84c:	str	x1, [x21]
  40d850:	b	40d804 <ferror@plt+0x9874>
  40d854:	mov	w25, w23
  40d858:	ldr	w0, [x4, x25, lsl #2]
  40d85c:	cmp	w0, #0x1
  40d860:	b.ls	40d800 <ferror@plt+0x9870>  // b.plast
  40d864:	cbnz	x22, 40d830 <ferror@plt+0x98a0>
  40d868:	b	40d83c <ferror@plt+0x98ac>
  40d86c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40d870:	add	x1, x1, #0x8b0
  40d874:	add	x1, x1, #0x198
  40d878:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40d87c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40d880:	add	x2, x2, #0x800
  40d884:	add	x0, x0, #0xf78
  40d888:	bl	419d28 <ferror@plt+0x15d98>
  40d88c:	mov	w0, #0x0                   	// #0
  40d890:	ldp	x29, x30, [sp], #96
  40d894:	ret
  40d898:	ldr	x0, [x19, #32]
  40d89c:	ldr	w0, [x0, x25, lsl #2]
  40d8a0:	b	40d85c <ferror@plt+0x98cc>
  40d8a4:	nop
  40d8a8:	cbz	x0, 40dafc <ferror@plt+0x9b6c>
  40d8ac:	stp	x29, x30, [sp, #-96]!
  40d8b0:	mov	x29, sp
  40d8b4:	stp	x19, x20, [sp, #16]
  40d8b8:	mov	x19, x0
  40d8bc:	mov	x0, x1
  40d8c0:	stp	x27, x28, [sp, #80]
  40d8c4:	mov	x27, x1
  40d8c8:	ldr	x1, [x19, #48]
  40d8cc:	stp	x21, x22, [sp, #32]
  40d8d0:	stp	x23, x24, [sp, #48]
  40d8d4:	mov	x23, x2
  40d8d8:	stp	x25, x26, [sp, #64]
  40d8dc:	mov	w25, #0x2                   	// #2
  40d8e0:	blr	x1
  40d8e4:	cmp	w0, #0x2
  40d8e8:	ldr	w1, [x19, #4]
  40d8ec:	csel	w25, w0, w25, cs  // cs = hs, nlast
  40d8f0:	ldr	x2, [x19, #32]
  40d8f4:	udiv	w21, w25, w1
  40d8f8:	msub	w3, w21, w1, w25
  40d8fc:	mov	x21, x3
  40d900:	mov	x20, x3
  40d904:	add	x1, x2, x3, lsl #2
  40d908:	ldr	w0, [x2, x3, lsl #2]
  40d90c:	cbz	w0, 40db1c <ferror@plt+0x9b8c>
  40d910:	mov	w24, #0x0                   	// #0
  40d914:	mov	w28, #0x0                   	// #0
  40d918:	mov	w26, #0x0                   	// #0
  40d91c:	ldr	x5, [x19, #24]
  40d920:	b	40d95c <ferror@plt+0x99cc>
  40d924:	cmp	w0, #0x1
  40d928:	csel	w3, w4, wzr, eq  // eq = none
  40d92c:	cmp	w3, #0x0
  40d930:	csel	w24, w24, w21, eq  // eq = none
  40d934:	csinc	w26, w26, wzr, eq  // eq = none
  40d938:	ldr	w0, [x19, #8]
  40d93c:	add	w28, w28, #0x1
  40d940:	add	w21, w28, w21
  40d944:	and	w20, w21, w0
  40d948:	and	w21, w21, w0
  40d94c:	mov	x3, x20
  40d950:	add	x1, x2, x20, lsl #2
  40d954:	ldr	w0, [x2, x20, lsl #2]
  40d958:	cbz	w0, 40d9fc <ferror@plt+0x9a6c>
  40d95c:	eor	w4, w26, #0x1
  40d960:	cmp	w25, w0
  40d964:	and	w4, w4, #0x1
  40d968:	b.ne	40d924 <ferror@plt+0x9994>  // b.any
  40d96c:	ldr	x4, [x19, #56]
  40d970:	mov	x20, x3
  40d974:	lsl	x22, x3, #3
  40d978:	mov	x1, x27
  40d97c:	ldr	x0, [x5, x3, lsl #3]
  40d980:	cbz	x4, 40d9f0 <ferror@plt+0x9a60>
  40d984:	blr	x4
  40d988:	ldp	x5, x2, [x19, #24]
  40d98c:	cbz	w0, 40d938 <ferror@plt+0x99a8>
  40d990:	ldr	w21, [x2, x20, lsl #2]
  40d994:	add	x1, x2, x20, lsl #2
  40d998:	cmp	w21, #0x1
  40d99c:	b.ls	40da08 <ferror@plt+0x9a78>  // b.plast
  40d9a0:	ldr	x0, [x19, #40]
  40d9a4:	cmp	x0, x5
  40d9a8:	ldr	x20, [x0, x22]
  40d9ac:	b.eq	40da70 <ferror@plt+0x9ae0>  // b.none
  40d9b0:	str	x23, [x0, x22]
  40d9b4:	ldr	x1, [x19, #72]
  40d9b8:	cbz	x1, 40d9c4 <ferror@plt+0x9a34>
  40d9bc:	mov	x0, x27
  40d9c0:	blr	x1
  40d9c4:	ldr	x1, [x19, #80]
  40d9c8:	cbz	x1, 40da40 <ferror@plt+0x9ab0>
  40d9cc:	mov	x0, x20
  40d9d0:	mov	x16, x1
  40d9d4:	ldp	x19, x20, [sp, #16]
  40d9d8:	ldp	x21, x22, [sp, #32]
  40d9dc:	ldp	x23, x24, [sp, #48]
  40d9e0:	ldp	x25, x26, [sp, #64]
  40d9e4:	ldp	x27, x28, [sp, #80]
  40d9e8:	ldp	x29, x30, [sp], #96
  40d9ec:	br	x16
  40d9f0:	cmp	x27, x0
  40d9f4:	b.ne	40d938 <ferror@plt+0x99a8>  // b.any
  40d9f8:	b	40d990 <ferror@plt+0x9a00>
  40d9fc:	cbnz	w26, 40da5c <ferror@plt+0x9acc>
  40da00:	lsl	x22, x3, #3
  40da04:	mov	w21, #0x0                   	// #0
  40da08:	str	w25, [x1]
  40da0c:	str	x27, [x5, x20, lsl #3]
  40da10:	ldr	x0, [x19, #24]
  40da14:	ldr	x5, [x19, #40]
  40da18:	cmp	x0, x5
  40da1c:	b.eq	40da68 <ferror@plt+0x9ad8>  // b.none
  40da20:	ldr	w0, [x19, #12]
  40da24:	str	x23, [x5, x20, lsl #3]
  40da28:	add	w0, w0, #0x1
  40da2c:	str	w0, [x19, #12]
  40da30:	cbz	w21, 40dab0 <ferror@plt+0x9b20>
  40da34:	ldr	w0, [x19, #68]
  40da38:	add	w0, w0, #0x1
  40da3c:	str	w0, [x19, #68]
  40da40:	ldp	x19, x20, [sp, #16]
  40da44:	ldp	x21, x22, [sp, #32]
  40da48:	ldp	x23, x24, [sp, #48]
  40da4c:	ldp	x25, x26, [sp, #64]
  40da50:	ldp	x27, x28, [sp, #80]
  40da54:	ldp	x29, x30, [sp], #96
  40da58:	ret
  40da5c:	mov	w20, w24
  40da60:	ubfiz	x22, x24, #3, #32
  40da64:	b	40d990 <ferror@plt+0x9a00>
  40da68:	mov	x20, #0x0                   	// #0
  40da6c:	mov	x27, #0x0                   	// #0
  40da70:	ldr	x0, [x5, x22]
  40da74:	cmp	x23, x0
  40da78:	b.eq	40da94 <ferror@plt+0x9b04>  // b.none
  40da7c:	ldrsw	x1, [x19]
  40da80:	mov	x0, x5
  40da84:	lsl	w1, w1, #3
  40da88:	bl	427ad0 <ferror@plt+0x23b40>
  40da8c:	mov	x5, x0
  40da90:	str	x0, [x19, #40]
  40da94:	str	x23, [x5, x22]
  40da98:	cmp	w21, #0x1
  40da9c:	b.hi	40d9b4 <ferror@plt+0x9a24>  // b.pmore
  40daa0:	ldr	w0, [x19, #12]
  40daa4:	add	w0, w0, #0x1
  40daa8:	str	w0, [x19, #12]
  40daac:	cbnz	w21, 40da34 <ferror@plt+0x9aa4>
  40dab0:	ldr	w1, [x19, #16]
  40dab4:	lsl	w0, w0, #2
  40dab8:	cmp	w0, #0x8
  40dabc:	ldr	w3, [x19]
  40dac0:	add	w2, w1, #0x1
  40dac4:	str	w2, [x19, #16]
  40dac8:	mov	w4, #0x8                   	// #8
  40dacc:	csel	w0, w0, w4, ge  // ge = tcont
  40dad0:	cmp	w3, w0
  40dad4:	b.gt	40daf0 <ferror@plt+0x9b60>
  40dad8:	cmp	w2, #0x0
  40dadc:	add	w0, w1, #0x10
  40dae0:	csel	w0, w0, w2, lt  // lt = tstop
  40dae4:	add	w0, w2, w0, asr #4
  40dae8:	cmp	w3, w0
  40daec:	b.gt	40da34 <ferror@plt+0x9aa4>
  40daf0:	mov	x0, x19
  40daf4:	bl	40c640 <ferror@plt+0x86b0>
  40daf8:	b	40da34 <ferror@plt+0x9aa4>
  40dafc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40db00:	add	x1, x1, #0x8b0
  40db04:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40db08:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40db0c:	add	x1, x1, #0x1b8
  40db10:	add	x2, x2, #0x800
  40db14:	add	x0, x0, #0xf78
  40db18:	b	419d28 <ferror@plt+0x15d98>
  40db1c:	ldr	x5, [x19, #24]
  40db20:	b	40da00 <ferror@plt+0x9a70>
  40db24:	nop
  40db28:	cbz	x0, 40dc64 <ferror@plt+0x9cd4>
  40db2c:	stp	x29, x30, [sp, #-96]!
  40db30:	mov	x29, sp
  40db34:	stp	x19, x20, [sp, #16]
  40db38:	mov	x20, x0
  40db3c:	mov	x0, x1
  40db40:	stp	x25, x26, [sp, #64]
  40db44:	mov	x25, x1
  40db48:	mov	w26, #0x0                   	// #0
  40db4c:	ldr	x1, [x20, #48]
  40db50:	stp	x21, x22, [sp, #32]
  40db54:	mov	x22, x2
  40db58:	stp	x23, x24, [sp, #48]
  40db5c:	mov	w21, #0x2                   	// #2
  40db60:	mov	w23, #0x0                   	// #0
  40db64:	str	x27, [sp, #80]
  40db68:	mov	w24, #0x1                   	// #1
  40db6c:	mov	w27, #0x0                   	// #0
  40db70:	blr	x1
  40db74:	cmp	w0, #0x2
  40db78:	ldr	w1, [x20, #4]
  40db7c:	csel	w21, w0, w21, cs  // cs = hs, nlast
  40db80:	ldr	x3, [x20, #32]
  40db84:	udiv	w19, w21, w1
  40db88:	msub	w4, w19, w1, w21
  40db8c:	mov	x19, x4
  40db90:	ldr	w2, [x3, x4, lsl #2]
  40db94:	cbnz	w2, 40dbcc <ferror@plt+0x9c3c>
  40db98:	b	40dc20 <ferror@plt+0x9c90>
  40db9c:	cmp	w2, #0x1
  40dba0:	csel	w0, w0, wzr, eq  // eq = none
  40dba4:	cmp	w0, #0x0
  40dba8:	csel	w23, w23, w19, eq  // eq = none
  40dbac:	csel	w26, w26, w24, eq  // eq = none
  40dbb0:	ldr	w0, [x20, #8]
  40dbb4:	add	w27, w27, #0x1
  40dbb8:	add	w19, w19, w27
  40dbbc:	and	w4, w19, w0
  40dbc0:	and	w19, w19, w0
  40dbc4:	ldr	w2, [x3, x4, lsl #2]
  40dbc8:	cbz	w2, 40dc18 <ferror@plt+0x9c88>
  40dbcc:	eor	w0, w26, #0x1
  40dbd0:	cmp	w2, w21
  40dbd4:	and	w0, w0, #0x1
  40dbd8:	b.ne	40db9c <ferror@plt+0x9c0c>  // b.any
  40dbdc:	ldr	x0, [x20, #24]
  40dbe0:	mov	x1, x25
  40dbe4:	ldr	x2, [x20, #56]
  40dbe8:	ldr	x0, [x0, x4, lsl #3]
  40dbec:	cbz	x2, 40dc58 <ferror@plt+0x9cc8>
  40dbf0:	blr	x2
  40dbf4:	cbnz	w0, 40dc20 <ferror@plt+0x9c90>
  40dbf8:	ldr	w0, [x20, #8]
  40dbfc:	add	w27, w27, #0x1
  40dc00:	add	w19, w19, w27
  40dc04:	ldr	x3, [x20, #32]
  40dc08:	and	w4, w19, w0
  40dc0c:	and	w19, w19, w0
  40dc10:	ldr	w2, [x3, x4, lsl #2]
  40dc14:	cbnz	w2, 40dbcc <ferror@plt+0x9c3c>
  40dc18:	cmp	w26, #0x0
  40dc1c:	csel	w19, w19, w23, eq  // eq = none
  40dc20:	mov	x4, x22
  40dc24:	mov	x3, x25
  40dc28:	mov	w2, w21
  40dc2c:	mov	w1, w19
  40dc30:	mov	x0, x20
  40dc34:	mov	w6, #0x0                   	// #0
  40dc38:	ldp	x19, x20, [sp, #16]
  40dc3c:	mov	w5, #0x1                   	// #1
  40dc40:	ldp	x21, x22, [sp, #32]
  40dc44:	ldp	x23, x24, [sp, #48]
  40dc48:	ldp	x25, x26, [sp, #64]
  40dc4c:	ldr	x27, [sp, #80]
  40dc50:	ldp	x29, x30, [sp], #96
  40dc54:	b	40c7e8 <ferror@plt+0x8858>
  40dc58:	cmp	x25, x0
  40dc5c:	b.ne	40dbb0 <ferror@plt+0x9c20>  // b.any
  40dc60:	b	40dc20 <ferror@plt+0x9c90>
  40dc64:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40dc68:	add	x1, x1, #0x8b0
  40dc6c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40dc70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40dc74:	add	x1, x1, #0x1b8
  40dc78:	add	x2, x2, #0x800
  40dc7c:	add	x0, x0, #0xf78
  40dc80:	b	419d28 <ferror@plt+0x15d98>
  40dc84:	nop
  40dc88:	cbz	x0, 40ddb8 <ferror@plt+0x9e28>
  40dc8c:	stp	x29, x30, [sp, #-80]!
  40dc90:	mov	x29, sp
  40dc94:	stp	x19, x20, [sp, #16]
  40dc98:	mov	x20, x0
  40dc9c:	mov	x0, x1
  40dca0:	stp	x23, x24, [sp, #48]
  40dca4:	mov	x24, x1
  40dca8:	mov	w23, #0x1                   	// #1
  40dcac:	ldr	x1, [x20, #48]
  40dcb0:	stp	x21, x22, [sp, #32]
  40dcb4:	mov	w21, #0x2                   	// #2
  40dcb8:	stp	x25, x26, [sp, #64]
  40dcbc:	mov	w22, #0x0                   	// #0
  40dcc0:	mov	w26, #0x0                   	// #0
  40dcc4:	blr	x1
  40dcc8:	cmp	w0, #0x2
  40dccc:	ldr	w1, [x20, #4]
  40dcd0:	csel	w21, w0, w21, cs  // cs = hs, nlast
  40dcd4:	ldr	x3, [x20, #32]
  40dcd8:	mov	w25, #0x0                   	// #0
  40dcdc:	udiv	w19, w21, w1
  40dce0:	msub	w2, w19, w1, w21
  40dce4:	mov	x19, x2
  40dce8:	ldr	w1, [x3, x2, lsl #2]
  40dcec:	cbnz	w1, 40dd24 <ferror@plt+0x9d94>
  40dcf0:	b	40dd78 <ferror@plt+0x9de8>
  40dcf4:	cmp	w1, #0x1
  40dcf8:	csel	w0, w0, wzr, eq  // eq = none
  40dcfc:	cmp	w0, #0x0
  40dd00:	csel	w22, w22, w19, eq  // eq = none
  40dd04:	csel	w25, w25, w23, eq  // eq = none
  40dd08:	ldr	w0, [x20, #8]
  40dd0c:	add	w26, w26, #0x1
  40dd10:	add	w19, w19, w26
  40dd14:	and	w2, w19, w0
  40dd18:	and	w19, w19, w0
  40dd1c:	ldr	w1, [x3, x2, lsl #2]
  40dd20:	cbz	w1, 40dd70 <ferror@plt+0x9de0>
  40dd24:	eor	w0, w25, #0x1
  40dd28:	cmp	w1, w21
  40dd2c:	and	w0, w0, #0x1
  40dd30:	b.ne	40dcf4 <ferror@plt+0x9d64>  // b.any
  40dd34:	ldr	x0, [x20, #24]
  40dd38:	mov	x1, x24
  40dd3c:	ldr	x4, [x20, #56]
  40dd40:	ldr	x0, [x0, x2, lsl #3]
  40dd44:	cbz	x4, 40ddac <ferror@plt+0x9e1c>
  40dd48:	blr	x4
  40dd4c:	cbnz	w0, 40dd78 <ferror@plt+0x9de8>
  40dd50:	ldr	w0, [x20, #8]
  40dd54:	add	w26, w26, #0x1
  40dd58:	add	w19, w19, w26
  40dd5c:	ldr	x3, [x20, #32]
  40dd60:	and	w2, w19, w0
  40dd64:	and	w19, w19, w0
  40dd68:	ldr	w1, [x3, x2, lsl #2]
  40dd6c:	cbnz	w1, 40dd24 <ferror@plt+0x9d94>
  40dd70:	cmp	w25, #0x0
  40dd74:	csel	w19, w19, w22, eq  // eq = none
  40dd78:	mov	w2, w21
  40dd7c:	mov	w1, w19
  40dd80:	mov	x0, x20
  40dd84:	mov	x4, x24
  40dd88:	mov	x3, x24
  40dd8c:	mov	w6, #0x0                   	// #0
  40dd90:	ldp	x19, x20, [sp, #16]
  40dd94:	mov	w5, #0x1                   	// #1
  40dd98:	ldp	x21, x22, [sp, #32]
  40dd9c:	ldp	x23, x24, [sp, #48]
  40dda0:	ldp	x25, x26, [sp, #64]
  40dda4:	ldp	x29, x30, [sp], #80
  40dda8:	b	40c7e8 <ferror@plt+0x8858>
  40ddac:	cmp	x24, x0
  40ddb0:	b.ne	40dd08 <ferror@plt+0x9d78>  // b.any
  40ddb4:	b	40dd78 <ferror@plt+0x9de8>
  40ddb8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40ddbc:	add	x1, x1, #0x8b0
  40ddc0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40ddc4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40ddc8:	add	x1, x1, #0x1b8
  40ddcc:	add	x2, x2, #0x800
  40ddd0:	add	x0, x0, #0xf78
  40ddd4:	b	419d28 <ferror@plt+0x15d98>
  40ddd8:	stp	x29, x30, [sp, #-96]!
  40dddc:	mov	x29, sp
  40dde0:	cbz	x0, 40df04 <ferror@plt+0x9f74>
  40dde4:	stp	x19, x20, [sp, #16]
  40dde8:	mov	x19, x0
  40ddec:	mov	x0, x1
  40ddf0:	stp	x23, x24, [sp, #48]
  40ddf4:	mov	x24, x1
  40ddf8:	mov	w23, #0x2                   	// #2
  40ddfc:	ldr	x1, [x19, #48]
  40de00:	stp	x21, x22, [sp, #32]
  40de04:	mov	w21, #0x0                   	// #0
  40de08:	stp	x25, x26, [sp, #64]
  40de0c:	mov	w22, #0x1                   	// #1
  40de10:	mov	w26, #0x0                   	// #0
  40de14:	str	x27, [sp, #80]
  40de18:	mov	w27, #0x0                   	// #0
  40de1c:	blr	x1
  40de20:	cmp	w0, #0x2
  40de24:	ldr	w1, [x19, #4]
  40de28:	csel	w23, w0, w23, cs  // cs = hs, nlast
  40de2c:	ldr	x3, [x19, #32]
  40de30:	udiv	w20, w23, w1
  40de34:	msub	w25, w20, w1, w23
  40de38:	mov	x20, x25
  40de3c:	ldr	w2, [x3, x25, lsl #2]
  40de40:	cbnz	w2, 40de78 <ferror@plt+0x9ee8>
  40de44:	b	40dec8 <ferror@plt+0x9f38>
  40de48:	cmp	w2, #0x1
  40de4c:	csel	w0, w0, wzr, eq  // eq = none
  40de50:	cmp	w0, #0x0
  40de54:	csel	w21, w21, w20, eq  // eq = none
  40de58:	csel	w26, w26, w22, eq  // eq = none
  40de5c:	ldr	w0, [x19, #8]
  40de60:	add	w27, w27, #0x1
  40de64:	add	w20, w27, w20
  40de68:	and	w25, w20, w0
  40de6c:	and	w20, w20, w0
  40de70:	ldr	w2, [x3, x25, lsl #2]
  40de74:	cbz	w2, 40dec4 <ferror@plt+0x9f34>
  40de78:	eor	w0, w26, #0x1
  40de7c:	cmp	w2, w23
  40de80:	and	w0, w0, #0x1
  40de84:	b.ne	40de48 <ferror@plt+0x9eb8>  // b.any
  40de88:	ldr	x0, [x19, #24]
  40de8c:	mov	x1, x24
  40de90:	ldr	x2, [x19, #56]
  40de94:	ldr	x0, [x0, x25, lsl #3]
  40de98:	cbz	x2, 40deec <ferror@plt+0x9f5c>
  40de9c:	blr	x2
  40dea0:	cbnz	w0, 40df30 <ferror@plt+0x9fa0>
  40dea4:	ldr	w0, [x19, #8]
  40dea8:	add	w27, w27, #0x1
  40deac:	add	w20, w27, w20
  40deb0:	ldr	x3, [x19, #32]
  40deb4:	and	w25, w20, w0
  40deb8:	and	w20, w20, w0
  40debc:	ldr	w2, [x3, x25, lsl #2]
  40dec0:	cbnz	w2, 40de78 <ferror@plt+0x9ee8>
  40dec4:	cbnz	w26, 40defc <ferror@plt+0x9f6c>
  40dec8:	cmp	w2, #0x1
  40decc:	cset	w0, hi  // hi = pmore
  40ded0:	ldp	x19, x20, [sp, #16]
  40ded4:	ldp	x21, x22, [sp, #32]
  40ded8:	ldp	x23, x24, [sp, #48]
  40dedc:	ldp	x25, x26, [sp, #64]
  40dee0:	ldr	x27, [sp, #80]
  40dee4:	ldp	x29, x30, [sp], #96
  40dee8:	ret
  40deec:	cmp	x24, x0
  40def0:	b.ne	40de5c <ferror@plt+0x9ecc>  // b.any
  40def4:	ldr	w2, [x3, x25, lsl #2]
  40def8:	b	40dec8 <ferror@plt+0x9f38>
  40defc:	ldr	w2, [x3, w21, uxtw #2]
  40df00:	b	40dec8 <ferror@plt+0x9f38>
  40df04:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40df08:	add	x1, x1, #0x8b0
  40df0c:	add	x1, x1, #0x1d8
  40df10:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40df14:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40df18:	add	x2, x2, #0x800
  40df1c:	add	x0, x0, #0xf78
  40df20:	bl	419d28 <ferror@plt+0x15d98>
  40df24:	mov	w0, #0x0                   	// #0
  40df28:	ldp	x29, x30, [sp], #96
  40df2c:	ret
  40df30:	ldr	x0, [x19, #32]
  40df34:	ldr	w2, [x0, x25, lsl #2]
  40df38:	b	40dec8 <ferror@plt+0x9f38>
  40df3c:	nop
  40df40:	stp	x29, x30, [sp, #-96]!
  40df44:	mov	x29, sp
  40df48:	cbz	x0, 40e104 <ferror@plt+0xa174>
  40df4c:	stp	x19, x20, [sp, #16]
  40df50:	mov	x19, x0
  40df54:	mov	x0, x1
  40df58:	stp	x23, x24, [sp, #48]
  40df5c:	mov	x24, x1
  40df60:	mov	w23, #0x0                   	// #0
  40df64:	ldr	x1, [x19, #48]
  40df68:	stp	x21, x22, [sp, #32]
  40df6c:	mov	w21, #0x2                   	// #2
  40df70:	stp	x25, x26, [sp, #64]
  40df74:	mov	w22, #0x1                   	// #1
  40df78:	mov	w26, #0x0                   	// #0
  40df7c:	str	x27, [sp, #80]
  40df80:	mov	w27, #0x0                   	// #0
  40df84:	blr	x1
  40df88:	cmp	w0, #0x2
  40df8c:	ldr	w1, [x19, #4]
  40df90:	csel	w21, w0, w21, cs  // cs = hs, nlast
  40df94:	ldr	x2, [x19, #32]
  40df98:	udiv	w20, w21, w1
  40df9c:	msub	w25, w20, w1, w21
  40dfa0:	mov	x20, x25
  40dfa4:	ldr	w1, [x2, x25, lsl #2]
  40dfa8:	cbnz	w1, 40dfe0 <ferror@plt+0xa050>
  40dfac:	b	40e030 <ferror@plt+0xa0a0>
  40dfb0:	cmp	w1, #0x1
  40dfb4:	csel	w0, w0, wzr, eq  // eq = none
  40dfb8:	cmp	w0, #0x0
  40dfbc:	csel	w23, w23, w20, eq  // eq = none
  40dfc0:	csel	w26, w26, w22, eq  // eq = none
  40dfc4:	ldr	w0, [x19, #8]
  40dfc8:	add	w27, w27, #0x1
  40dfcc:	add	w20, w27, w20
  40dfd0:	and	w25, w20, w0
  40dfd4:	and	w20, w20, w0
  40dfd8:	ldr	w1, [x2, x25, lsl #2]
  40dfdc:	cbz	w1, 40e02c <ferror@plt+0xa09c>
  40dfe0:	eor	w0, w26, #0x1
  40dfe4:	cmp	w1, w21
  40dfe8:	and	w0, w0, #0x1
  40dfec:	b.ne	40dfb0 <ferror@plt+0xa020>  // b.any
  40dff0:	ldr	x3, [x19, #24]
  40dff4:	mov	x1, x24
  40dff8:	ldr	x4, [x19, #56]
  40dffc:	ldr	x0, [x3, x25, lsl #3]
  40e000:	cbz	x4, 40e01c <ferror@plt+0xa08c>
  40e004:	blr	x4
  40e008:	ldr	x2, [x19, #32]
  40e00c:	cbz	w0, 40dfc4 <ferror@plt+0xa034>
  40e010:	ldr	w0, [x2, x25, lsl #2]
  40e014:	mov	w23, w20
  40e018:	b	40e054 <ferror@plt+0xa0c4>
  40e01c:	cmp	x24, x0
  40e020:	b.ne	40dfc4 <ferror@plt+0xa034>  // b.any
  40e024:	mov	w23, w20
  40e028:	b	40e060 <ferror@plt+0xa0d0>
  40e02c:	cbnz	w26, 40e050 <ferror@plt+0xa0c0>
  40e030:	mov	w0, #0x0                   	// #0
  40e034:	ldp	x19, x20, [sp, #16]
  40e038:	ldp	x21, x22, [sp, #32]
  40e03c:	ldp	x23, x24, [sp, #48]
  40e040:	ldp	x25, x26, [sp, #64]
  40e044:	ldr	x27, [sp, #80]
  40e048:	ldp	x29, x30, [sp], #96
  40e04c:	ret
  40e050:	ldr	w0, [x2, w23, uxtw #2]
  40e054:	cmp	w0, #0x1
  40e058:	b.ls	40e030 <ferror@plt+0xa0a0>  // b.plast
  40e05c:	ldr	x3, [x19, #24]
  40e060:	sxtw	x23, w23
  40e064:	ldr	x4, [x19, #40]
  40e068:	mov	w1, #0x1                   	// #1
  40e06c:	ldr	x0, [x3, x23, lsl #3]
  40e070:	ldr	x20, [x4, x23, lsl #3]
  40e074:	str	w1, [x2, x23, lsl #2]
  40e078:	str	xzr, [x3, x23, lsl #3]
  40e07c:	ldr	w1, [x19, #12]
  40e080:	ldr	x2, [x19, #40]
  40e084:	sub	w1, w1, #0x1
  40e088:	str	xzr, [x2, x23, lsl #3]
  40e08c:	str	w1, [x19, #12]
  40e090:	ldr	x1, [x19, #72]
  40e094:	cbz	x1, 40e09c <ferror@plt+0xa10c>
  40e098:	blr	x1
  40e09c:	ldr	x1, [x19, #80]
  40e0a0:	cbz	x1, 40e0ac <ferror@plt+0xa11c>
  40e0a4:	mov	x0, x20
  40e0a8:	blr	x1
  40e0ac:	ldr	w0, [x19, #12]
  40e0b0:	mov	w1, #0x8                   	// #8
  40e0b4:	ldr	w2, [x19]
  40e0b8:	lsl	w0, w0, #2
  40e0bc:	cmp	w0, w1
  40e0c0:	csel	w0, w0, w1, ge  // ge = tcont
  40e0c4:	cmp	w0, w2
  40e0c8:	b.lt	40e0e8 <ferror@plt+0xa158>  // b.tstop
  40e0cc:	ldr	w1, [x19, #16]
  40e0d0:	cmp	w1, #0x0
  40e0d4:	add	w0, w1, #0xf
  40e0d8:	csel	w0, w0, w1, lt  // lt = tstop
  40e0dc:	add	w0, w1, w0, asr #4
  40e0e0:	cmp	w2, w0
  40e0e4:	b.gt	40e0f0 <ferror@plt+0xa160>
  40e0e8:	mov	x0, x19
  40e0ec:	bl	40c640 <ferror@plt+0x86b0>
  40e0f0:	ldr	w1, [x19, #68]
  40e0f4:	mov	w0, #0x1                   	// #1
  40e0f8:	add	w1, w1, w0
  40e0fc:	str	w1, [x19, #68]
  40e100:	b	40e034 <ferror@plt+0xa0a4>
  40e104:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e108:	add	x1, x1, #0x8b0
  40e10c:	add	x1, x1, #0x1f0
  40e110:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e114:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e118:	add	x2, x2, #0x800
  40e11c:	add	x0, x0, #0xf78
  40e120:	bl	419d28 <ferror@plt+0x15d98>
  40e124:	mov	w0, #0x0                   	// #0
  40e128:	ldp	x29, x30, [sp], #96
  40e12c:	ret
  40e130:	stp	x29, x30, [sp, #-96]!
  40e134:	mov	x29, sp
  40e138:	cbz	x0, 40e2c8 <ferror@plt+0xa338>
  40e13c:	stp	x19, x20, [sp, #16]
  40e140:	mov	x19, x0
  40e144:	mov	x0, x1
  40e148:	stp	x23, x24, [sp, #48]
  40e14c:	mov	x24, x1
  40e150:	mov	w23, #0x0                   	// #0
  40e154:	ldr	x1, [x19, #48]
  40e158:	stp	x21, x22, [sp, #32]
  40e15c:	mov	w21, #0x2                   	// #2
  40e160:	stp	x25, x26, [sp, #64]
  40e164:	mov	w22, #0x1                   	// #1
  40e168:	mov	w26, #0x0                   	// #0
  40e16c:	str	x27, [sp, #80]
  40e170:	mov	w27, #0x0                   	// #0
  40e174:	blr	x1
  40e178:	cmp	w0, #0x2
  40e17c:	ldr	w1, [x19, #4]
  40e180:	csel	w21, w0, w21, cs  // cs = hs, nlast
  40e184:	ldr	x2, [x19, #32]
  40e188:	udiv	w20, w21, w1
  40e18c:	msub	w25, w20, w1, w21
  40e190:	mov	x20, x25
  40e194:	ldr	w1, [x2, x25, lsl #2]
  40e198:	cbnz	w1, 40e1d0 <ferror@plt+0xa240>
  40e19c:	b	40e220 <ferror@plt+0xa290>
  40e1a0:	cmp	w1, #0x1
  40e1a4:	csel	w0, w0, wzr, eq  // eq = none
  40e1a8:	cmp	w0, #0x0
  40e1ac:	csel	w23, w23, w20, eq  // eq = none
  40e1b0:	csel	w26, w26, w22, eq  // eq = none
  40e1b4:	ldr	w0, [x19, #8]
  40e1b8:	add	w27, w27, #0x1
  40e1bc:	add	w20, w27, w20
  40e1c0:	and	w25, w20, w0
  40e1c4:	and	w20, w20, w0
  40e1c8:	ldr	w1, [x2, x25, lsl #2]
  40e1cc:	cbz	w1, 40e21c <ferror@plt+0xa28c>
  40e1d0:	eor	w0, w26, #0x1
  40e1d4:	cmp	w21, w1
  40e1d8:	and	w0, w0, #0x1
  40e1dc:	b.ne	40e1a0 <ferror@plt+0xa210>  // b.any
  40e1e0:	ldr	x4, [x19, #24]
  40e1e4:	mov	x1, x24
  40e1e8:	ldr	x3, [x19, #56]
  40e1ec:	ldr	x0, [x4, x25, lsl #3]
  40e1f0:	cbz	x3, 40e20c <ferror@plt+0xa27c>
  40e1f4:	blr	x3
  40e1f8:	ldr	x2, [x19, #32]
  40e1fc:	cbz	w0, 40e1b4 <ferror@plt+0xa224>
  40e200:	ldr	w0, [x2, x25, lsl #2]
  40e204:	mov	w23, w20
  40e208:	b	40e244 <ferror@plt+0xa2b4>
  40e20c:	cmp	x24, x0
  40e210:	b.ne	40e1b4 <ferror@plt+0xa224>  // b.any
  40e214:	mov	w23, w20
  40e218:	b	40e250 <ferror@plt+0xa2c0>
  40e21c:	cbnz	w26, 40e240 <ferror@plt+0xa2b0>
  40e220:	mov	w0, #0x0                   	// #0
  40e224:	ldp	x19, x20, [sp, #16]
  40e228:	ldp	x21, x22, [sp, #32]
  40e22c:	ldp	x23, x24, [sp, #48]
  40e230:	ldp	x25, x26, [sp, #64]
  40e234:	ldr	x27, [sp, #80]
  40e238:	ldp	x29, x30, [sp], #96
  40e23c:	ret
  40e240:	ldr	w0, [x2, w23, uxtw #2]
  40e244:	cmp	w0, #0x1
  40e248:	b.ls	40e220 <ferror@plt+0xa290>  // b.plast
  40e24c:	ldr	x4, [x19, #24]
  40e250:	sxtw	x23, w23
  40e254:	mov	w0, #0x1                   	// #1
  40e258:	mov	w3, #0x8                   	// #8
  40e25c:	str	w0, [x2, x23, lsl #2]
  40e260:	str	xzr, [x4, x23, lsl #3]
  40e264:	ldr	w1, [x19, #12]
  40e268:	ldr	x4, [x19, #40]
  40e26c:	sub	w1, w1, #0x1
  40e270:	ldr	w2, [x19]
  40e274:	lsl	w0, w1, #2
  40e278:	str	xzr, [x4, x23, lsl #3]
  40e27c:	cmp	w0, w3
  40e280:	str	w1, [x19, #12]
  40e284:	csel	w0, w0, w3, ge  // ge = tcont
  40e288:	cmp	w0, w2
  40e28c:	b.lt	40e2ac <ferror@plt+0xa31c>  // b.tstop
  40e290:	ldr	w1, [x19, #16]
  40e294:	cmp	w1, #0x0
  40e298:	add	w0, w1, #0xf
  40e29c:	csel	w0, w0, w1, lt  // lt = tstop
  40e2a0:	add	w0, w1, w0, asr #4
  40e2a4:	cmp	w2, w0
  40e2a8:	b.gt	40e2b4 <ferror@plt+0xa324>
  40e2ac:	mov	x0, x19
  40e2b0:	bl	40c640 <ferror@plt+0x86b0>
  40e2b4:	ldr	w1, [x19, #68]
  40e2b8:	mov	w0, #0x1                   	// #1
  40e2bc:	add	w1, w1, w0
  40e2c0:	str	w1, [x19, #68]
  40e2c4:	b	40e224 <ferror@plt+0xa294>
  40e2c8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e2cc:	add	x1, x1, #0x8b0
  40e2d0:	add	x1, x1, #0x1f0
  40e2d4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e2d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e2dc:	add	x2, x2, #0x800
  40e2e0:	add	x0, x0, #0xf78
  40e2e4:	bl	419d28 <ferror@plt+0x15d98>
  40e2e8:	mov	w0, #0x0                   	// #0
  40e2ec:	ldp	x29, x30, [sp], #96
  40e2f0:	ret
  40e2f4:	nop
  40e2f8:	cbz	x0, 40e37c <ferror@plt+0xa3ec>
  40e2fc:	stp	x29, x30, [sp, #-32]!
  40e300:	mov	x29, sp
  40e304:	str	x19, [sp, #16]
  40e308:	mov	x19, x0
  40e30c:	ldr	w0, [x0, #12]
  40e310:	cbnz	w0, 40e36c <ferror@plt+0xa3dc>
  40e314:	mov	x0, x19
  40e318:	mov	w1, #0x1                   	// #1
  40e31c:	bl	40c988 <ferror@plt+0x89f8>
  40e320:	ldr	w0, [x19, #12]
  40e324:	mov	w1, #0x8                   	// #8
  40e328:	ldr	w2, [x19]
  40e32c:	lsl	w0, w0, #2
  40e330:	cmp	w0, w1
  40e334:	csel	w0, w0, w1, ge  // ge = tcont
  40e338:	cmp	w0, w2
  40e33c:	b.lt	40e35c <ferror@plt+0xa3cc>  // b.tstop
  40e340:	ldr	w1, [x19, #16]
  40e344:	cmp	w1, #0x0
  40e348:	add	w0, w1, #0xf
  40e34c:	csel	w0, w0, w1, lt  // lt = tstop
  40e350:	add	w0, w1, w0, asr #4
  40e354:	cmp	w2, w0
  40e358:	b.gt	40e39c <ferror@plt+0xa40c>
  40e35c:	mov	x0, x19
  40e360:	ldr	x19, [sp, #16]
  40e364:	ldp	x29, x30, [sp], #32
  40e368:	b	40c640 <ferror@plt+0x86b0>
  40e36c:	ldr	w0, [x19, #68]
  40e370:	add	w0, w0, #0x1
  40e374:	str	w0, [x19, #68]
  40e378:	b	40e314 <ferror@plt+0xa384>
  40e37c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e380:	add	x1, x1, #0x8b0
  40e384:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e388:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e38c:	add	x1, x1, #0x210
  40e390:	add	x2, x2, #0x800
  40e394:	add	x0, x0, #0xf78
  40e398:	b	419d28 <ferror@plt+0x15d98>
  40e39c:	ldr	x19, [sp, #16]
  40e3a0:	ldp	x29, x30, [sp], #32
  40e3a4:	ret
  40e3a8:	cbz	x0, 40e460 <ferror@plt+0xa4d0>
  40e3ac:	stp	x29, x30, [sp, #-32]!
  40e3b0:	mov	x29, sp
  40e3b4:	str	x19, [sp, #16]
  40e3b8:	mov	x19, x0
  40e3bc:	ldr	w0, [x0, #12]
  40e3c0:	cbnz	w0, 40e450 <ferror@plt+0xa4c0>
  40e3c4:	ldr	x0, [x19, #32]
  40e3c8:	stur	xzr, [x19, #12]
  40e3cc:	ldrsw	x2, [x19]
  40e3d0:	mov	w1, #0x0                   	// #0
  40e3d4:	lsl	x2, x2, #2
  40e3d8:	bl	403880 <memset@plt>
  40e3dc:	ldr	x0, [x19, #24]
  40e3e0:	mov	w1, #0x0                   	// #0
  40e3e4:	ldrsw	x2, [x19]
  40e3e8:	lsl	x2, x2, #3
  40e3ec:	bl	403880 <memset@plt>
  40e3f0:	ldr	x0, [x19, #40]
  40e3f4:	mov	w1, #0x0                   	// #0
  40e3f8:	ldrsw	x2, [x19]
  40e3fc:	lsl	x2, x2, #3
  40e400:	bl	403880 <memset@plt>
  40e404:	ldr	w0, [x19, #12]
  40e408:	mov	w1, #0x8                   	// #8
  40e40c:	ldr	w2, [x19]
  40e410:	lsl	w0, w0, #2
  40e414:	cmp	w0, w1
  40e418:	csel	w0, w0, w1, ge  // ge = tcont
  40e41c:	cmp	w0, w2
  40e420:	b.lt	40e440 <ferror@plt+0xa4b0>  // b.tstop
  40e424:	ldr	w1, [x19, #16]
  40e428:	cmp	w1, #0x0
  40e42c:	add	w0, w1, #0xf
  40e430:	csel	w0, w0, w1, lt  // lt = tstop
  40e434:	add	w0, w1, w0, asr #4
  40e438:	cmp	w2, w0
  40e43c:	b.gt	40e480 <ferror@plt+0xa4f0>
  40e440:	mov	x0, x19
  40e444:	ldr	x19, [sp, #16]
  40e448:	ldp	x29, x30, [sp], #32
  40e44c:	b	40c640 <ferror@plt+0x86b0>
  40e450:	ldr	w0, [x19, #68]
  40e454:	add	w0, w0, #0x1
  40e458:	str	w0, [x19, #68]
  40e45c:	b	40e3c4 <ferror@plt+0xa434>
  40e460:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e464:	add	x1, x1, #0x8b0
  40e468:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e46c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e470:	add	x1, x1, #0x228
  40e474:	add	x2, x2, #0x800
  40e478:	add	x0, x0, #0xf78
  40e47c:	b	419d28 <ferror@plt+0x15d98>
  40e480:	ldr	x19, [sp, #16]
  40e484:	ldp	x29, x30, [sp], #32
  40e488:	ret
  40e48c:	nop
  40e490:	stp	x29, x30, [sp, #-16]!
  40e494:	mov	x29, sp
  40e498:	cbz	x0, 40e4ac <ferror@plt+0xa51c>
  40e49c:	cbz	x1, 40e4d8 <ferror@plt+0xa548>
  40e4a0:	ldp	x29, x30, [sp], #16
  40e4a4:	mov	w3, #0x1                   	// #1
  40e4a8:	b	40ca98 <ferror@plt+0x8b08>
  40e4ac:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e4b0:	add	x1, x1, #0x8b0
  40e4b4:	add	x1, x1, #0x240
  40e4b8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e4bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e4c0:	add	x2, x2, #0x800
  40e4c4:	add	x0, x0, #0xf78
  40e4c8:	bl	419d28 <ferror@plt+0x15d98>
  40e4cc:	mov	w0, #0x0                   	// #0
  40e4d0:	ldp	x29, x30, [sp], #16
  40e4d4:	ret
  40e4d8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e4dc:	add	x1, x1, #0x8b0
  40e4e0:	add	x1, x1, #0x240
  40e4e4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  40e4e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e4ec:	add	x2, x2, #0xd90
  40e4f0:	add	x0, x0, #0xf78
  40e4f4:	bl	419d28 <ferror@plt+0x15d98>
  40e4f8:	mov	w0, #0x0                   	// #0
  40e4fc:	ldp	x29, x30, [sp], #16
  40e500:	ret
  40e504:	nop
  40e508:	stp	x29, x30, [sp, #-16]!
  40e50c:	mov	x29, sp
  40e510:	cbz	x0, 40e524 <ferror@plt+0xa594>
  40e514:	cbz	x1, 40e550 <ferror@plt+0xa5c0>
  40e518:	ldp	x29, x30, [sp], #16
  40e51c:	mov	w3, #0x0                   	// #0
  40e520:	b	40ca98 <ferror@plt+0x8b08>
  40e524:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e528:	add	x1, x1, #0x8b0
  40e52c:	add	x1, x1, #0x260
  40e530:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e534:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e538:	add	x2, x2, #0x800
  40e53c:	add	x0, x0, #0xf78
  40e540:	bl	419d28 <ferror@plt+0x15d98>
  40e544:	mov	w0, #0x0                   	// #0
  40e548:	ldp	x29, x30, [sp], #16
  40e54c:	ret
  40e550:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e554:	add	x1, x1, #0x8b0
  40e558:	add	x1, x1, #0x260
  40e55c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  40e560:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e564:	add	x2, x2, #0xd90
  40e568:	add	x0, x0, #0xf78
  40e56c:	bl	419d28 <ferror@plt+0x15d98>
  40e570:	mov	w0, #0x0                   	// #0
  40e574:	ldp	x29, x30, [sp], #16
  40e578:	ret
  40e57c:	nop
  40e580:	cbz	x0, 40e648 <ferror@plt+0xa6b8>
  40e584:	stp	x29, x30, [sp, #-64]!
  40e588:	mov	x29, sp
  40e58c:	stp	x21, x22, [sp, #32]
  40e590:	mov	x22, x1
  40e594:	cbz	x1, 40e668 <ferror@plt+0xa6d8>
  40e598:	stp	x19, x20, [sp, #16]
  40e59c:	mov	x20, x0
  40e5a0:	ldr	w0, [x0]
  40e5a4:	str	x23, [sp, #48]
  40e5a8:	mov	x21, x2
  40e5ac:	ldr	w23, [x20, #68]
  40e5b0:	cmp	w0, #0x0
  40e5b4:	mov	x19, #0x0                   	// #0
  40e5b8:	mov	w3, w23
  40e5bc:	b.le	40e634 <ferror@plt+0xa6a4>
  40e5c0:	ldr	x0, [x20, #32]
  40e5c4:	mov	x2, x21
  40e5c8:	ldr	w0, [x0, x19, lsl #2]
  40e5cc:	cmp	w0, #0x1
  40e5d0:	b.ls	40e5ec <ferror@plt+0xa65c>  // b.plast
  40e5d4:	ldr	x0, [x20, #24]
  40e5d8:	ldr	x1, [x20, #40]
  40e5dc:	ldr	x0, [x0, x19, lsl #3]
  40e5e0:	ldr	x1, [x1, x19, lsl #3]
  40e5e4:	blr	x22
  40e5e8:	ldr	w3, [x20, #68]
  40e5ec:	cmp	w23, w3
  40e5f0:	b.eq	40e624 <ferror@plt+0xa694>  // b.none
  40e5f4:	ldp	x19, x20, [sp, #16]
  40e5f8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e5fc:	ldp	x21, x22, [sp, #32]
  40e600:	add	x1, x1, #0x8b0
  40e604:	ldr	x23, [sp, #48]
  40e608:	add	x1, x1, #0x280
  40e60c:	ldp	x29, x30, [sp], #64
  40e610:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e614:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e618:	add	x2, x2, #0x7d0
  40e61c:	add	x0, x0, #0xf78
  40e620:	b	419d28 <ferror@plt+0x15d98>
  40e624:	ldr	w0, [x20]
  40e628:	add	x19, x19, #0x1
  40e62c:	cmp	w0, w19
  40e630:	b.gt	40e5c0 <ferror@plt+0xa630>
  40e634:	ldp	x19, x20, [sp, #16]
  40e638:	ldp	x21, x22, [sp, #32]
  40e63c:	ldr	x23, [sp, #48]
  40e640:	ldp	x29, x30, [sp], #64
  40e644:	ret
  40e648:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e64c:	add	x1, x1, #0x8b0
  40e650:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e654:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e658:	add	x1, x1, #0x280
  40e65c:	add	x2, x2, #0x800
  40e660:	add	x0, x0, #0xf78
  40e664:	b	419d28 <ferror@plt+0x15d98>
  40e668:	ldp	x21, x22, [sp, #32]
  40e66c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e670:	ldp	x29, x30, [sp], #64
  40e674:	add	x1, x1, #0x8b0
  40e678:	add	x1, x1, #0x280
  40e67c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  40e680:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e684:	add	x2, x2, #0xd90
  40e688:	add	x0, x0, #0xf78
  40e68c:	b	419d28 <ferror@plt+0x15d98>
  40e690:	stp	x29, x30, [sp, #-64]!
  40e694:	mov	x29, sp
  40e698:	stp	x21, x22, [sp, #32]
  40e69c:	cbz	x0, 40e780 <ferror@plt+0xa7f0>
  40e6a0:	mov	x22, x1
  40e6a4:	cbz	x1, 40e7b4 <ferror@plt+0xa824>
  40e6a8:	ldr	w3, [x0]
  40e6ac:	ldr	w1, [x0, #68]
  40e6b0:	stp	x19, x20, [sp, #16]
  40e6b4:	cmp	w3, #0x0
  40e6b8:	mov	x20, x0
  40e6bc:	stp	x23, x24, [sp, #48]
  40e6c0:	mov	x19, #0x0                   	// #0
  40e6c4:	mov	x24, x2
  40e6c8:	mov	w23, w1
  40e6cc:	b.le	40e758 <ferror@plt+0xa7c8>
  40e6d0:	ldr	x0, [x20, #32]
  40e6d4:	mov	x2, x24
  40e6d8:	ldr	w0, [x0, x19, lsl #2]
  40e6dc:	cmp	w0, #0x1
  40e6e0:	b.ls	40e774 <ferror@plt+0xa7e4>  // b.plast
  40e6e4:	ldr	x0, [x20, #24]
  40e6e8:	ldr	x1, [x20, #40]
  40e6ec:	ldr	x0, [x0, x19, lsl #3]
  40e6f0:	ldr	x21, [x1, x19, lsl #3]
  40e6f4:	mov	x1, x21
  40e6f8:	blr	x22
  40e6fc:	ldr	w1, [x20, #68]
  40e700:	cmp	w1, w23
  40e704:	b.eq	40e744 <ferror@plt+0xa7b4>  // b.none
  40e708:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e70c:	add	x1, x1, #0x8b0
  40e710:	add	x1, x1, #0x298
  40e714:	mov	x21, #0x0                   	// #0
  40e718:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e71c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e720:	add	x2, x2, #0x7d0
  40e724:	add	x0, x0, #0xf78
  40e728:	bl	419d28 <ferror@plt+0x15d98>
  40e72c:	mov	x0, x21
  40e730:	ldp	x19, x20, [sp, #16]
  40e734:	ldp	x21, x22, [sp, #32]
  40e738:	ldp	x23, x24, [sp, #48]
  40e73c:	ldp	x29, x30, [sp], #64
  40e740:	ret
  40e744:	cbnz	w0, 40e7e8 <ferror@plt+0xa858>
  40e748:	ldr	w3, [x20]
  40e74c:	add	x19, x19, #0x1
  40e750:	cmp	w3, w19
  40e754:	b.gt	40e6d0 <ferror@plt+0xa740>
  40e758:	mov	x21, #0x0                   	// #0
  40e75c:	mov	x0, x21
  40e760:	ldp	x19, x20, [sp, #16]
  40e764:	ldp	x21, x22, [sp, #32]
  40e768:	ldp	x23, x24, [sp, #48]
  40e76c:	ldp	x29, x30, [sp], #64
  40e770:	ret
  40e774:	cmp	w1, w23
  40e778:	b.ne	40e708 <ferror@plt+0xa778>  // b.any
  40e77c:	b	40e74c <ferror@plt+0xa7bc>
  40e780:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e784:	add	x1, x1, #0x8b0
  40e788:	add	x1, x1, #0x298
  40e78c:	mov	x21, #0x0                   	// #0
  40e790:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e794:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e798:	add	x2, x2, #0x800
  40e79c:	add	x0, x0, #0xf78
  40e7a0:	bl	419d28 <ferror@plt+0x15d98>
  40e7a4:	mov	x0, x21
  40e7a8:	ldp	x21, x22, [sp, #32]
  40e7ac:	ldp	x29, x30, [sp], #64
  40e7b0:	ret
  40e7b4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e7b8:	add	x1, x1, #0x8b0
  40e7bc:	add	x1, x1, #0x298
  40e7c0:	mov	x21, #0x0                   	// #0
  40e7c4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e7c8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e7cc:	add	x2, x2, #0x890
  40e7d0:	add	x0, x0, #0xf78
  40e7d4:	bl	419d28 <ferror@plt+0x15d98>
  40e7d8:	mov	x0, x21
  40e7dc:	ldp	x21, x22, [sp, #32]
  40e7e0:	ldp	x29, x30, [sp], #64
  40e7e4:	ret
  40e7e8:	mov	x0, x21
  40e7ec:	ldp	x19, x20, [sp, #16]
  40e7f0:	ldp	x21, x22, [sp, #32]
  40e7f4:	ldp	x23, x24, [sp, #48]
  40e7f8:	ldp	x29, x30, [sp], #64
  40e7fc:	ret
  40e800:	cbz	x0, 40e80c <ferror@plt+0xa87c>
  40e804:	ldr	w0, [x0, #12]
  40e808:	ret
  40e80c:	stp	x29, x30, [sp, #-16]!
  40e810:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e814:	add	x1, x1, #0x8b0
  40e818:	mov	x29, sp
  40e81c:	add	x1, x1, #0x2b0
  40e820:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e824:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e828:	add	x2, x2, #0x800
  40e82c:	add	x0, x0, #0xf78
  40e830:	bl	419d28 <ferror@plt+0x15d98>
  40e834:	mov	w0, #0x0                   	// #0
  40e838:	ldp	x29, x30, [sp], #16
  40e83c:	ret
  40e840:	stp	x29, x30, [sp, #-32]!
  40e844:	mov	x29, sp
  40e848:	cbz	x0, 40e8b8 <ferror@plt+0xa928>
  40e84c:	ldr	w2, [x0]
  40e850:	stp	x19, x20, [sp, #16]
  40e854:	mov	x20, x0
  40e858:	cmp	w2, #0x0
  40e85c:	b.le	40e8e4 <ferror@plt+0xa954>
  40e860:	ldr	x3, [x20, #32]
  40e864:	mov	x19, #0x0                   	// #0
  40e868:	mov	x0, #0x0                   	// #0
  40e86c:	nop
  40e870:	ldr	w1, [x3, x19, lsl #2]
  40e874:	cmp	w1, #0x1
  40e878:	b.hi	40e894 <ferror@plt+0xa904>  // b.pmore
  40e87c:	add	x19, x19, #0x1
  40e880:	cmp	w2, w19
  40e884:	b.gt	40e870 <ferror@plt+0xa8e0>
  40e888:	ldp	x19, x20, [sp, #16]
  40e88c:	ldp	x29, x30, [sp], #32
  40e890:	ret
  40e894:	ldr	x1, [x20, #24]
  40e898:	ldr	x1, [x1, x19, lsl #3]
  40e89c:	add	x19, x19, #0x1
  40e8a0:	bl	40ede8 <ferror@plt+0xae58>
  40e8a4:	ldr	w2, [x20]
  40e8a8:	cmp	w2, w19
  40e8ac:	b.le	40e888 <ferror@plt+0xa8f8>
  40e8b0:	ldr	x3, [x20, #32]
  40e8b4:	b	40e870 <ferror@plt+0xa8e0>
  40e8b8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e8bc:	add	x1, x1, #0x8b0
  40e8c0:	add	x1, x1, #0x2c8
  40e8c4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e8c8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e8cc:	add	x2, x2, #0x800
  40e8d0:	add	x0, x0, #0xf78
  40e8d4:	bl	419d28 <ferror@plt+0x15d98>
  40e8d8:	mov	x0, #0x0                   	// #0
  40e8dc:	ldp	x29, x30, [sp], #32
  40e8e0:	ret
  40e8e4:	mov	x0, #0x0                   	// #0
  40e8e8:	ldp	x19, x20, [sp, #16]
  40e8ec:	b	40e88c <ferror@plt+0xa8fc>
  40e8f0:	stp	x29, x30, [sp, #-32]!
  40e8f4:	mov	x29, sp
  40e8f8:	cbz	x0, 40e968 <ferror@plt+0xa9d8>
  40e8fc:	ldr	w2, [x0]
  40e900:	stp	x19, x20, [sp, #16]
  40e904:	mov	x20, x0
  40e908:	cmp	w2, #0x0
  40e90c:	b.le	40e994 <ferror@plt+0xaa04>
  40e910:	ldr	x3, [x20, #32]
  40e914:	mov	x19, #0x0                   	// #0
  40e918:	mov	x0, #0x0                   	// #0
  40e91c:	nop
  40e920:	ldr	w1, [x3, x19, lsl #2]
  40e924:	cmp	w1, #0x1
  40e928:	b.hi	40e944 <ferror@plt+0xa9b4>  // b.pmore
  40e92c:	add	x19, x19, #0x1
  40e930:	cmp	w2, w19
  40e934:	b.gt	40e920 <ferror@plt+0xa990>
  40e938:	ldp	x19, x20, [sp, #16]
  40e93c:	ldp	x29, x30, [sp], #32
  40e940:	ret
  40e944:	ldr	x1, [x20, #40]
  40e948:	ldr	x1, [x1, x19, lsl #3]
  40e94c:	add	x19, x19, #0x1
  40e950:	bl	40ede8 <ferror@plt+0xae58>
  40e954:	ldr	w2, [x20]
  40e958:	cmp	w2, w19
  40e95c:	b.le	40e938 <ferror@plt+0xa9a8>
  40e960:	ldr	x3, [x20, #32]
  40e964:	b	40e920 <ferror@plt+0xa990>
  40e968:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40e96c:	add	x1, x1, #0x8b0
  40e970:	add	x1, x1, #0x2e0
  40e974:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40e978:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40e97c:	add	x2, x2, #0x800
  40e980:	add	x0, x0, #0xf78
  40e984:	bl	419d28 <ferror@plt+0x15d98>
  40e988:	mov	x0, #0x0                   	// #0
  40e98c:	ldp	x29, x30, [sp], #32
  40e990:	ret
  40e994:	mov	x0, #0x0                   	// #0
  40e998:	ldp	x19, x20, [sp, #16]
  40e99c:	b	40e93c <ferror@plt+0xa9ac>
  40e9a0:	stp	x29, x30, [sp, #-16]!
  40e9a4:	mov	x29, sp
  40e9a8:	bl	403ad0 <strcmp@plt>
  40e9ac:	cmp	w0, #0x0
  40e9b0:	cset	w0, eq  // eq = none
  40e9b4:	ldp	x29, x30, [sp], #16
  40e9b8:	ret
  40e9bc:	nop
  40e9c0:	ldrsb	w1, [x0]
  40e9c4:	mov	x2, x0
  40e9c8:	mov	w0, #0x1505                	// #5381
  40e9cc:	cbz	w1, 40e9e0 <ferror@plt+0xaa50>
  40e9d0:	add	w3, w1, w0, lsl #5
  40e9d4:	ldrsb	w1, [x2, #1]!
  40e9d8:	add	w0, w0, w3
  40e9dc:	cbnz	w1, 40e9d0 <ferror@plt+0xaa40>
  40e9e0:	ret
  40e9e4:	nop
  40e9e8:	cmp	x1, x0
  40e9ec:	cset	w0, eq  // eq = none
  40e9f0:	ret
  40e9f4:	nop
  40e9f8:	ldr	w2, [x0]
  40e9fc:	ldr	w0, [x1]
  40ea00:	cmp	w2, w0
  40ea04:	cset	w0, eq  // eq = none
  40ea08:	ret
  40ea0c:	nop
  40ea10:	ldr	w0, [x0]
  40ea14:	ret
  40ea18:	ldr	x2, [x0]
  40ea1c:	ldr	x0, [x1]
  40ea20:	cmp	x2, x0
  40ea24:	cset	w0, eq  // eq = none
  40ea28:	ret
  40ea2c:	nop
  40ea30:	ldr	w0, [x0]
  40ea34:	ret
  40ea38:	ldr	d1, [x0]
  40ea3c:	ldr	d0, [x1]
  40ea40:	fcmp	d1, d0
  40ea44:	cset	w0, eq  // eq = none
  40ea48:	ret
  40ea4c:	nop
  40ea50:	ldr	d0, [x0]
  40ea54:	fcvtzu	w0, d0
  40ea58:	ret
  40ea5c:	nop
  40ea60:	cbz	x0, 40ebac <ferror@plt+0xac1c>
  40ea64:	stp	x29, x30, [sp, #-96]!
  40ea68:	mov	x29, sp
  40ea6c:	stp	x19, x20, [sp, #16]
  40ea70:	ldr	x19, [x0, #8]
  40ea74:	cbz	x19, 40eb74 <ferror@plt+0xabe4>
  40ea78:	ldr	x3, [x19, #8]
  40ea7c:	stp	x21, x22, [sp, #32]
  40ea80:	mov	x22, x1
  40ea84:	stp	x23, x24, [sp, #48]
  40ea88:	mov	x1, x0
  40ea8c:	mov	x23, x2
  40ea90:	cbnz	x3, 40eaac <ferror@plt+0xab1c>
  40ea94:	b	40eab4 <ferror@plt+0xab24>
  40ea98:	ldr	x3, [x3, #8]
  40ea9c:	mov	x1, x19
  40eaa0:	ldr	x4, [x19, #8]
  40eaa4:	mov	x19, x4
  40eaa8:	cbz	x3, 40eab4 <ferror@plt+0xab24>
  40eaac:	ldr	x3, [x3, #8]
  40eab0:	cbnz	x3, 40ea98 <ferror@plt+0xab08>
  40eab4:	str	xzr, [x1, #8]
  40eab8:	mov	x2, x23
  40eabc:	mov	x1, x22
  40eac0:	bl	40ea60 <ferror@plt+0xaad0>
  40eac4:	mov	x20, x0
  40eac8:	mov	x2, x23
  40eacc:	mov	x0, x19
  40ead0:	mov	x1, x22
  40ead4:	bl	40ea60 <ferror@plt+0xaad0>
  40ead8:	cmp	x20, #0x0
  40eadc:	mov	x19, x0
  40eae0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40eae4:	b.eq	40eb80 <ferror@plt+0xabf0>  // b.none
  40eae8:	ldr	x1, [x19]
  40eaec:	mov	x2, x23
  40eaf0:	ldr	x0, [x20]
  40eaf4:	add	x21, sp, #0x48
  40eaf8:	mov	x24, #0x0                   	// #0
  40eafc:	blr	x22
  40eb00:	cmp	w0, #0x0
  40eb04:	b.le	40eb3c <ferror@plt+0xabac>
  40eb08:	str	x19, [x21, #8]
  40eb0c:	mov	x21, x19
  40eb10:	str	x24, [x19, #16]
  40eb14:	ldr	x0, [x19, #8]
  40eb18:	cbz	x0, 40eb88 <ferror@plt+0xabf8>
  40eb1c:	mov	x19, x0
  40eb20:	mov	x24, x21
  40eb24:	ldr	x1, [x19]
  40eb28:	mov	x2, x23
  40eb2c:	ldr	x0, [x20]
  40eb30:	blr	x22
  40eb34:	cmp	w0, #0x0
  40eb38:	b.gt	40eb08 <ferror@plt+0xab78>
  40eb3c:	str	x20, [x21, #8]
  40eb40:	mov	x21, x20
  40eb44:	str	x24, [x20, #16]
  40eb48:	ldr	x0, [x20, #8]
  40eb4c:	cbz	x0, 40eb60 <ferror@plt+0xabd0>
  40eb50:	mov	x20, x0
  40eb54:	mov	x24, x21
  40eb58:	b	40eb24 <ferror@plt+0xab94>
  40eb5c:	add	x20, sp, #0x48
  40eb60:	ldp	x21, x22, [sp, #32]
  40eb64:	ldp	x23, x24, [sp, #48]
  40eb68:	str	x19, [x20, #8]
  40eb6c:	str	x20, [x19, #16]
  40eb70:	ldr	x0, [sp, #80]
  40eb74:	ldp	x19, x20, [sp, #16]
  40eb78:	ldp	x29, x30, [sp], #96
  40eb7c:	ret
  40eb80:	cbz	x20, 40eb5c <ferror@plt+0xabcc>
  40eb84:	add	x19, sp, #0x48
  40eb88:	mov	x0, x19
  40eb8c:	mov	x19, x20
  40eb90:	mov	x20, x0
  40eb94:	ldp	x21, x22, [sp, #32]
  40eb98:	ldp	x23, x24, [sp, #48]
  40eb9c:	str	x19, [x20, #8]
  40eba0:	str	x20, [x19, #16]
  40eba4:	ldr	x0, [sp, #80]
  40eba8:	b	40eb74 <ferror@plt+0xabe4>
  40ebac:	mov	x0, #0x0                   	// #0
  40ebb0:	ret
  40ebb4:	nop
  40ebb8:	stp	x29, x30, [sp, #-80]!
  40ebbc:	mov	x29, sp
  40ebc0:	stp	x23, x24, [sp, #48]
  40ebc4:	mov	x24, x0
  40ebc8:	cbz	x2, 40eca0 <ferror@plt+0xad10>
  40ebcc:	stp	x21, x22, [sp, #32]
  40ebd0:	mov	x22, x1
  40ebd4:	cbz	x0, 40ecf0 <ferror@plt+0xad60>
  40ebd8:	mov	x0, x1
  40ebdc:	stp	x19, x20, [sp, #16]
  40ebe0:	mov	x21, x2
  40ebe4:	ldr	x1, [x24]
  40ebe8:	str	x25, [sp, #64]
  40ebec:	mov	x23, x3
  40ebf0:	mov	x2, x3
  40ebf4:	blr	x21
  40ebf8:	mov	w20, w0
  40ebfc:	ldr	x19, [x24, #8]
  40ec00:	cbz	x19, 40ed04 <ferror@plt+0xad74>
  40ec04:	cmp	w0, #0x0
  40ec08:	b.gt	40ec14 <ferror@plt+0xac84>
  40ec0c:	b	40ec8c <ferror@plt+0xacfc>
  40ec10:	b.le	40ec90 <ferror@plt+0xad00>
  40ec14:	ldr	x1, [x19]
  40ec18:	mov	x2, x23
  40ec1c:	mov	x0, x22
  40ec20:	mov	x25, x19
  40ec24:	blr	x21
  40ec28:	mov	w20, w0
  40ec2c:	ldr	x19, [x19, #8]
  40ec30:	cmp	w0, #0x0
  40ec34:	cbnz	x19, 40ec10 <ferror@plt+0xac80>
  40ec38:	mov	x0, #0x18                  	// #24
  40ec3c:	bl	4266b0 <ferror@plt+0x22720>
  40ec40:	ldr	x1, [x25, #8]
  40ec44:	str	x22, [x0]
  40ec48:	cmp	x1, #0x0
  40ec4c:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  40ec50:	b.gt	40eccc <ferror@plt+0xad3c>
  40ec54:	ldr	x1, [x25, #16]
  40ec58:	cbz	x1, 40ec64 <ferror@plt+0xacd4>
  40ec5c:	str	x0, [x1, #8]
  40ec60:	str	x1, [x0, #16]
  40ec64:	ldp	x19, x20, [sp, #16]
  40ec68:	cmp	x24, x25
  40ec6c:	ldp	x21, x22, [sp, #32]
  40ec70:	str	x25, [x0, #8]
  40ec74:	str	x0, [x25, #16]
  40ec78:	csel	x0, x0, x24, eq  // eq = none
  40ec7c:	ldr	x25, [sp, #64]
  40ec80:	ldp	x23, x24, [sp, #48]
  40ec84:	ldp	x29, x30, [sp], #80
  40ec88:	ret
  40ec8c:	mov	x25, x24
  40ec90:	mov	x0, #0x18                  	// #24
  40ec94:	bl	4266b0 <ferror@plt+0x22720>
  40ec98:	str	x22, [x0]
  40ec9c:	b	40ec54 <ferror@plt+0xacc4>
  40eca0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  40eca4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40eca8:	add	x2, x2, #0xd90
  40ecac:	add	x1, x1, #0xbf0
  40ecb0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40ecb4:	add	x0, x0, #0xf78
  40ecb8:	bl	419d28 <ferror@plt+0x15d98>
  40ecbc:	mov	x0, x24
  40ecc0:	ldp	x23, x24, [sp, #48]
  40ecc4:	ldp	x29, x30, [sp], #80
  40ecc8:	ret
  40eccc:	ldp	x19, x20, [sp, #16]
  40ecd0:	ldp	x21, x22, [sp, #32]
  40ecd4:	str	x0, [x25, #8]
  40ecd8:	str	x25, [x0, #16]
  40ecdc:	mov	x0, x24
  40ece0:	ldp	x23, x24, [sp, #48]
  40ece4:	ldr	x25, [sp, #64]
  40ece8:	ldp	x29, x30, [sp], #80
  40ecec:	ret
  40ecf0:	mov	x0, #0x18                  	// #24
  40ecf4:	bl	4266b0 <ferror@plt+0x22720>
  40ecf8:	str	x22, [x0]
  40ecfc:	ldp	x21, x22, [sp, #32]
  40ed00:	b	40ec80 <ferror@plt+0xacf0>
  40ed04:	mov	x25, x24
  40ed08:	b	40ec38 <ferror@plt+0xaca8>
  40ed0c:	nop
  40ed10:	mov	x0, #0x18                  	// #24
  40ed14:	b	4266b0 <ferror@plt+0x22720>
  40ed18:	mov	x1, x0
  40ed1c:	mov	x2, #0x8                   	// #8
  40ed20:	mov	x0, #0x18                  	// #24
  40ed24:	b	426a20 <ferror@plt+0x22a90>
  40ed28:	mov	x1, x0
  40ed2c:	mov	x0, #0x18                  	// #24
  40ed30:	b	426730 <ferror@plt+0x227a0>
  40ed34:	nop
  40ed38:	stp	x29, x30, [sp, #-48]!
  40ed3c:	mov	x29, sp
  40ed40:	str	x21, [sp, #32]
  40ed44:	mov	x21, x0
  40ed48:	cbz	x0, 40ed70 <ferror@plt+0xade0>
  40ed4c:	stp	x19, x20, [sp, #16]
  40ed50:	mov	x20, x1
  40ed54:	mov	x19, x0
  40ed58:	ldr	x0, [x19]
  40ed5c:	mov	x1, #0x0                   	// #0
  40ed60:	ldr	x19, [x19, #8]
  40ed64:	blr	x20
  40ed68:	cbnz	x19, 40ed58 <ferror@plt+0xadc8>
  40ed6c:	ldp	x19, x20, [sp, #16]
  40ed70:	mov	x1, x21
  40ed74:	ldr	x21, [sp, #32]
  40ed78:	mov	x2, #0x8                   	// #8
  40ed7c:	ldp	x29, x30, [sp], #48
  40ed80:	mov	x0, #0x18                  	// #24
  40ed84:	b	426a20 <ferror@plt+0x22a90>
  40ed88:	stp	x29, x30, [sp, #-32]!
  40ed8c:	mov	x29, sp
  40ed90:	stp	x19, x20, [sp, #16]
  40ed94:	mov	x20, x1
  40ed98:	mov	x19, x0
  40ed9c:	mov	x0, #0x18                  	// #24
  40eda0:	bl	426140 <ferror@plt+0x221b0>
  40eda4:	stp	x20, xzr, [x0]
  40eda8:	cbz	x19, 40edd4 <ferror@plt+0xae44>
  40edac:	mov	x1, x19
  40edb0:	mov	x2, x1
  40edb4:	ldr	x1, [x1, #8]
  40edb8:	cbnz	x1, 40edb0 <ferror@plt+0xae20>
  40edbc:	str	x0, [x2, #8]
  40edc0:	str	x2, [x0, #16]
  40edc4:	mov	x0, x19
  40edc8:	ldp	x19, x20, [sp, #16]
  40edcc:	ldp	x29, x30, [sp], #32
  40edd0:	ret
  40edd4:	str	xzr, [x0, #16]
  40edd8:	ldp	x19, x20, [sp, #16]
  40eddc:	ldp	x29, x30, [sp], #32
  40ede0:	ret
  40ede4:	nop
  40ede8:	stp	x29, x30, [sp, #-32]!
  40edec:	mov	x29, sp
  40edf0:	stp	x19, x20, [sp, #16]
  40edf4:	mov	x19, x0
  40edf8:	mov	x20, x1
  40edfc:	mov	x0, #0x18                  	// #24
  40ee00:	bl	426140 <ferror@plt+0x221b0>
  40ee04:	stp	x20, x19, [x0]
  40ee08:	cbz	x19, 40ee2c <ferror@plt+0xae9c>
  40ee0c:	ldr	x1, [x19, #16]
  40ee10:	str	x1, [x0, #16]
  40ee14:	cbz	x1, 40ee1c <ferror@plt+0xae8c>
  40ee18:	str	x0, [x1, #8]
  40ee1c:	str	x0, [x19, #16]
  40ee20:	ldp	x19, x20, [sp, #16]
  40ee24:	ldp	x29, x30, [sp], #32
  40ee28:	ret
  40ee2c:	str	xzr, [x0, #16]
  40ee30:	ldp	x19, x20, [sp, #16]
  40ee34:	ldp	x29, x30, [sp], #32
  40ee38:	ret
  40ee3c:	nop
  40ee40:	stp	x29, x30, [sp, #-48]!
  40ee44:	cmp	w2, #0x0
  40ee48:	mov	x29, sp
  40ee4c:	stp	x19, x20, [sp, #16]
  40ee50:	mov	x20, x0
  40ee54:	str	x21, [sp, #32]
  40ee58:	mov	x21, x1
  40ee5c:	b.lt	40eefc <ferror@plt+0xaf6c>  // b.tstop
  40ee60:	b.eq	40eec8 <ferror@plt+0xaf38>  // b.none
  40ee64:	cbz	x0, 40ef38 <ferror@plt+0xafa8>
  40ee68:	sub	w2, w2, #0x2
  40ee6c:	mov	x19, x0
  40ee70:	b	40ee78 <ferror@plt+0xaee8>
  40ee74:	cbz	x19, 40ef58 <ferror@plt+0xafc8>
  40ee78:	cmn	w2, #0x1
  40ee7c:	sub	w2, w2, #0x1
  40ee80:	ldr	x19, [x19, #8]
  40ee84:	b.ne	40ee74 <ferror@plt+0xaee4>  // b.any
  40ee88:	cbz	x19, 40ef58 <ferror@plt+0xafc8>
  40ee8c:	mov	x0, #0x18                  	// #24
  40ee90:	bl	426140 <ferror@plt+0x221b0>
  40ee94:	mov	x2, x0
  40ee98:	mov	x0, x20
  40ee9c:	str	x21, [x2]
  40eea0:	ldr	x1, [x19, #16]
  40eea4:	str	x1, [x2, #16]
  40eea8:	ldr	x1, [x19, #16]
  40eeac:	str	x2, [x1, #8]
  40eeb0:	str	x19, [x2, #8]
  40eeb4:	str	x2, [x19, #16]
  40eeb8:	ldp	x19, x20, [sp, #16]
  40eebc:	ldr	x21, [sp, #32]
  40eec0:	ldp	x29, x30, [sp], #48
  40eec4:	ret
  40eec8:	mov	x0, #0x18                  	// #24
  40eecc:	bl	426140 <ferror@plt+0x221b0>
  40eed0:	stp	x21, x20, [x0]
  40eed4:	cbz	x20, 40ef44 <ferror@plt+0xafb4>
  40eed8:	ldr	x1, [x20, #16]
  40eedc:	str	x1, [x0, #16]
  40eee0:	cbz	x1, 40eee8 <ferror@plt+0xaf58>
  40eee4:	str	x0, [x1, #8]
  40eee8:	str	x0, [x20, #16]
  40eeec:	ldp	x19, x20, [sp, #16]
  40eef0:	ldr	x21, [sp, #32]
  40eef4:	ldp	x29, x30, [sp], #48
  40eef8:	ret
  40eefc:	mov	x0, #0x18                  	// #24
  40ef00:	bl	426140 <ferror@plt+0x221b0>
  40ef04:	stp	x21, xzr, [x0]
  40ef08:	cbz	x20, 40ef44 <ferror@plt+0xafb4>
  40ef0c:	mov	x1, x20
  40ef10:	mov	x2, x1
  40ef14:	ldr	x1, [x1, #8]
  40ef18:	cbnz	x1, 40ef10 <ferror@plt+0xaf80>
  40ef1c:	str	x0, [x2, #8]
  40ef20:	str	x2, [x0, #16]
  40ef24:	mov	x0, x20
  40ef28:	ldp	x19, x20, [sp, #16]
  40ef2c:	ldr	x21, [sp, #32]
  40ef30:	ldp	x29, x30, [sp], #48
  40ef34:	ret
  40ef38:	mov	x0, #0x18                  	// #24
  40ef3c:	bl	426140 <ferror@plt+0x221b0>
  40ef40:	stp	x21, xzr, [x0]
  40ef44:	str	xzr, [x0, #16]
  40ef48:	ldp	x19, x20, [sp, #16]
  40ef4c:	ldr	x21, [sp, #32]
  40ef50:	ldp	x29, x30, [sp], #48
  40ef54:	ret
  40ef58:	mov	x0, #0x18                  	// #24
  40ef5c:	bl	426140 <ferror@plt+0x221b0>
  40ef60:	mov	x1, x20
  40ef64:	mov	x3, x0
  40ef68:	stp	x21, xzr, [x0]
  40ef6c:	nop
  40ef70:	mov	x2, x1
  40ef74:	ldr	x1, [x1, #8]
  40ef78:	cbnz	x1, 40ef70 <ferror@plt+0xafe0>
  40ef7c:	str	x3, [x2, #8]
  40ef80:	mov	x0, x20
  40ef84:	str	x2, [x3, #16]
  40ef88:	b	40eeb8 <ferror@plt+0xaf28>
  40ef8c:	nop
  40ef90:	stp	x29, x30, [sp, #-48]!
  40ef94:	mov	x29, sp
  40ef98:	stp	x19, x20, [sp, #16]
  40ef9c:	mov	x20, x1
  40efa0:	stp	x21, x22, [sp, #32]
  40efa4:	mov	x22, x2
  40efa8:	cbz	x0, 40f068 <ferror@plt+0xb0d8>
  40efac:	mov	x21, x0
  40efb0:	cbz	x1, 40f02c <ferror@plt+0xb09c>
  40efb4:	mov	x0, #0x18                  	// #24
  40efb8:	bl	426140 <ferror@plt+0x221b0>
  40efbc:	mov	x19, x0
  40efc0:	ldr	x0, [x20, #16]
  40efc4:	str	x19, [x20, #16]
  40efc8:	stp	x22, x20, [x19]
  40efcc:	str	x0, [x19, #16]
  40efd0:	cbz	x0, 40eff0 <ferror@plt+0xb060>
  40efd4:	str	x19, [x0, #8]
  40efd8:	mov	x19, x21
  40efdc:	mov	x0, x19
  40efe0:	ldp	x19, x20, [sp, #16]
  40efe4:	ldp	x21, x22, [sp, #32]
  40efe8:	ldp	x29, x30, [sp], #48
  40efec:	ret
  40eff0:	cmp	x21, x20
  40eff4:	b.eq	40efdc <ferror@plt+0xb04c>  // b.none
  40eff8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40effc:	add	x1, x1, #0xbf0
  40f000:	add	x1, x1, #0x20
  40f004:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f008:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f00c:	add	x2, x2, #0xbb8
  40f010:	add	x0, x0, #0xf78
  40f014:	bl	419d28 <ferror@plt+0x15d98>
  40f018:	mov	x0, x19
  40f01c:	ldp	x19, x20, [sp, #16]
  40f020:	ldp	x21, x22, [sp, #32]
  40f024:	ldp	x29, x30, [sp], #48
  40f028:	ret
  40f02c:	mov	x1, x0
  40f030:	mov	x20, x1
  40f034:	ldr	x1, [x1, #8]
  40f038:	cbnz	x1, 40f030 <ferror@plt+0xb0a0>
  40f03c:	mov	x0, #0x18                  	// #24
  40f040:	bl	426140 <ferror@plt+0x221b0>
  40f044:	str	x0, [x20, #8]
  40f048:	mov	x19, x21
  40f04c:	stp	x22, xzr, [x0]
  40f050:	str	x20, [x0, #16]
  40f054:	mov	x0, x19
  40f058:	ldp	x19, x20, [sp, #16]
  40f05c:	ldp	x21, x22, [sp, #32]
  40f060:	ldp	x29, x30, [sp], #48
  40f064:	ret
  40f068:	mov	x0, #0x18                  	// #24
  40f06c:	bl	4266b0 <ferror@plt+0x22720>
  40f070:	str	x22, [x0]
  40f074:	mov	x19, x0
  40f078:	cbz	x20, 40efdc <ferror@plt+0xb04c>
  40f07c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40f080:	add	x1, x1, #0xbf0
  40f084:	add	x1, x1, #0x20
  40f088:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f08c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f090:	add	x2, x2, #0xba8
  40f094:	add	x0, x0, #0xf78
  40f098:	bl	419d28 <ferror@plt+0x15d98>
  40f09c:	mov	x0, x19
  40f0a0:	ldp	x19, x20, [sp, #16]
  40f0a4:	ldp	x21, x22, [sp, #32]
  40f0a8:	ldp	x29, x30, [sp], #48
  40f0ac:	ret
  40f0b0:	cbz	x1, 40f0d4 <ferror@plt+0xb144>
  40f0b4:	cbz	x0, 40f0d8 <ferror@plt+0xb148>
  40f0b8:	mov	x2, x0
  40f0bc:	nop
  40f0c0:	mov	x3, x2
  40f0c4:	ldr	x2, [x2, #8]
  40f0c8:	cbnz	x2, 40f0c0 <ferror@plt+0xb130>
  40f0cc:	str	x1, [x3, #8]
  40f0d0:	str	x3, [x1, #16]
  40f0d4:	ret
  40f0d8:	mov	x3, #0x0                   	// #0
  40f0dc:	mov	x0, x1
  40f0e0:	str	x3, [x1, #16]
  40f0e4:	b	40f0d4 <ferror@plt+0xb144>
  40f0e8:	stp	x29, x30, [sp, #-32]!
  40f0ec:	mov	x29, sp
  40f0f0:	stp	x19, x20, [sp, #16]
  40f0f4:	mov	x20, x0
  40f0f8:	cbz	x0, 40f188 <ferror@plt+0xb1f8>
  40f0fc:	mov	x19, x0
  40f100:	b	40f10c <ferror@plt+0xb17c>
  40f104:	ldr	x19, [x19, #8]
  40f108:	cbz	x19, 40f188 <ferror@plt+0xb1f8>
  40f10c:	ldr	x2, [x19]
  40f110:	cmp	x2, x1
  40f114:	b.ne	40f104 <ferror@plt+0xb174>  // b.any
  40f118:	ldr	x0, [x19, #16]
  40f11c:	cbz	x0, 40f144 <ferror@plt+0xb1b4>
  40f120:	ldr	x1, [x0, #8]
  40f124:	cmp	x19, x1
  40f128:	b.eq	40f1b0 <ferror@plt+0xb220>  // b.none
  40f12c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f130:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f134:	add	x2, x2, #0xbc8
  40f138:	add	x0, x0, #0xf78
  40f13c:	mov	w1, #0x10                  	// #16
  40f140:	bl	4199b8 <ferror@plt+0x15a28>
  40f144:	ldr	x0, [x19, #8]
  40f148:	cbz	x0, 40f170 <ferror@plt+0xb1e0>
  40f14c:	ldr	x1, [x0, #16]
  40f150:	cmp	x19, x1
  40f154:	b.eq	40f198 <ferror@plt+0xb208>  // b.none
  40f158:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f15c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f160:	add	x2, x2, #0xbc8
  40f164:	add	x0, x0, #0xf78
  40f168:	mov	w1, #0x10                  	// #16
  40f16c:	bl	4199b8 <ferror@plt+0x15a28>
  40f170:	cmp	x20, x19
  40f174:	b.eq	40f1a8 <ferror@plt+0xb218>  // b.none
  40f178:	stp	xzr, xzr, [x19, #8]
  40f17c:	mov	x1, x19
  40f180:	mov	x0, #0x18                  	// #24
  40f184:	bl	426730 <ferror@plt+0x227a0>
  40f188:	mov	x0, x20
  40f18c:	ldp	x19, x20, [sp, #16]
  40f190:	ldp	x29, x30, [sp], #32
  40f194:	ret
  40f198:	ldr	x1, [x19, #16]
  40f19c:	str	x1, [x0, #16]
  40f1a0:	cmp	x20, x19
  40f1a4:	b.ne	40f178 <ferror@plt+0xb1e8>  // b.any
  40f1a8:	ldr	x20, [x20, #8]
  40f1ac:	b	40f178 <ferror@plt+0xb1e8>
  40f1b0:	ldr	x1, [x19, #8]
  40f1b4:	str	x1, [x0, #8]
  40f1b8:	b	40f144 <ferror@plt+0xb1b4>
  40f1bc:	nop
  40f1c0:	stp	x29, x30, [sp, #-48]!
  40f1c4:	mov	x29, sp
  40f1c8:	str	x21, [sp, #32]
  40f1cc:	cbz	x0, 40f234 <ferror@plt+0xb2a4>
  40f1d0:	mov	x21, x0
  40f1d4:	stp	x19, x20, [sp, #16]
  40f1d8:	mov	x19, x0
  40f1dc:	mov	x20, x1
  40f1e0:	mov	x1, x19
  40f1e4:	ldp	x0, x19, [x19]
  40f1e8:	cmp	x0, x20
  40f1ec:	b.eq	40f208 <ferror@plt+0xb278>  // b.none
  40f1f0:	cbnz	x19, 40f1e0 <ferror@plt+0xb250>
  40f1f4:	mov	x0, x21
  40f1f8:	ldp	x19, x20, [sp, #16]
  40f1fc:	ldr	x21, [sp, #32]
  40f200:	ldp	x29, x30, [sp], #48
  40f204:	ret
  40f208:	ldr	x2, [x1, #16]
  40f20c:	cbz	x2, 40f22c <ferror@plt+0xb29c>
  40f210:	str	x19, [x2, #8]
  40f214:	mov	x0, #0x18                  	// #24
  40f218:	cbz	x19, 40f220 <ferror@plt+0xb290>
  40f21c:	str	x2, [x19, #16]
  40f220:	bl	426730 <ferror@plt+0x227a0>
  40f224:	cbnz	x19, 40f1e0 <ferror@plt+0xb250>
  40f228:	b	40f1f4 <ferror@plt+0xb264>
  40f22c:	mov	x21, x19
  40f230:	b	40f214 <ferror@plt+0xb284>
  40f234:	mov	x21, #0x0                   	// #0
  40f238:	mov	x0, x21
  40f23c:	ldr	x21, [sp, #32]
  40f240:	ldp	x29, x30, [sp], #48
  40f244:	ret
  40f248:	stp	x29, x30, [sp, #-32]!
  40f24c:	mov	x29, sp
  40f250:	stp	x19, x20, [sp, #16]
  40f254:	mov	x20, x0
  40f258:	cbz	x1, 40f2c4 <ferror@plt+0xb334>
  40f25c:	ldr	x0, [x1, #16]
  40f260:	mov	x19, x1
  40f264:	cbz	x0, 40f28c <ferror@plt+0xb2fc>
  40f268:	ldr	x1, [x0, #8]
  40f26c:	cmp	x19, x1
  40f270:	b.eq	40f2e8 <ferror@plt+0xb358>  // b.none
  40f274:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f278:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f27c:	add	x2, x2, #0xbc8
  40f280:	add	x0, x0, #0xf78
  40f284:	mov	w1, #0x10                  	// #16
  40f288:	bl	4199b8 <ferror@plt+0x15a28>
  40f28c:	ldr	x0, [x19, #8]
  40f290:	cbz	x0, 40f2b8 <ferror@plt+0xb328>
  40f294:	ldr	x1, [x0, #16]
  40f298:	cmp	x19, x1
  40f29c:	b.eq	40f2d4 <ferror@plt+0xb344>  // b.none
  40f2a0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f2a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f2a8:	add	x2, x2, #0xbc8
  40f2ac:	add	x0, x0, #0xf78
  40f2b0:	mov	w1, #0x10                  	// #16
  40f2b4:	bl	4199b8 <ferror@plt+0x15a28>
  40f2b8:	cmp	x20, x19
  40f2bc:	b.eq	40f2f4 <ferror@plt+0xb364>  // b.none
  40f2c0:	stp	xzr, xzr, [x19, #8]
  40f2c4:	mov	x0, x20
  40f2c8:	ldp	x19, x20, [sp, #16]
  40f2cc:	ldp	x29, x30, [sp], #32
  40f2d0:	ret
  40f2d4:	ldr	x1, [x19, #16]
  40f2d8:	str	x1, [x0, #16]
  40f2dc:	cmp	x20, x19
  40f2e0:	b.ne	40f2c0 <ferror@plt+0xb330>  // b.any
  40f2e4:	b	40f2f4 <ferror@plt+0xb364>
  40f2e8:	ldr	x1, [x19, #8]
  40f2ec:	str	x1, [x0, #8]
  40f2f0:	b	40f28c <ferror@plt+0xb2fc>
  40f2f4:	ldr	x20, [x20, #8]
  40f2f8:	stp	xzr, xzr, [x19, #8]
  40f2fc:	b	40f2c4 <ferror@plt+0xb334>
  40f300:	stp	x29, x30, [sp, #-32]!
  40f304:	mov	x29, sp
  40f308:	stp	x19, x20, [sp, #16]
  40f30c:	mov	x20, x0
  40f310:	mov	x19, x1
  40f314:	cbz	x1, 40f37c <ferror@plt+0xb3ec>
  40f318:	ldr	x0, [x1, #16]
  40f31c:	cbz	x0, 40f344 <ferror@plt+0xb3b4>
  40f320:	ldr	x1, [x0, #8]
  40f324:	cmp	x19, x1
  40f328:	b.eq	40f3ac <ferror@plt+0xb41c>  // b.none
  40f32c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f330:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f334:	add	x2, x2, #0xbc8
  40f338:	add	x0, x0, #0xf78
  40f33c:	mov	w1, #0x10                  	// #16
  40f340:	bl	4199b8 <ferror@plt+0x15a28>
  40f344:	ldr	x0, [x19, #8]
  40f348:	cbz	x0, 40f370 <ferror@plt+0xb3e0>
  40f34c:	ldr	x1, [x0, #16]
  40f350:	cmp	x19, x1
  40f354:	b.eq	40f398 <ferror@plt+0xb408>  // b.none
  40f358:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f35c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f360:	add	x2, x2, #0xbc8
  40f364:	add	x0, x0, #0xf78
  40f368:	mov	w1, #0x10                  	// #16
  40f36c:	bl	4199b8 <ferror@plt+0x15a28>
  40f370:	cmp	x20, x19
  40f374:	b.eq	40f3b8 <ferror@plt+0xb428>  // b.none
  40f378:	stp	xzr, xzr, [x19, #8]
  40f37c:	mov	x1, x19
  40f380:	mov	x0, #0x18                  	// #24
  40f384:	bl	426730 <ferror@plt+0x227a0>
  40f388:	mov	x0, x20
  40f38c:	ldp	x19, x20, [sp, #16]
  40f390:	ldp	x29, x30, [sp], #32
  40f394:	ret
  40f398:	ldr	x1, [x19, #16]
  40f39c:	str	x1, [x0, #16]
  40f3a0:	cmp	x20, x19
  40f3a4:	b.ne	40f378 <ferror@plt+0xb3e8>  // b.any
  40f3a8:	b	40f3b8 <ferror@plt+0xb428>
  40f3ac:	ldr	x1, [x19, #8]
  40f3b0:	str	x1, [x0, #8]
  40f3b4:	b	40f344 <ferror@plt+0xb3b4>
  40f3b8:	ldr	x20, [x20, #8]
  40f3bc:	stp	xzr, xzr, [x19, #8]
  40f3c0:	b	40f37c <ferror@plt+0xb3ec>
  40f3c4:	nop
  40f3c8:	stp	x29, x30, [sp, #-48]!
  40f3cc:	mov	x29, sp
  40f3d0:	stp	x19, x20, [sp, #16]
  40f3d4:	mov	x19, #0x0                   	// #0
  40f3d8:	cbz	x0, 40f434 <ferror@plt+0xb4a4>
  40f3dc:	str	x21, [sp, #32]
  40f3e0:	mov	x21, x0
  40f3e4:	mov	x0, #0x18                  	// #24
  40f3e8:	bl	426140 <ferror@plt+0x221b0>
  40f3ec:	mov	x19, x0
  40f3f0:	ldp	x0, x20, [x21]
  40f3f4:	str	x0, [x19]
  40f3f8:	str	xzr, [x19, #16]
  40f3fc:	mov	x0, x19
  40f400:	cbz	x20, 40f42c <ferror@plt+0xb49c>
  40f404:	nop
  40f408:	mov	x21, x0
  40f40c:	mov	x0, #0x18                  	// #24
  40f410:	bl	426140 <ferror@plt+0x221b0>
  40f414:	ldr	x1, [x20]
  40f418:	str	x0, [x21, #8]
  40f41c:	ldr	x20, [x20, #8]
  40f420:	str	x1, [x0]
  40f424:	str	x21, [x0, #16]
  40f428:	cbnz	x20, 40f408 <ferror@plt+0xb478>
  40f42c:	ldr	x21, [sp, #32]
  40f430:	str	xzr, [x0, #8]
  40f434:	mov	x0, x19
  40f438:	ldp	x19, x20, [sp, #16]
  40f43c:	ldp	x29, x30, [sp], #48
  40f440:	ret
  40f444:	nop
  40f448:	stp	x29, x30, [sp, #-64]!
  40f44c:	mov	x29, sp
  40f450:	stp	x23, x24, [sp, #48]
  40f454:	mov	x24, #0x0                   	// #0
  40f458:	cbz	x0, 40f4dc <ferror@plt+0xb54c>
  40f45c:	mov	x23, x2
  40f460:	stp	x19, x20, [sp, #16]
  40f464:	stp	x21, x22, [sp, #32]
  40f468:	mov	x21, x0
  40f46c:	mov	x22, x1
  40f470:	mov	x0, #0x18                  	// #24
  40f474:	bl	426140 <ferror@plt+0x221b0>
  40f478:	mov	x24, x0
  40f47c:	cbz	x22, 40f4ec <ferror@plt+0xb55c>
  40f480:	mov	x19, x0
  40f484:	mov	x1, x23
  40f488:	ldr	x0, [x21]
  40f48c:	blr	x22
  40f490:	str	x0, [x24]
  40f494:	ldr	x20, [x21, #8]
  40f498:	str	xzr, [x24, #16]
  40f49c:	cbz	x20, 40f4d0 <ferror@plt+0xb540>
  40f4a0:	mov	x21, x19
  40f4a4:	mov	x0, #0x18                  	// #24
  40f4a8:	bl	426140 <ferror@plt+0x221b0>
  40f4ac:	mov	x19, x0
  40f4b0:	ldr	x0, [x20]
  40f4b4:	str	x19, [x21, #8]
  40f4b8:	str	x21, [x19, #16]
  40f4bc:	mov	x1, x23
  40f4c0:	blr	x22
  40f4c4:	ldr	x20, [x20, #8]
  40f4c8:	str	x0, [x19]
  40f4cc:	cbnz	x20, 40f4a0 <ferror@plt+0xb510>
  40f4d0:	ldp	x21, x22, [sp, #32]
  40f4d4:	str	xzr, [x19, #8]
  40f4d8:	ldp	x19, x20, [sp, #16]
  40f4dc:	mov	x0, x24
  40f4e0:	ldp	x23, x24, [sp, #48]
  40f4e4:	ldp	x29, x30, [sp], #64
  40f4e8:	ret
  40f4ec:	mov	x19, x0
  40f4f0:	str	xzr, [x24, #16]
  40f4f4:	ldp	x0, x20, [x21]
  40f4f8:	str	x0, [x24]
  40f4fc:	cbz	x20, 40f4d0 <ferror@plt+0xb540>
  40f500:	mov	x21, x19
  40f504:	mov	x0, #0x18                  	// #24
  40f508:	bl	426140 <ferror@plt+0x221b0>
  40f50c:	mov	x19, x0
  40f510:	ldr	x0, [x20]
  40f514:	str	x19, [x21, #8]
  40f518:	ldr	x20, [x20, #8]
  40f51c:	str	x0, [x19]
  40f520:	str	x21, [x19, #16]
  40f524:	cbnz	x20, 40f500 <ferror@plt+0xb570>
  40f528:	b	40f4d0 <ferror@plt+0xb540>
  40f52c:	nop
  40f530:	mov	x1, x0
  40f534:	cbz	x0, 40f550 <ferror@plt+0xb5c0>
  40f538:	mov	x0, x1
  40f53c:	ldr	x2, [x1, #16]
  40f540:	ldr	x1, [x1, #8]
  40f544:	stp	x2, x1, [x0, #8]
  40f548:	cbnz	x1, 40f538 <ferror@plt+0xb5a8>
  40f54c:	ret
  40f550:	mov	x0, #0x0                   	// #0
  40f554:	ret
  40f558:	sub	w2, w1, #0x1
  40f55c:	cbz	w1, 40f574 <ferror@plt+0xb5e4>
  40f560:	cbz	x0, 40f574 <ferror@plt+0xb5e4>
  40f564:	sub	w2, w2, #0x1
  40f568:	cmn	w2, #0x1
  40f56c:	ldr	x0, [x0, #8]
  40f570:	b.ne	40f560 <ferror@plt+0xb5d0>  // b.any
  40f574:	ret
  40f578:	sub	w2, w1, #0x1
  40f57c:	cbz	w1, 40f594 <ferror@plt+0xb604>
  40f580:	cbz	x0, 40f594 <ferror@plt+0xb604>
  40f584:	sub	w2, w2, #0x1
  40f588:	cmn	w2, #0x1
  40f58c:	ldr	x0, [x0, #16]
  40f590:	b.ne	40f580 <ferror@plt+0xb5f0>  // b.any
  40f594:	ret
  40f598:	sub	w2, w1, #0x1
  40f59c:	cbz	w1, 40f5bc <ferror@plt+0xb62c>
  40f5a0:	cbnz	x0, 40f5ac <ferror@plt+0xb61c>
  40f5a4:	b	40f5c8 <ferror@plt+0xb638>
  40f5a8:	cbz	x0, 40f5c4 <ferror@plt+0xb634>
  40f5ac:	sub	w2, w2, #0x1
  40f5b0:	cmn	w2, #0x1
  40f5b4:	ldr	x0, [x0, #8]
  40f5b8:	b.ne	40f5a8 <ferror@plt+0xb618>  // b.any
  40f5bc:	cbz	x0, 40f5c8 <ferror@plt+0xb638>
  40f5c0:	ldr	x0, [x0]
  40f5c4:	ret
  40f5c8:	mov	x0, #0x0                   	// #0
  40f5cc:	ret
  40f5d0:	cbnz	x0, 40f5e0 <ferror@plt+0xb650>
  40f5d4:	b	40f5f0 <ferror@plt+0xb660>
  40f5d8:	ldr	x0, [x0, #8]
  40f5dc:	cbz	x0, 40f5ec <ferror@plt+0xb65c>
  40f5e0:	ldr	x2, [x0]
  40f5e4:	cmp	x2, x1
  40f5e8:	b.ne	40f5d8 <ferror@plt+0xb648>  // b.any
  40f5ec:	ret
  40f5f0:	mov	x0, #0x0                   	// #0
  40f5f4:	ret
  40f5f8:	stp	x29, x30, [sp, #-48]!
  40f5fc:	mov	x29, sp
  40f600:	stp	x19, x20, [sp, #16]
  40f604:	mov	x19, x0
  40f608:	cbz	x2, 40f660 <ferror@plt+0xb6d0>
  40f60c:	str	x21, [sp, #32]
  40f610:	mov	x20, x2
  40f614:	mov	x21, x1
  40f618:	cbnz	x0, 40f628 <ferror@plt+0xb698>
  40f61c:	b	40f64c <ferror@plt+0xb6bc>
  40f620:	ldr	x19, [x19, #8]
  40f624:	cbz	x19, 40f64c <ferror@plt+0xb6bc>
  40f628:	ldr	x0, [x19]
  40f62c:	mov	x1, x21
  40f630:	blr	x20
  40f634:	cbnz	w0, 40f620 <ferror@plt+0xb690>
  40f638:	mov	x0, x19
  40f63c:	ldp	x19, x20, [sp, #16]
  40f640:	ldr	x21, [sp, #32]
  40f644:	ldp	x29, x30, [sp], #48
  40f648:	ret
  40f64c:	mov	x0, #0x0                   	// #0
  40f650:	ldp	x19, x20, [sp, #16]
  40f654:	ldr	x21, [sp, #32]
  40f658:	ldp	x29, x30, [sp], #48
  40f65c:	ret
  40f660:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40f664:	add	x1, x1, #0xbf0
  40f668:	add	x1, x1, #0x38
  40f66c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  40f670:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f674:	add	x2, x2, #0xd90
  40f678:	add	x0, x0, #0xf78
  40f67c:	bl	419d28 <ferror@plt+0x15d98>
  40f680:	mov	x0, x19
  40f684:	ldp	x19, x20, [sp, #16]
  40f688:	ldp	x29, x30, [sp], #48
  40f68c:	ret
  40f690:	mov	x2, x0
  40f694:	cbz	x0, 40f6bc <ferror@plt+0xb72c>
  40f698:	cmp	x2, x1
  40f69c:	mov	w0, #0x0                   	// #0
  40f6a0:	b.ne	40f6ac <ferror@plt+0xb71c>  // b.any
  40f6a4:	b	40f6c0 <ferror@plt+0xb730>
  40f6a8:	b.eq	40f6c0 <ferror@plt+0xb730>  // b.none
  40f6ac:	ldr	x2, [x2, #8]
  40f6b0:	add	w0, w0, #0x1
  40f6b4:	cmp	x1, x2
  40f6b8:	cbnz	x2, 40f6a8 <ferror@plt+0xb718>
  40f6bc:	mov	w0, #0xffffffff            	// #-1
  40f6c0:	ret
  40f6c4:	nop
  40f6c8:	mov	x2, x0
  40f6cc:	cbz	x0, 40f6f4 <ferror@plt+0xb764>
  40f6d0:	mov	w0, #0x0                   	// #0
  40f6d4:	b	40f6e4 <ferror@plt+0xb754>
  40f6d8:	ldr	x2, [x2, #8]
  40f6dc:	add	w0, w0, #0x1
  40f6e0:	cbz	x2, 40f6f4 <ferror@plt+0xb764>
  40f6e4:	ldr	x3, [x2]
  40f6e8:	cmp	x3, x1
  40f6ec:	b.ne	40f6d8 <ferror@plt+0xb748>  // b.any
  40f6f0:	ret
  40f6f4:	mov	w0, #0xffffffff            	// #-1
  40f6f8:	ret
  40f6fc:	nop
  40f700:	mov	x1, x0
  40f704:	mov	x0, #0x0                   	// #0
  40f708:	cbz	x1, 40f71c <ferror@plt+0xb78c>
  40f70c:	nop
  40f710:	mov	x0, x1
  40f714:	ldr	x1, [x1, #8]
  40f718:	cbnz	x1, 40f710 <ferror@plt+0xb780>
  40f71c:	ret
  40f720:	mov	x1, x0
  40f724:	mov	x0, #0x0                   	// #0
  40f728:	cbz	x1, 40f73c <ferror@plt+0xb7ac>
  40f72c:	nop
  40f730:	mov	x0, x1
  40f734:	ldr	x1, [x1, #16]
  40f738:	cbnz	x1, 40f730 <ferror@plt+0xb7a0>
  40f73c:	ret
  40f740:	mov	x1, x0
  40f744:	mov	w0, #0x0                   	// #0
  40f748:	cbz	x1, 40f75c <ferror@plt+0xb7cc>
  40f74c:	nop
  40f750:	ldr	x1, [x1, #8]
  40f754:	add	w0, w0, #0x1
  40f758:	cbnz	x1, 40f750 <ferror@plt+0xb7c0>
  40f75c:	ret
  40f760:	cbz	x0, 40f7a4 <ferror@plt+0xb814>
  40f764:	stp	x29, x30, [sp, #-48]!
  40f768:	mov	x29, sp
  40f76c:	stp	x19, x20, [sp, #16]
  40f770:	mov	x19, x0
  40f774:	mov	x20, x2
  40f778:	str	x21, [sp, #32]
  40f77c:	mov	x21, x1
  40f780:	ldr	x0, [x19]
  40f784:	mov	x1, x20
  40f788:	ldr	x19, [x19, #8]
  40f78c:	blr	x21
  40f790:	cbnz	x19, 40f780 <ferror@plt+0xb7f0>
  40f794:	ldp	x19, x20, [sp, #16]
  40f798:	ldr	x21, [sp, #32]
  40f79c:	ldp	x29, x30, [sp], #48
  40f7a0:	ret
  40f7a4:	ret
  40f7a8:	mov	x3, #0x0                   	// #0
  40f7ac:	b	40ebb8 <ferror@plt+0xac28>
  40f7b0:	b	40ebb8 <ferror@plt+0xac28>
  40f7b4:	nop
  40f7b8:	mov	x2, #0x0                   	// #0
  40f7bc:	b	40ea60 <ferror@plt+0xaad0>
  40f7c0:	b	40ea60 <ferror@plt+0xaad0>
  40f7c4:	nop
  40f7c8:	ldr	w1, [x0]
  40f7cc:	add	w1, w1, #0x1
  40f7d0:	str	w1, [x0]
  40f7d4:	ret
  40f7d8:	ldr	x1, [x0, #8]
  40f7dc:	str	x1, [x2]
  40f7e0:	ldr	x0, [x0, #16]
  40f7e4:	str	x0, [x3]
  40f7e8:	ret
  40f7ec:	nop
  40f7f0:	ldr	w0, [x0, #104]
  40f7f4:	ret
  40f7f8:	ldr	w0, [x0, #104]
  40f7fc:	ret
  40f800:	ldr	w0, [x0, #100]
  40f804:	ret
  40f808:	ldr	w0, [x0, #100]
  40f80c:	ret
  40f810:	mov	w0, #0x1                   	// #1
  40f814:	str	wzr, [x1]
  40f818:	ret
  40f81c:	nop
  40f820:	mov	w0, #0x1                   	// #1
  40f824:	ret
  40f828:	mov	x1, x0
  40f82c:	mov	x0, #0x10                  	// #16
  40f830:	b	426730 <ferror@plt+0x227a0>
  40f834:	nop
  40f838:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  40f83c:	add	x1, x1, #0xa70
  40f840:	sxtw	x2, w0
  40f844:	mov	w3, #0x1                   	// #1
  40f848:	ldr	x4, [x1, #264]
  40f84c:	ldr	x0, [x4, #136]
  40f850:	str	w3, [x1, x2, lsl #2]
  40f854:	str	w3, [x1, #260]
  40f858:	b	43a970 <ferror@plt+0x369e0>
  40f85c:	nop
  40f860:	adrp	x1, 411000 <ferror@plt+0xd070>
  40f864:	add	x1, x1, #0x2c0
  40f868:	b	422048 <ferror@plt+0x1e0b8>
  40f86c:	nop
  40f870:	stp	x29, x30, [sp, #-208]!
  40f874:	mov	x29, sp
  40f878:	stp	x19, x20, [sp, #16]
  40f87c:	mov	x20, x0
  40f880:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  40f884:	add	x19, x19, #0xa70
  40f888:	str	x21, [sp, #32]
  40f88c:	add	x0, x19, #0x110
  40f890:	bl	43b8c0 <ferror@plt+0x37930>
  40f894:	ldr	w21, [x20, #96]
  40f898:	add	x0, x19, #0x120
  40f89c:	sxtw	x1, w21
  40f8a0:	ldr	w2, [x0, x1, lsl #2]
  40f8a4:	sub	w2, w2, #0x1
  40f8a8:	str	w2, [x0, x1, lsl #2]
  40f8ac:	ldr	w0, [x0, x1, lsl #2]
  40f8b0:	cbz	w0, 40f8e0 <ferror@plt+0xb950>
  40f8b4:	ldr	x0, [x19, #552]
  40f8b8:	mov	x1, x20
  40f8bc:	bl	427388 <ferror@plt+0x233f8>
  40f8c0:	mov	x1, x0
  40f8c4:	add	x0, x19, #0x110
  40f8c8:	str	x1, [x19, #552]
  40f8cc:	bl	43b990 <ferror@plt+0x37a00>
  40f8d0:	ldp	x19, x20, [sp, #16]
  40f8d4:	ldr	x21, [sp, #32]
  40f8d8:	ldp	x29, x30, [sp], #208
  40f8dc:	ret
  40f8e0:	add	x0, sp, #0x40
  40f8e4:	str	xzr, [sp, #56]
  40f8e8:	bl	403810 <sigemptyset@plt>
  40f8ec:	add	x1, sp, #0x38
  40f8f0:	mov	w0, w21
  40f8f4:	mov	x2, #0x0                   	// #0
  40f8f8:	bl	4039d0 <sigaction@plt>
  40f8fc:	b	40f8b4 <ferror@plt+0xb924>
  40f900:	stp	x29, x30, [sp, #-32]!
  40f904:	mov	x29, sp
  40f908:	cbz	x1, 40f92c <ferror@plt+0xb99c>
  40f90c:	str	x19, [sp, #16]
  40f910:	mov	x19, x0
  40f914:	mov	x0, x2
  40f918:	blr	x1
  40f91c:	str	wzr, [x19, #100]
  40f920:	ldr	x19, [sp, #16]
  40f924:	ldp	x29, x30, [sp], #32
  40f928:	ret
  40f92c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f930:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f934:	add	x2, x2, #0xc40
  40f938:	add	x0, x0, #0xf78
  40f93c:	mov	w1, #0x10                  	// #16
  40f940:	bl	4199b8 <ferror@plt+0x15a28>
  40f944:	mov	w0, #0x0                   	// #0
  40f948:	b	40f924 <ferror@plt+0xb994>
  40f94c:	nop
  40f950:	stp	x29, x30, [sp, #-16]!
  40f954:	mov	x29, sp
  40f958:	cbz	x1, 40f974 <ferror@plt+0xb9e4>
  40f95c:	mov	x3, x1
  40f960:	ldp	w0, w1, [x0, #96]
  40f964:	blr	x3
  40f968:	mov	w0, #0x0                   	// #0
  40f96c:	ldp	x29, x30, [sp], #16
  40f970:	ret
  40f974:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f978:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f97c:	add	x2, x2, #0xc98
  40f980:	add	x0, x0, #0xf78
  40f984:	mov	w1, #0x10                  	// #16
  40f988:	bl	4199b8 <ferror@plt+0x15a28>
  40f98c:	b	40f968 <ferror@plt+0xb9d8>
  40f990:	cbz	x1, 40f9a0 <ferror@plt+0xba10>
  40f994:	mov	x0, x2
  40f998:	mov	x16, x1
  40f99c:	br	x16
  40f9a0:	stp	x29, x30, [sp, #-16]!
  40f9a4:	mov	w1, #0x10                  	// #16
  40f9a8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40f9ac:	mov	x29, sp
  40f9b0:	add	x2, x2, #0xcf0
  40f9b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40f9b8:	add	x0, x0, #0xf78
  40f9bc:	bl	4199b8 <ferror@plt+0x15a28>
  40f9c0:	mov	w0, #0x0                   	// #0
  40f9c4:	ldp	x29, x30, [sp], #16
  40f9c8:	ret
  40f9cc:	nop
  40f9d0:	stp	x29, x30, [sp, #-32]!
  40f9d4:	mov	x29, sp
  40f9d8:	str	x19, [sp, #16]
  40f9dc:	mov	x19, x0
  40f9e0:	ldr	w0, [x0]
  40f9e4:	sub	w0, w0, #0x1
  40f9e8:	str	w0, [x19]
  40f9ec:	cbnz	w0, 40fa10 <ferror@plt+0xba80>
  40f9f0:	ldr	x1, [x19, #24]
  40f9f4:	cbz	x1, 40fa00 <ferror@plt+0xba70>
  40f9f8:	ldr	x0, [x19, #16]
  40f9fc:	blr	x1
  40fa00:	mov	x0, x19
  40fa04:	ldr	x19, [sp, #16]
  40fa08:	ldp	x29, x30, [sp], #32
  40fa0c:	b	417d40 <ferror@plt+0x13db0>
  40fa10:	ldr	x19, [sp, #16]
  40fa14:	ldp	x29, x30, [sp], #32
  40fa18:	ret
  40fa1c:	nop
  40fa20:	stp	x29, x30, [sp, #-64]!
  40fa24:	mov	x29, sp
  40fa28:	stp	x21, x22, [sp, #32]
  40fa2c:	mov	x22, x1
  40fa30:	ldr	x21, [x1, #80]
  40fa34:	stp	x19, x20, [sp, #16]
  40fa38:	mov	x19, x0
  40fa3c:	str	x23, [sp, #48]
  40fa40:	ldr	w23, [x0, #40]
  40fa44:	cbnz	x21, 40fa5c <ferror@plt+0xbacc>
  40fa48:	b	40fb50 <ferror@plt+0xbbc0>
  40fa4c:	b.lt	40fad4 <ferror@plt+0xbb44>  // b.tstop
  40fa50:	ldr	x0, [x21, #8]
  40fa54:	cbz	x0, 40fb30 <ferror@plt+0xbba0>
  40fa58:	mov	x21, x0
  40fa5c:	ldr	x20, [x21]
  40fa60:	ldr	w0, [x20, #16]
  40fa64:	cmp	w23, w0
  40fa68:	b.ne	40fa4c <ferror@plt+0xbabc>  // b.any
  40fa6c:	ldr	x0, [x19, #88]
  40fa70:	ldr	x0, [x0, #8]
  40fa74:	cbz	x0, 40fb04 <ferror@plt+0xbb74>
  40fa78:	ldr	x1, [x20]
  40fa7c:	cbz	x1, 40faac <ferror@plt+0xbb1c>
  40fa80:	ldr	x1, [x0, #64]
  40fa84:	str	x0, [x19, #72]
  40fa88:	str	x19, [x0, #64]
  40fa8c:	str	x1, [x19, #64]
  40fa90:	cbz	x1, 40fb18 <ferror@plt+0xbb88>
  40fa94:	str	x19, [x1, #72]
  40fa98:	ldp	x19, x20, [sp, #16]
  40fa9c:	ldp	x21, x22, [sp, #32]
  40faa0:	ldr	x23, [sp, #48]
  40faa4:	ldp	x29, x30, [sp], #64
  40faa8:	ret
  40faac:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  40fab0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  40fab4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  40fab8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40fabc:	add	x4, x4, #0xd40
  40fac0:	add	x3, x3, #0x5c0
  40fac4:	add	x1, x1, #0xd60
  40fac8:	add	x0, x0, #0xf78
  40facc:	mov	w2, #0x3e9                 	// #1001
  40fad0:	bl	430e98 <ferror@plt+0x2cf08>
  40fad4:	mov	x0, #0x18                  	// #24
  40fad8:	bl	4266b0 <ferror@plt+0x22720>
  40fadc:	mov	x20, x0
  40fae0:	mov	x2, x0
  40fae4:	ldr	x0, [x22, #80]
  40fae8:	mov	x1, x21
  40faec:	str	w23, [x20, #16]
  40faf0:	bl	40ef90 <ferror@plt+0xb000>
  40faf4:	str	x0, [x22, #80]
  40faf8:	ldr	x0, [x19, #88]
  40fafc:	ldr	x0, [x0, #8]
  40fb00:	cbnz	x0, 40fa78 <ferror@plt+0xbae8>
  40fb04:	ldr	x1, [x20, #8]
  40fb08:	str	xzr, [x19, #72]
  40fb0c:	str	x19, [x20, #8]
  40fb10:	str	x1, [x19, #64]
  40fb14:	cbnz	x1, 40fa94 <ferror@plt+0xbb04>
  40fb18:	str	x19, [x20]
  40fb1c:	ldp	x19, x20, [sp, #16]
  40fb20:	ldp	x21, x22, [sp, #32]
  40fb24:	ldr	x23, [sp, #48]
  40fb28:	ldp	x29, x30, [sp], #64
  40fb2c:	ret
  40fb30:	mov	x0, #0x18                  	// #24
  40fb34:	bl	4266b0 <ferror@plt+0x22720>
  40fb38:	mov	x20, x0
  40fb3c:	mov	x0, x21
  40fb40:	mov	x1, x20
  40fb44:	str	w23, [x20, #16]
  40fb48:	bl	40ed88 <ferror@plt+0xadf8>
  40fb4c:	b	40fa6c <ferror@plt+0xbadc>
  40fb50:	mov	x0, #0x18                  	// #24
  40fb54:	bl	4266b0 <ferror@plt+0x22720>
  40fb58:	mov	x20, x0
  40fb5c:	mov	x0, #0x0                   	// #0
  40fb60:	mov	x1, x20
  40fb64:	str	w23, [x20, #16]
  40fb68:	bl	40ed88 <ferror@plt+0xadf8>
  40fb6c:	str	x0, [x22, #80]
  40fb70:	b	40fa6c <ferror@plt+0xbadc>
  40fb74:	nop
  40fb78:	stp	x29, x30, [sp, #-48]!
  40fb7c:	mov	x29, sp
  40fb80:	stp	x19, x20, [sp, #16]
  40fb84:	mov	x19, x0
  40fb88:	mov	x20, x1
  40fb8c:	ldr	x0, [x1, #80]
  40fb90:	ldr	w1, [x19, #40]
  40fb94:	cbz	x0, 40fc04 <ferror@plt+0xbc74>
  40fb98:	mov	x2, x0
  40fb9c:	str	x21, [sp, #32]
  40fba0:	b	40fbb0 <ferror@plt+0xbc20>
  40fba4:	b.lt	40fc00 <ferror@plt+0xbc70>  // b.tstop
  40fba8:	ldr	x2, [x2, #8]
  40fbac:	cbz	x2, 40fc00 <ferror@plt+0xbc70>
  40fbb0:	ldr	x21, [x2]
  40fbb4:	ldr	w3, [x21, #16]
  40fbb8:	cmp	w1, w3
  40fbbc:	b.ne	40fba4 <ferror@plt+0xbc14>  // b.any
  40fbc0:	ldp	x1, x2, [x19, #64]
  40fbc4:	cbz	x1, 40fc64 <ferror@plt+0xbcd4>
  40fbc8:	ldr	x3, [x21]
  40fbcc:	str	x2, [x1, #72]
  40fbd0:	ldr	x2, [x19, #72]
  40fbd4:	cbz	x2, 40fc3c <ferror@plt+0xbcac>
  40fbd8:	str	x1, [x2, #64]
  40fbdc:	stp	xzr, xzr, [x19, #64]
  40fbe0:	cbz	x3, 40fc48 <ferror@plt+0xbcb8>
  40fbe4:	ldr	x0, [x20, #72]
  40fbe8:	cbz	x0, 40fc2c <ferror@plt+0xbc9c>
  40fbec:	ldr	w1, [x19, #48]
  40fbf0:	ldp	x19, x20, [sp, #16]
  40fbf4:	ldr	x21, [sp, #32]
  40fbf8:	ldp	x29, x30, [sp], #48
  40fbfc:	b	40df40 <ferror@plt+0x9fb0>
  40fc00:	ldr	x21, [sp, #32]
  40fc04:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  40fc08:	ldp	x19, x20, [sp, #16]
  40fc0c:	add	x1, x1, #0x5c0
  40fc10:	ldp	x29, x30, [sp], #48
  40fc14:	add	x1, x1, #0x18
  40fc18:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40fc1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40fc20:	add	x2, x2, #0xd68
  40fc24:	add	x0, x0, #0xf78
  40fc28:	b	419d28 <ferror@plt+0x15d98>
  40fc2c:	ldp	x19, x20, [sp, #16]
  40fc30:	ldr	x21, [sp, #32]
  40fc34:	ldp	x29, x30, [sp], #48
  40fc38:	ret
  40fc3c:	str	x1, [x21, #8]
  40fc40:	stp	xzr, xzr, [x19, #64]
  40fc44:	cbnz	x3, 40fbe4 <ferror@plt+0xbc54>
  40fc48:	mov	x1, x21
  40fc4c:	bl	40f0e8 <ferror@plt+0xb158>
  40fc50:	str	x0, [x20, #80]
  40fc54:	mov	x1, x21
  40fc58:	mov	x0, #0x18                  	// #24
  40fc5c:	bl	426730 <ferror@plt+0x227a0>
  40fc60:	b	40fbe4 <ferror@plt+0xbc54>
  40fc64:	mov	x3, x2
  40fc68:	str	x2, [x21]
  40fc6c:	b	40fbd4 <ferror@plt+0xbc44>
  40fc70:	cbz	x0, 40fdac <ferror@plt+0xbe1c>
  40fc74:	stp	x29, x30, [sp, #-64]!
  40fc78:	cmp	x1, #0x0
  40fc7c:	eor	w3, w2, #0x1
  40fc80:	mov	x29, sp
  40fc84:	stp	x19, x20, [sp, #16]
  40fc88:	cset	w4, ne  // ne = any
  40fc8c:	mov	x20, x1
  40fc90:	stp	x21, x22, [sp, #32]
  40fc94:	mov	x19, x0
  40fc98:	mov	w22, w2
  40fc9c:	stp	x23, x24, [sp, #48]
  40fca0:	ands	w21, w3, w4
  40fca4:	b.ne	40fdcc <ferror@plt+0xbe3c>  // b.any
  40fca8:	ldr	w3, [x0, #24]
  40fcac:	sub	w3, w3, #0x1
  40fcb0:	str	w3, [x0, #24]
  40fcb4:	cbnz	w3, 40fe80 <ferror@plt+0xbef0>
  40fcb8:	ldp	x24, x23, [x0]
  40fcbc:	stp	xzr, xzr, [x0]
  40fcc0:	cbz	x1, 40fe28 <ferror@plt+0xbe98>
  40fcc4:	ldr	w0, [x19, #44]
  40fcc8:	tbnz	w0, #0, 40fdf4 <ferror@plt+0xbe64>
  40fccc:	mov	x0, x19
  40fcd0:	mov	x1, x20
  40fcd4:	bl	40fb78 <ferror@plt+0xbbe8>
  40fcd8:	ldr	x0, [x19, #16]
  40fcdc:	ldr	x0, [x0, #24]
  40fce0:	cbz	x0, 40fd04 <ferror@plt+0xbd74>
  40fce4:	mov	x0, x20
  40fce8:	bl	43b990 <ferror@plt+0x37a00>
  40fcec:	ldr	x1, [x19, #16]
  40fcf0:	mov	x0, x19
  40fcf4:	ldr	x1, [x1, #24]
  40fcf8:	blr	x1
  40fcfc:	mov	x0, x20
  40fd00:	bl	43b8c0 <ferror@plt+0x37930>
  40fd04:	ldr	x0, [x19, #80]
  40fd08:	bl	417d40 <ferror@plt+0x13db0>
  40fd0c:	str	xzr, [x19, #80]
  40fd10:	ldr	x0, [x19, #56]
  40fd14:	bl	427090 <ferror@plt+0x23100>
  40fd18:	ldr	x0, [x19, #88]
  40fd1c:	adrp	x1, 417000 <ferror@plt+0x13070>
  40fd20:	add	x1, x1, #0xd40
  40fd24:	ldr	x0, [x0, #24]
  40fd28:	str	xzr, [x19, #56]
  40fd2c:	bl	4270b0 <ferror@plt+0x23120>
  40fd30:	ldr	x1, [x19, #88]
  40fd34:	mov	x0, #0x20                  	// #32
  40fd38:	bl	426730 <ferror@plt+0x227a0>
  40fd3c:	str	xzr, [x19, #88]
  40fd40:	mov	x0, x19
  40fd44:	bl	417d40 <ferror@plt+0x13db0>
  40fd48:	cbnz	w21, 40fd80 <ferror@plt+0xbdf0>
  40fd4c:	cbz	x23, 40fe80 <ferror@plt+0xbef0>
  40fd50:	cbz	w22, 40fd8c <ferror@plt+0xbdfc>
  40fd54:	mov	x0, x20
  40fd58:	bl	43b990 <ferror@plt+0x37a00>
  40fd5c:	ldr	x1, [x23, #8]
  40fd60:	mov	x0, x24
  40fd64:	blr	x1
  40fd68:	mov	x0, x20
  40fd6c:	ldp	x19, x20, [sp, #16]
  40fd70:	ldp	x21, x22, [sp, #32]
  40fd74:	ldp	x23, x24, [sp, #48]
  40fd78:	ldp	x29, x30, [sp], #64
  40fd7c:	b	43b8c0 <ferror@plt+0x37930>
  40fd80:	mov	x0, x20
  40fd84:	bl	43b990 <ferror@plt+0x37a00>
  40fd88:	cbz	x23, 40fe80 <ferror@plt+0xbef0>
  40fd8c:	mov	x0, x24
  40fd90:	ldr	x1, [x23, #8]
  40fd94:	ldp	x19, x20, [sp, #16]
  40fd98:	mov	x16, x1
  40fd9c:	ldp	x21, x22, [sp, #32]
  40fda0:	ldp	x23, x24, [sp, #48]
  40fda4:	ldp	x29, x30, [sp], #64
  40fda8:	br	x16
  40fdac:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  40fdb0:	add	x1, x1, #0x5c0
  40fdb4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40fdb8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40fdbc:	add	x1, x1, #0x38
  40fdc0:	add	x2, x2, #0xd80
  40fdc4:	add	x0, x0, #0xf78
  40fdc8:	b	419d28 <ferror@plt+0x15d98>
  40fdcc:	mov	x0, x1
  40fdd0:	bl	43b8c0 <ferror@plt+0x37930>
  40fdd4:	ldr	w0, [x19, #24]
  40fdd8:	sub	w0, w0, #0x1
  40fddc:	str	w0, [x19, #24]
  40fde0:	cbnz	w0, 40fe10 <ferror@plt+0xbe80>
  40fde4:	ldr	w0, [x19, #44]
  40fde8:	ldp	x24, x23, [x19]
  40fdec:	stp	xzr, xzr, [x19]
  40fdf0:	tbz	w0, #0, 40fccc <ferror@plt+0xbd3c>
  40fdf4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  40fdf8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  40fdfc:	add	x2, x2, #0xd90
  40fe00:	add	x0, x0, #0xf78
  40fe04:	mov	w1, #0x10                  	// #16
  40fe08:	bl	4199b8 <ferror@plt+0x15a28>
  40fe0c:	b	40fccc <ferror@plt+0xbd3c>
  40fe10:	mov	x0, x20
  40fe14:	ldp	x19, x20, [sp, #16]
  40fe18:	ldp	x21, x22, [sp, #32]
  40fe1c:	ldp	x23, x24, [sp, #48]
  40fe20:	ldp	x29, x30, [sp], #64
  40fe24:	b	43b990 <ferror@plt+0x37a00>
  40fe28:	ldr	x1, [x0, #16]
  40fe2c:	ldr	x1, [x1, #24]
  40fe30:	cbz	x1, 40fe38 <ferror@plt+0xbea8>
  40fe34:	blr	x1
  40fe38:	ldr	x0, [x19, #80]
  40fe3c:	bl	417d40 <ferror@plt+0x13db0>
  40fe40:	str	xzr, [x19, #80]
  40fe44:	ldr	x0, [x19, #56]
  40fe48:	bl	427090 <ferror@plt+0x23100>
  40fe4c:	ldr	x0, [x19, #88]
  40fe50:	adrp	x1, 417000 <ferror@plt+0x13070>
  40fe54:	add	x1, x1, #0xd40
  40fe58:	ldr	x0, [x0, #24]
  40fe5c:	str	xzr, [x19, #56]
  40fe60:	bl	4270b0 <ferror@plt+0x23120>
  40fe64:	ldr	x1, [x19, #88]
  40fe68:	mov	x0, #0x20                  	// #32
  40fe6c:	bl	426730 <ferror@plt+0x227a0>
  40fe70:	str	xzr, [x19, #88]
  40fe74:	mov	x0, x19
  40fe78:	bl	417d40 <ferror@plt+0x13db0>
  40fe7c:	b	40fd4c <ferror@plt+0xbdbc>
  40fe80:	ldp	x19, x20, [sp, #16]
  40fe84:	ldp	x21, x22, [sp, #32]
  40fe88:	ldp	x23, x24, [sp, #48]
  40fe8c:	ldp	x29, x30, [sp], #64
  40fe90:	ret
  40fe94:	nop
  40fe98:	stp	x29, x30, [sp, #-192]!
  40fe9c:	mov	x29, sp
  40fea0:	stp	x19, x20, [sp, #16]
  40fea4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  40fea8:	add	x19, x19, #0xa70
  40feac:	mov	x20, x0
  40feb0:	add	x0, x19, #0x110
  40feb4:	bl	43b8c0 <ferror@plt+0x37930>
  40feb8:	ldr	x0, [x19, #560]
  40febc:	mov	x1, x20
  40fec0:	bl	427388 <ferror@plt+0x233f8>
  40fec4:	str	x0, [x19, #560]
  40fec8:	ldr	w0, [x19, #356]
  40fecc:	sub	w0, w0, #0x1
  40fed0:	str	w0, [x19, #356]
  40fed4:	ldr	w0, [x19, #356]
  40fed8:	cbz	w0, 40fef0 <ferror@plt+0xbf60>
  40fedc:	add	x0, x19, #0x110
  40fee0:	bl	43b990 <ferror@plt+0x37a00>
  40fee4:	ldp	x19, x20, [sp, #16]
  40fee8:	ldp	x29, x30, [sp], #192
  40feec:	ret
  40fef0:	add	x0, sp, #0x30
  40fef4:	str	xzr, [sp, #40]
  40fef8:	bl	403810 <sigemptyset@plt>
  40fefc:	add	x1, sp, #0x28
  40ff00:	mov	x2, #0x0                   	// #0
  40ff04:	mov	w0, #0x11                  	// #17
  40ff08:	bl	4039d0 <sigaction@plt>
  40ff0c:	add	x0, x19, #0x110
  40ff10:	bl	43b990 <ferror@plt+0x37a00>
  40ff14:	ldp	x19, x20, [sp, #16]
  40ff18:	ldp	x29, x30, [sp], #192
  40ff1c:	ret
  40ff20:	stp	x29, x30, [sp, #-48]!
  40ff24:	mov	w3, #0x3e8                 	// #1000
  40ff28:	mov	x29, sp
  40ff2c:	stp	x19, x20, [sp, #16]
  40ff30:	ldp	w19, w2, [x0, #96]
  40ff34:	stp	x21, x22, [sp, #32]
  40ff38:	mov	x21, x0
  40ff3c:	umaddl	x19, w19, w3, x1
  40ff40:	cbz	w2, 40ffa0 <ferror@plt+0xc010>
  40ff44:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  40ff48:	ldr	w2, [x20, #1536]
  40ff4c:	cmn	w2, #0x1
  40ff50:	b.eq	41002c <ferror@plt+0xc09c>  // b.none
  40ff54:	sxtw	x2, w2
  40ff58:	sub	x19, x19, x2
  40ff5c:	mov	x1, #0x34db                	// #13531
  40ff60:	mov	x0, #0x4240                	// #16960
  40ff64:	movk	x1, #0xd7b6, lsl #16
  40ff68:	movk	x0, #0xf, lsl #16
  40ff6c:	movk	x1, #0xde82, lsl #32
  40ff70:	mov	x4, #0xd08f                	// #53391
  40ff74:	movk	x1, #0x431b, lsl #48
  40ff78:	add	x3, x19, x0
  40ff7c:	movk	x4, #0x3, lsl #16
  40ff80:	smulh	x1, x19, x1
  40ff84:	asr	x1, x1, #18
  40ff88:	sub	x1, x1, x19, asr #63
  40ff8c:	msub	x1, x1, x0, x19
  40ff90:	cmp	x1, x4
  40ff94:	csel	x19, x3, x19, gt
  40ff98:	sub	x19, x19, x1
  40ff9c:	add	x19, x19, x2
  40ffa0:	ldr	w0, [x21, #24]
  40ffa4:	cbz	w0, 40ffec <ferror@plt+0xc05c>
  40ffa8:	ldr	x0, [x21, #88]
  40ffac:	ldr	x1, [x0, #16]
  40ffb0:	cmp	x1, x19
  40ffb4:	b.eq	41001c <ferror@plt+0xc08c>  // b.none
  40ffb8:	ldr	x20, [x21, #32]
  40ffbc:	cbz	x20, 410018 <ferror@plt+0xc088>
  40ffc0:	mov	x0, x20
  40ffc4:	bl	43b8c0 <ferror@plt+0x37930>
  40ffc8:	ldr	x1, [x21, #88]
  40ffcc:	ldr	w0, [x21, #44]
  40ffd0:	str	x19, [x1, #16]
  40ffd4:	tbz	w0, #6, 410084 <ferror@plt+0xc0f4>
  40ffd8:	mov	x0, x20
  40ffdc:	ldp	x19, x20, [sp, #16]
  40ffe0:	ldp	x21, x22, [sp, #32]
  40ffe4:	ldp	x29, x30, [sp], #48
  40ffe8:	b	43b990 <ferror@plt+0x37a00>
  40ffec:	ldp	x19, x20, [sp, #16]
  40fff0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  40fff4:	ldp	x21, x22, [sp, #32]
  40fff8:	add	x1, x1, #0x5c0
  40fffc:	ldp	x29, x30, [sp], #48
  410000:	add	x1, x1, #0x50
  410004:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  410008:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41000c:	add	x2, x2, #0xe10
  410010:	add	x0, x0, #0xf78
  410014:	b	419d28 <ferror@plt+0x15d98>
  410018:	str	x19, [x0, #16]
  41001c:	ldp	x19, x20, [sp, #16]
  410020:	ldp	x21, x22, [sp, #32]
  410024:	ldp	x29, x30, [sp], #48
  410028:	ret
  41002c:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  410030:	add	x0, x0, #0xde0
  410034:	bl	4094c8 <ferror@plt+0x5538>
  410038:	mov	x22, x0
  41003c:	cbz	x0, 4100b8 <ferror@plt+0xc128>
  410040:	mov	x0, x22
  410044:	bl	40e9c0 <ferror@plt+0xaa30>
  410048:	tbnz	w0, #31, 4100a0 <ferror@plt+0xc110>
  41004c:	mov	x0, x22
  410050:	bl	40e9c0 <ferror@plt+0xaa30>
  410054:	mov	w1, #0xde83                	// #56963
  410058:	movk	w1, #0x431b, lsl #16
  41005c:	smull	x1, w0, w1
  410060:	mov	w2, #0x4240                	// #16960
  410064:	movk	w2, #0xf, lsl #16
  410068:	asr	x1, x1, #50
  41006c:	sub	w1, w1, w0, asr #31
  410070:	msub	w1, w1, w2, w0
  410074:	str	w1, [x20, #1536]
  410078:	sxtw	x2, w1
  41007c:	sub	x19, x19, x2
  410080:	b	40ff5c <ferror@plt+0xbfcc>
  410084:	ldr	x0, [x20, #136]
  410088:	bl	43a970 <ferror@plt+0x369e0>
  41008c:	mov	x0, x20
  410090:	ldp	x19, x20, [sp, #16]
  410094:	ldp	x21, x22, [sp, #32]
  410098:	ldp	x29, x30, [sp], #48
  41009c:	b	43b990 <ferror@plt+0x37a00>
  4100a0:	mov	x0, x22
  4100a4:	bl	40e9c0 <ferror@plt+0xaa30>
  4100a8:	mov	w1, #0xde83                	// #56963
  4100ac:	neg	w0, w0
  4100b0:	movk	w1, #0x431b, lsl #16
  4100b4:	b	41005c <ferror@plt+0xc0cc>
  4100b8:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  4100bc:	add	x0, x0, #0xe00
  4100c0:	bl	4094c8 <ferror@plt+0x5538>
  4100c4:	mov	x22, x0
  4100c8:	cbnz	x0, 410040 <ferror@plt+0xc0b0>
  4100cc:	str	wzr, [x20, #1536]
  4100d0:	mov	x2, #0x0                   	// #0
  4100d4:	b	40ff5c <ferror@plt+0xbfcc>
  4100d8:	stp	x29, x30, [sp, #-48]!
  4100dc:	mov	x29, sp
  4100e0:	stp	x21, x22, [sp, #32]
  4100e4:	mov	x21, x0
  4100e8:	ldr	w0, [x0, #44]
  4100ec:	tbz	w0, #6, 410118 <ferror@plt+0xc188>
  4100f0:	ldp	x21, x22, [sp, #32]
  4100f4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4100f8:	ldp	x29, x30, [sp], #48
  4100fc:	add	x1, x1, #0x5c0
  410100:	add	x1, x1, #0x68
  410104:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  410108:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41010c:	add	x2, x2, #0xe28
  410110:	add	x0, x0, #0xf78
  410114:	b	419d28 <ferror@plt+0x15d98>
  410118:	stp	x19, x20, [sp, #16]
  41011c:	orr	w0, w0, #0x40
  410120:	ldr	x19, [x21, #32]
  410124:	str	w0, [x21, #44]
  410128:	cbz	x19, 410210 <ferror@plt+0xc280>
  41012c:	ldr	x20, [x21, #56]
  410130:	cbz	x20, 4101b8 <ferror@plt+0xc228>
  410134:	mov	w22, #0x1                   	// #1
  410138:	ldr	x1, [x19, #96]
  41013c:	mov	x0, #0x0                   	// #0
  410140:	ldr	x4, [x20]
  410144:	cbz	x1, 410164 <ferror@plt+0xc1d4>
  410148:	ldr	x3, [x1]
  41014c:	ldr	x2, [x1, #16]
  410150:	cmp	x4, x3
  410154:	b.eq	410180 <ferror@plt+0xc1f0>  // b.none
  410158:	mov	x0, x1
  41015c:	mov	x1, x2
  410160:	cbnz	x1, 410148 <ferror@plt+0xc1b8>
  410164:	ldr	x0, [x19, #136]
  410168:	str	w22, [x19, #152]
  41016c:	bl	43a970 <ferror@plt+0x369e0>
  410170:	ldr	x20, [x20, #8]
  410174:	cbz	x20, 4101b8 <ferror@plt+0xc228>
  410178:	ldr	x19, [x21, #32]
  41017c:	b	410138 <ferror@plt+0xc1a8>
  410180:	cbz	x0, 410240 <ferror@plt+0xc2b0>
  410184:	str	x2, [x0, #16]
  410188:	cbz	x2, 410248 <ferror@plt+0xc2b8>
  41018c:	str	x0, [x2, #8]
  410190:	mov	x0, #0x20                  	// #32
  410194:	bl	426730 <ferror@plt+0x227a0>
  410198:	ldr	w0, [x19, #112]
  41019c:	str	w22, [x19, #152]
  4101a0:	sub	w0, w0, #0x1
  4101a4:	str	w0, [x19, #112]
  4101a8:	ldr	x0, [x19, #136]
  4101ac:	bl	43a970 <ferror@plt+0x369e0>
  4101b0:	ldr	x20, [x20, #8]
  4101b4:	cbnz	x20, 410178 <ferror@plt+0xc1e8>
  4101b8:	ldr	x0, [x21, #88]
  4101bc:	ldr	x20, [x0, #24]
  4101c0:	cbz	x20, 410218 <ferror@plt+0xc288>
  4101c4:	mov	w22, #0x1                   	// #1
  4101c8:	ldr	x19, [x21, #32]
  4101cc:	mov	x0, #0x0                   	// #0
  4101d0:	ldr	x4, [x20]
  4101d4:	ldr	x1, [x19, #96]
  4101d8:	cbz	x1, 4101fc <ferror@plt+0xc26c>
  4101dc:	nop
  4101e0:	ldr	x3, [x1]
  4101e4:	ldr	x2, [x1, #16]
  4101e8:	cmp	x4, x3
  4101ec:	b.eq	410250 <ferror@plt+0xc2c0>  // b.none
  4101f0:	mov	x0, x1
  4101f4:	mov	x1, x2
  4101f8:	cbnz	x1, 4101e0 <ferror@plt+0xc250>
  4101fc:	ldr	x0, [x19, #136]
  410200:	str	w22, [x19, #152]
  410204:	bl	43a970 <ferror@plt+0x369e0>
  410208:	ldr	x20, [x20, #8]
  41020c:	cbnz	x20, 4101c8 <ferror@plt+0xc238>
  410210:	ldr	x0, [x21, #88]
  410214:	cbz	x0, 410230 <ferror@plt+0xc2a0>
  410218:	ldr	x19, [x0]
  41021c:	cbz	x19, 410230 <ferror@plt+0xc2a0>
  410220:	ldr	x0, [x19]
  410224:	bl	4100d8 <ferror@plt+0xc148>
  410228:	ldr	x19, [x19, #8]
  41022c:	cbnz	x19, 410220 <ferror@plt+0xc290>
  410230:	ldp	x19, x20, [sp, #16]
  410234:	ldp	x21, x22, [sp, #32]
  410238:	ldp	x29, x30, [sp], #48
  41023c:	ret
  410240:	str	x2, [x19, #96]
  410244:	cbnz	x2, 41018c <ferror@plt+0xc1fc>
  410248:	str	x0, [x19, #104]
  41024c:	b	410190 <ferror@plt+0xc200>
  410250:	cbz	x0, 41028c <ferror@plt+0xc2fc>
  410254:	str	x2, [x0, #16]
  410258:	cbz	x2, 410294 <ferror@plt+0xc304>
  41025c:	str	x0, [x2, #8]
  410260:	mov	x0, #0x20                  	// #32
  410264:	bl	426730 <ferror@plt+0x227a0>
  410268:	ldr	w0, [x19, #112]
  41026c:	str	w22, [x19, #152]
  410270:	sub	w0, w0, #0x1
  410274:	str	w0, [x19, #112]
  410278:	ldr	x0, [x19, #136]
  41027c:	bl	43a970 <ferror@plt+0x369e0>
  410280:	ldr	x20, [x20, #8]
  410284:	cbnz	x20, 4101c8 <ferror@plt+0xc238>
  410288:	b	410210 <ferror@plt+0xc280>
  41028c:	str	x2, [x19, #96]
  410290:	cbnz	x2, 41025c <ferror@plt+0xc2cc>
  410294:	str	x0, [x19, #104]
  410298:	b	410260 <ferror@plt+0xc2d0>
  41029c:	nop
  4102a0:	stp	x29, x30, [sp, #-64]!
  4102a4:	mov	x29, sp
  4102a8:	stp	x19, x20, [sp, #16]
  4102ac:	mov	x20, x0
  4102b0:	ldr	w0, [x0, #44]
  4102b4:	tbnz	w0, #6, 4102e0 <ferror@plt+0xc350>
  4102b8:	ldp	x19, x20, [sp, #16]
  4102bc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4102c0:	ldp	x29, x30, [sp], #64
  4102c4:	add	x1, x1, #0x5c0
  4102c8:	add	x1, x1, #0x78
  4102cc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4102d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4102d4:	add	x2, x2, #0xe48
  4102d8:	add	x0, x0, #0xf78
  4102dc:	b	419d28 <ferror@plt+0x15d98>
  4102e0:	tbz	w0, #0, 410478 <ferror@plt+0xc4e8>
  4102e4:	stp	x21, x22, [sp, #32]
  4102e8:	and	w0, w0, #0xffffffbf
  4102ec:	mov	w22, #0x1                   	// #1
  4102f0:	ldr	x21, [x20, #56]
  4102f4:	stp	x23, x24, [sp, #48]
  4102f8:	str	w0, [x20, #44]
  4102fc:	cbz	x21, 41037c <ferror@plt+0xc3ec>
  410300:	ldr	x19, [x20, #32]
  410304:	mov	x0, #0x20                  	// #32
  410308:	ldr	x24, [x21]
  41030c:	ldr	w23, [x20, #40]
  410310:	bl	426140 <ferror@plt+0x221b0>
  410314:	ldr	x1, [x19, #104]
  410318:	strh	wzr, [x24, #6]
  41031c:	str	x24, [x0]
  410320:	mov	x2, #0x0                   	// #0
  410324:	str	w23, [x0, #24]
  410328:	cbnz	x1, 410340 <ferror@plt+0xc3b0>
  41032c:	b	410440 <ferror@plt+0xc4b0>
  410330:	ldr	x3, [x1, #8]
  410334:	mov	x2, x1
  410338:	mov	x1, x3
  41033c:	cbz	x3, 410460 <ferror@plt+0xc4d0>
  410340:	ldr	w3, [x1, #24]
  410344:	cmp	w23, w3
  410348:	b.lt	410330 <ferror@plt+0xc3a0>  // b.tstop
  41034c:	str	x0, [x1, #16]
  410350:	stp	x1, x2, [x0, #8]
  410354:	cbz	x2, 410448 <ferror@plt+0xc4b8>
  410358:	str	x0, [x2, #8]
  41035c:	ldr	w1, [x19, #112]
  410360:	ldr	x0, [x19, #136]
  410364:	add	w1, w1, #0x1
  410368:	str	w1, [x19, #112]
  41036c:	str	w22, [x19, #152]
  410370:	bl	43a970 <ferror@plt+0x369e0>
  410374:	ldr	x21, [x21, #8]
  410378:	cbnz	x21, 410300 <ferror@plt+0xc370>
  41037c:	ldr	x0, [x20, #88]
  410380:	mov	w22, #0x1                   	// #1
  410384:	ldr	x21, [x0, #24]
  410388:	cbz	x21, 410414 <ferror@plt+0xc484>
  41038c:	nop
  410390:	ldr	x19, [x20, #32]
  410394:	mov	x0, #0x20                  	// #32
  410398:	ldr	x24, [x21]
  41039c:	ldr	w23, [x20, #40]
  4103a0:	bl	426140 <ferror@plt+0x221b0>
  4103a4:	ldr	x1, [x19, #104]
  4103a8:	strh	wzr, [x24, #6]
  4103ac:	str	x24, [x0]
  4103b0:	mov	x2, #0x0                   	// #0
  4103b4:	str	w23, [x0, #24]
  4103b8:	cbnz	x1, 4103d0 <ferror@plt+0xc440>
  4103bc:	b	410450 <ferror@plt+0xc4c0>
  4103c0:	ldr	x3, [x1, #8]
  4103c4:	mov	x2, x1
  4103c8:	mov	x1, x3
  4103cc:	cbz	x3, 41046c <ferror@plt+0xc4dc>
  4103d0:	ldr	w3, [x1, #24]
  4103d4:	cmp	w23, w3
  4103d8:	b.lt	4103c0 <ferror@plt+0xc430>  // b.tstop
  4103dc:	str	x0, [x1, #16]
  4103e0:	stp	x1, x2, [x0, #8]
  4103e4:	cbz	x2, 410458 <ferror@plt+0xc4c8>
  4103e8:	str	x0, [x2, #8]
  4103ec:	ldr	w1, [x19, #112]
  4103f0:	ldr	x0, [x19, #136]
  4103f4:	add	w1, w1, #0x1
  4103f8:	str	w1, [x19, #112]
  4103fc:	str	w22, [x19, #152]
  410400:	bl	43a970 <ferror@plt+0x369e0>
  410404:	ldr	x21, [x21, #8]
  410408:	cbnz	x21, 410390 <ferror@plt+0xc400>
  41040c:	ldr	x0, [x20, #88]
  410410:	cbz	x0, 41042c <ferror@plt+0xc49c>
  410414:	ldr	x19, [x0]
  410418:	cbz	x19, 41042c <ferror@plt+0xc49c>
  41041c:	ldr	x0, [x19]
  410420:	bl	4102a0 <ferror@plt+0xc310>
  410424:	ldr	x19, [x19, #8]
  410428:	cbnz	x19, 41041c <ferror@plt+0xc48c>
  41042c:	ldp	x19, x20, [sp, #16]
  410430:	ldp	x21, x22, [sp, #32]
  410434:	ldp	x23, x24, [sp, #48]
  410438:	ldp	x29, x30, [sp], #64
  41043c:	ret
  410440:	str	x0, [x19, #96]
  410444:	stp	xzr, xzr, [x0, #8]
  410448:	str	x0, [x19, #104]
  41044c:	b	41035c <ferror@plt+0xc3cc>
  410450:	str	x0, [x19, #96]
  410454:	stp	xzr, xzr, [x0, #8]
  410458:	str	x0, [x19, #104]
  41045c:	b	4103ec <ferror@plt+0xc45c>
  410460:	str	x0, [x19, #96]
  410464:	stp	xzr, x2, [x0, #8]
  410468:	b	410358 <ferror@plt+0xc3c8>
  41046c:	str	x0, [x19, #96]
  410470:	stp	xzr, x2, [x0, #8]
  410474:	b	4103e8 <ferror@plt+0xc458>
  410478:	ldp	x19, x20, [sp, #16]
  41047c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  410480:	ldp	x29, x30, [sp], #64
  410484:	add	x1, x1, #0x5c0
  410488:	add	x1, x1, #0x78
  41048c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  410490:	adrp	x0, 44d000 <ferror@plt+0x49070>
  410494:	add	x2, x2, #0xe60
  410498:	add	x0, x0, #0xf78
  41049c:	b	419d28 <ferror@plt+0x15d98>
  4104a0:	stp	x29, x30, [sp, #-80]!
  4104a4:	mov	x29, sp
  4104a8:	stp	x19, x20, [sp, #16]
  4104ac:	mov	x19, x1
  4104b0:	ldr	w20, [x1, #68]
  4104b4:	stp	x21, x22, [sp, #32]
  4104b8:	mov	x21, x0
  4104bc:	mov	w22, w2
  4104c0:	stp	x23, x24, [sp, #48]
  4104c4:	cmn	w20, #0x1
  4104c8:	ldr	x23, [x1, #72]
  4104cc:	str	x1, [x0, #32]
  4104d0:	b.eq	4106f4 <ferror@plt+0xc764>  // b.none
  4104d4:	cbz	x23, 4106e8 <ferror@plt+0xc758>
  4104d8:	bl	424248 <ferror@plt+0x202b8>
  4104dc:	mov	w20, w0
  4104e0:	cbz	w0, 4104d8 <ferror@plt+0xc548>
  4104e4:	mov	w23, w0
  4104e8:	ldr	x0, [x19, #72]
  4104ec:	mov	x1, x23
  4104f0:	bl	40ddd8 <ferror@plt+0x9e48>
  4104f4:	cbnz	w0, 4104d8 <ferror@plt+0xc548>
  4104f8:	ldr	x0, [x19, #72]
  4104fc:	mov	x1, x23
  410500:	bl	40dc88 <ferror@plt+0x9cf8>
  410504:	ldr	w2, [x21, #24]
  410508:	mov	x0, x21
  41050c:	str	w20, [x21, #48]
  410510:	mov	x1, x19
  410514:	add	w2, w2, #0x1
  410518:	str	w2, [x21, #24]
  41051c:	bl	40fa20 <ferror@plt+0xba90>
  410520:	ldr	w0, [x21, #44]
  410524:	tbnz	w0, #6, 4106b8 <ferror@plt+0xc728>
  410528:	ldr	x20, [x21, #56]
  41052c:	str	x25, [sp, #64]
  410530:	mov	w23, #0x1                   	// #1
  410534:	cbz	x20, 4105b0 <ferror@plt+0xc620>
  410538:	ldr	x25, [x20]
  41053c:	mov	x0, #0x20                  	// #32
  410540:	ldr	w24, [x21, #40]
  410544:	bl	426140 <ferror@plt+0x221b0>
  410548:	ldr	x1, [x19, #104]
  41054c:	strh	wzr, [x25, #6]
  410550:	str	x25, [x0]
  410554:	mov	x2, #0x0                   	// #0
  410558:	str	w24, [x0, #24]
  41055c:	cbnz	x1, 410574 <ferror@plt+0xc5e4>
  410560:	b	410680 <ferror@plt+0xc6f0>
  410564:	ldr	x3, [x1, #8]
  410568:	mov	x2, x1
  41056c:	mov	x1, x3
  410570:	cbz	x3, 4106ac <ferror@plt+0xc71c>
  410574:	ldr	w3, [x1, #24]
  410578:	cmp	w24, w3
  41057c:	b.lt	410564 <ferror@plt+0xc5d4>  // b.tstop
  410580:	str	x0, [x1, #16]
  410584:	stp	x1, x2, [x0, #8]
  410588:	cbz	x2, 410688 <ferror@plt+0xc6f8>
  41058c:	str	x0, [x2, #8]
  410590:	ldr	w1, [x19, #112]
  410594:	ldr	x0, [x19, #136]
  410598:	add	w1, w1, #0x1
  41059c:	str	w1, [x19, #112]
  4105a0:	str	w23, [x19, #152]
  4105a4:	bl	43a970 <ferror@plt+0x369e0>
  4105a8:	ldr	x20, [x20, #8]
  4105ac:	cbnz	x20, 410538 <ferror@plt+0xc5a8>
  4105b0:	ldr	x0, [x21, #88]
  4105b4:	mov	w23, #0x1                   	// #1
  4105b8:	ldr	x20, [x0, #24]
  4105bc:	cbz	x20, 41063c <ferror@plt+0xc6ac>
  4105c0:	ldr	x25, [x20]
  4105c4:	mov	x0, #0x20                  	// #32
  4105c8:	ldr	w24, [x21, #40]
  4105cc:	bl	426140 <ferror@plt+0x221b0>
  4105d0:	ldr	x1, [x19, #104]
  4105d4:	strh	wzr, [x25, #6]
  4105d8:	str	x25, [x0]
  4105dc:	mov	x2, #0x0                   	// #0
  4105e0:	str	w24, [x0, #24]
  4105e4:	cbnz	x1, 4105fc <ferror@plt+0xc66c>
  4105e8:	b	410690 <ferror@plt+0xc700>
  4105ec:	ldr	x3, [x1, #8]
  4105f0:	mov	x2, x1
  4105f4:	mov	x1, x3
  4105f8:	cbz	x3, 4106a0 <ferror@plt+0xc710>
  4105fc:	ldr	w3, [x1, #24]
  410600:	cmp	w24, w3
  410604:	b.lt	4105ec <ferror@plt+0xc65c>  // b.tstop
  410608:	str	x0, [x1, #16]
  41060c:	stp	x1, x2, [x0, #8]
  410610:	cbz	x2, 410698 <ferror@plt+0xc708>
  410614:	str	x0, [x2, #8]
  410618:	ldr	w1, [x19, #112]
  41061c:	ldr	x0, [x19, #136]
  410620:	add	w1, w1, #0x1
  410624:	str	w1, [x19, #112]
  410628:	str	w23, [x19, #152]
  41062c:	bl	43a970 <ferror@plt+0x369e0>
  410630:	ldr	x20, [x20, #8]
  410634:	cbnz	x20, 4105c0 <ferror@plt+0xc630>
  410638:	ldr	x0, [x21, #88]
  41063c:	ldr	x20, [x0]
  410640:	ldr	x25, [sp, #64]
  410644:	cbnz	x20, 4106c8 <ferror@plt+0xc738>
  410648:	cbz	w22, 410668 <ferror@plt+0xc6d8>
  41064c:	ldr	x20, [x19, #24]
  410650:	cbz	x20, 410668 <ferror@plt+0xc6d8>
  410654:	bl	432408 <ferror@plt+0x2e478>
  410658:	cmp	x20, x0
  41065c:	b.eq	410668 <ferror@plt+0xc6d8>  // b.none
  410660:	ldr	x0, [x19, #136]
  410664:	bl	43a970 <ferror@plt+0x369e0>
  410668:	ldr	w0, [x21, #48]
  41066c:	ldp	x19, x20, [sp, #16]
  410670:	ldp	x21, x22, [sp, #32]
  410674:	ldp	x23, x24, [sp, #48]
  410678:	ldp	x29, x30, [sp], #80
  41067c:	ret
  410680:	stp	xzr, xzr, [x0, #8]
  410684:	str	x0, [x19, #96]
  410688:	str	x0, [x19, #104]
  41068c:	b	410590 <ferror@plt+0xc600>
  410690:	stp	xzr, xzr, [x0, #8]
  410694:	str	x0, [x19, #96]
  410698:	str	x0, [x19, #104]
  41069c:	b	410618 <ferror@plt+0xc688>
  4106a0:	stp	xzr, x2, [x0, #8]
  4106a4:	str	x0, [x19, #96]
  4106a8:	b	410614 <ferror@plt+0xc684>
  4106ac:	stp	xzr, x2, [x0, #8]
  4106b0:	str	x0, [x19, #96]
  4106b4:	b	41058c <ferror@plt+0xc5fc>
  4106b8:	ldr	x0, [x21, #88]
  4106bc:	ldr	x20, [x0]
  4106c0:	cbz	x20, 410648 <ferror@plt+0xc6b8>
  4106c4:	nop
  4106c8:	ldr	x0, [x20]
  4106cc:	mov	x1, x19
  4106d0:	mov	w2, #0x0                   	// #0
  4106d4:	bl	4104a0 <ferror@plt+0xc510>
  4106d8:	ldr	x20, [x20, #8]
  4106dc:	cbnz	x20, 4106c8 <ferror@plt+0xc738>
  4106e0:	cbnz	w22, 41064c <ferror@plt+0xc6bc>
  4106e4:	b	410668 <ferror@plt+0xc6d8>
  4106e8:	add	w0, w20, #0x1
  4106ec:	str	w0, [x1, #68]
  4106f0:	b	410504 <ferror@plt+0xc574>
  4106f4:	cbnz	x23, 4104d8 <ferror@plt+0xc548>
  4106f8:	mov	x1, #0x0                   	// #0
  4106fc:	mov	x0, #0x0                   	// #0
  410700:	bl	40ccf0 <ferror@plt+0x8d60>
  410704:	str	x0, [x19, #72]
  410708:	mov	x24, #0x0                   	// #0
  41070c:	cbz	x23, 410728 <ferror@plt+0xc798>
  410710:	ldr	x23, [x23, #72]
  410714:	cbz	x23, 410728 <ferror@plt+0xc798>
  410718:	ldr	w1, [x23, #48]
  41071c:	ldr	x0, [x19, #72]
  410720:	bl	40dc88 <ferror@plt+0x9cf8>
  410724:	cbnz	x23, 410710 <ferror@plt+0xc780>
  410728:	cbz	x24, 410744 <ferror@plt+0xc7b4>
  41072c:	ldr	x24, [x24, #8]
  410730:	cbz	x24, 410504 <ferror@plt+0xc574>
  410734:	ldr	x0, [x24]
  410738:	ldr	x23, [x0]
  41073c:	cbnz	x23, 410718 <ferror@plt+0xc788>
  410740:	b	410504 <ferror@plt+0xc574>
  410744:	ldr	x24, [x19, #80]
  410748:	b	410730 <ferror@plt+0xc7a0>
  41074c:	nop
  410750:	stp	x29, x30, [sp, #-64]!
  410754:	mov	x29, sp
  410758:	stp	x19, x20, [sp, #16]
  41075c:	mov	x19, x1
  410760:	stp	x21, x22, [sp, #32]
  410764:	mov	x21, x0
  410768:	str	x23, [sp, #48]
  41076c:	mov	w23, w2
  410770:	cbz	w2, 410994 <ferror@plt+0xca04>
  410774:	ldr	w0, [x0, #44]
  410778:	tbz	w0, #0, 410868 <ferror@plt+0xc8d8>
  41077c:	ldp	x22, x20, [x21]
  410780:	and	w0, w0, #0xfffffffe
  410784:	stp	xzr, xzr, [x21]
  410788:	str	w0, [x21, #44]
  41078c:	cbz	x20, 4107b0 <ferror@plt+0xc820>
  410790:	mov	x0, x19
  410794:	bl	43b990 <ferror@plt+0x37a00>
  410798:	ldr	x1, [x20, #8]
  41079c:	mov	x0, x22
  4107a0:	blr	x1
  4107a4:	mov	x0, x19
  4107a8:	bl	43b8c0 <ferror@plt+0x37930>
  4107ac:	ldr	w0, [x21, #44]
  4107b0:	tbz	w0, #6, 41087c <ferror@plt+0xc8ec>
  4107b4:	nop
  4107b8:	ldr	x0, [x21, #88]
  4107bc:	ldr	x1, [x0]
  4107c0:	cbz	x1, 410810 <ferror@plt+0xc880>
  4107c4:	ldr	x20, [x1]
  4107c8:	mov	x1, x20
  4107cc:	ldr	x0, [x20, #88]
  4107d0:	ldr	x0, [x0, #8]
  4107d4:	ldr	x22, [x0, #88]
  4107d8:	ldr	x0, [x22]
  4107dc:	bl	427388 <ferror@plt+0x233f8>
  4107e0:	ldr	x3, [x20, #88]
  4107e4:	str	x0, [x22]
  4107e8:	mov	x1, x19
  4107ec:	mov	x0, x20
  4107f0:	mov	w2, #0x1                   	// #1
  4107f4:	str	xzr, [x3, #8]
  4107f8:	bl	410750 <ferror@plt+0xc7c0>
  4107fc:	mov	x0, x20
  410800:	mov	x1, x19
  410804:	mov	w2, #0x1                   	// #1
  410808:	bl	40fc70 <ferror@plt+0xbce0>
  41080c:	b	4107b8 <ferror@plt+0xc828>
  410810:	ldr	x0, [x0, #8]
  410814:	cbz	x0, 410854 <ferror@plt+0xc8c4>
  410818:	ldr	x20, [x0, #88]
  41081c:	mov	x1, x21
  410820:	ldr	x0, [x20]
  410824:	bl	427388 <ferror@plt+0x233f8>
  410828:	ldr	x3, [x21, #88]
  41082c:	str	x0, [x20]
  410830:	mov	x1, x19
  410834:	mov	x0, x21
  410838:	mov	w2, #0x1                   	// #1
  41083c:	str	xzr, [x3, #8]
  410840:	bl	410750 <ferror@plt+0xc7c0>
  410844:	mov	x1, x19
  410848:	mov	x0, x21
  41084c:	mov	w2, #0x1                   	// #1
  410850:	bl	40fc70 <ferror@plt+0xbce0>
  410854:	mov	x0, x21
  410858:	mov	x1, x19
  41085c:	mov	w2, #0x1                   	// #1
  410860:	bl	40fc70 <ferror@plt+0xbce0>
  410864:	cbz	w23, 4109a4 <ferror@plt+0xca14>
  410868:	ldp	x19, x20, [sp, #16]
  41086c:	ldp	x21, x22, [sp, #32]
  410870:	ldr	x23, [sp, #48]
  410874:	ldp	x29, x30, [sp], #64
  410878:	ret
  41087c:	ldr	x20, [x21, #56]
  410880:	mov	w22, #0x1                   	// #1
  410884:	cbz	x20, 4108c8 <ferror@plt+0xc938>
  410888:	ldr	x1, [x19, #96]
  41088c:	mov	x2, #0x0                   	// #0
  410890:	ldr	x4, [x20]
  410894:	cbz	x1, 4108b4 <ferror@plt+0xc924>
  410898:	ldr	x3, [x1]
  41089c:	ldr	x0, [x1, #16]
  4108a0:	cmp	x4, x3
  4108a4:	b.eq	410958 <ferror@plt+0xc9c8>  // b.none
  4108a8:	mov	x2, x1
  4108ac:	mov	x1, x0
  4108b0:	cbnz	x1, 410898 <ferror@plt+0xc908>
  4108b4:	ldr	x0, [x19, #136]
  4108b8:	str	w22, [x19, #152]
  4108bc:	bl	43a970 <ferror@plt+0x369e0>
  4108c0:	ldr	x20, [x20, #8]
  4108c4:	cbnz	x20, 410888 <ferror@plt+0xc8f8>
  4108c8:	ldr	x0, [x21, #88]
  4108cc:	mov	w22, #0x1                   	// #1
  4108d0:	ldr	x20, [x0, #24]
  4108d4:	cbz	x20, 4107bc <ferror@plt+0xc82c>
  4108d8:	ldr	x1, [x19, #96]
  4108dc:	mov	x2, #0x0                   	// #0
  4108e0:	ldr	x4, [x20]
  4108e4:	cbz	x1, 410904 <ferror@plt+0xc974>
  4108e8:	ldr	x3, [x1]
  4108ec:	ldr	x0, [x1, #16]
  4108f0:	cmp	x4, x3
  4108f4:	b.eq	41091c <ferror@plt+0xc98c>  // b.none
  4108f8:	mov	x2, x1
  4108fc:	mov	x1, x0
  410900:	cbnz	x1, 4108e8 <ferror@plt+0xc958>
  410904:	ldr	x0, [x19, #136]
  410908:	str	w22, [x19, #152]
  41090c:	bl	43a970 <ferror@plt+0x369e0>
  410910:	ldr	x20, [x20, #8]
  410914:	cbnz	x20, 4108d8 <ferror@plt+0xc948>
  410918:	b	4107b8 <ferror@plt+0xc828>
  41091c:	cbz	x2, 4109cc <ferror@plt+0xca3c>
  410920:	str	x0, [x2, #16]
  410924:	cbz	x0, 4109d4 <ferror@plt+0xca44>
  410928:	str	x2, [x0, #8]
  41092c:	mov	x0, #0x20                  	// #32
  410930:	bl	426730 <ferror@plt+0x227a0>
  410934:	ldr	w0, [x19, #112]
  410938:	str	w22, [x19, #152]
  41093c:	sub	w0, w0, #0x1
  410940:	str	w0, [x19, #112]
  410944:	ldr	x0, [x19, #136]
  410948:	bl	43a970 <ferror@plt+0x369e0>
  41094c:	ldr	x20, [x20, #8]
  410950:	cbnz	x20, 4108d8 <ferror@plt+0xc948>
  410954:	b	4107b8 <ferror@plt+0xc828>
  410958:	cbz	x2, 4109bc <ferror@plt+0xca2c>
  41095c:	str	x0, [x2, #16]
  410960:	cbz	x0, 4109c4 <ferror@plt+0xca34>
  410964:	str	x2, [x0, #8]
  410968:	mov	x0, #0x20                  	// #32
  41096c:	bl	426730 <ferror@plt+0x227a0>
  410970:	ldr	w0, [x19, #112]
  410974:	str	w22, [x19, #152]
  410978:	sub	w0, w0, #0x1
  41097c:	str	w0, [x19, #112]
  410980:	ldr	x0, [x19, #136]
  410984:	bl	43a970 <ferror@plt+0x369e0>
  410988:	ldr	x20, [x20, #8]
  41098c:	cbnz	x20, 410888 <ferror@plt+0xc8f8>
  410990:	b	4108c8 <ferror@plt+0xc938>
  410994:	mov	x0, x1
  410998:	bl	43b8c0 <ferror@plt+0x37930>
  41099c:	ldr	w0, [x21, #44]
  4109a0:	tbnz	w0, #0, 41077c <ferror@plt+0xc7ec>
  4109a4:	mov	x0, x19
  4109a8:	ldp	x19, x20, [sp, #16]
  4109ac:	ldp	x21, x22, [sp, #32]
  4109b0:	ldr	x23, [sp, #48]
  4109b4:	ldp	x29, x30, [sp], #64
  4109b8:	b	43b990 <ferror@plt+0x37a00>
  4109bc:	str	x0, [x19, #96]
  4109c0:	cbnz	x0, 410964 <ferror@plt+0xc9d4>
  4109c4:	str	x2, [x19, #104]
  4109c8:	b	410968 <ferror@plt+0xc9d8>
  4109cc:	str	x0, [x19, #96]
  4109d0:	cbnz	x0, 410928 <ferror@plt+0xc998>
  4109d4:	str	x2, [x19, #104]
  4109d8:	b	41092c <ferror@plt+0xc99c>
  4109dc:	nop
  4109e0:	stp	x29, x30, [sp, #-64]!
  4109e4:	mov	x29, sp
  4109e8:	stp	x19, x20, [sp, #16]
  4109ec:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4109f0:	add	x19, x19, #0xa70
  4109f4:	str	x23, [sp, #48]
  4109f8:	add	x23, x19, #0x238
  4109fc:	stp	x21, x22, [sp, #32]
  410a00:	mov	x21, x0
  410a04:	mov	x0, x23
  410a08:	bl	43b8c0 <ferror@plt+0x37930>
  410a0c:	mov	x20, #0x0                   	// #0
  410a10:	ldr	x0, [x19, #576]
  410a14:	mov	x1, x21
  410a18:	mov	x22, #0x0                   	// #0
  410a1c:	bl	427388 <ferror@plt+0x233f8>
  410a20:	mov	x1, x0
  410a24:	mov	x0, x23
  410a28:	str	x1, [x19, #576]
  410a2c:	bl	43b990 <ferror@plt+0x37a00>
  410a30:	mov	x0, x21
  410a34:	bl	43b8c0 <ferror@plt+0x37930>
  410a38:	cbz	x20, 410a88 <ferror@plt+0xcaf8>
  410a3c:	nop
  410a40:	ldr	x19, [x20, #72]
  410a44:	cbz	x19, 410a88 <ferror@plt+0xcaf8>
  410a48:	ldr	w0, [x20, #24]
  410a4c:	cmp	w0, #0x1
  410a50:	b.ls	410b5c <ferror@plt+0xcbcc>  // b.plast
  410a54:	sub	w0, w0, #0x1
  410a58:	str	w0, [x20, #24]
  410a5c:	mov	x20, x19
  410a60:	cbz	x19, 410aa8 <ferror@plt+0xcb18>
  410a64:	ldr	w1, [x19, #24]
  410a68:	mov	w2, #0x1                   	// #1
  410a6c:	str	xzr, [x19, #32]
  410a70:	mov	x0, x19
  410a74:	add	w1, w1, w2
  410a78:	str	w1, [x19, #24]
  410a7c:	mov	x1, x21
  410a80:	bl	410750 <ferror@plt+0xc7c0>
  410a84:	cbnz	x20, 410a40 <ferror@plt+0xcab0>
  410a88:	cbz	x22, 410b38 <ferror@plt+0xcba8>
  410a8c:	ldr	x22, [x22, #8]
  410a90:	cbz	x22, 410b40 <ferror@plt+0xcbb0>
  410a94:	ldr	x0, [x22]
  410a98:	ldr	x19, [x0]
  410a9c:	cbnz	x20, 410a48 <ferror@plt+0xcab8>
  410aa0:	mov	x20, x19
  410aa4:	cbnz	x19, 410a64 <ferror@plt+0xcad4>
  410aa8:	mov	x0, x21
  410aac:	bl	43b990 <ferror@plt+0x37a00>
  410ab0:	ldr	x19, [x21, #80]
  410ab4:	cbz	x19, 410ad0 <ferror@plt+0xcb40>
  410ab8:	ldr	x1, [x19]
  410abc:	mov	x0, #0x18                  	// #24
  410ac0:	bl	426730 <ferror@plt+0x227a0>
  410ac4:	ldr	x19, [x19, #8]
  410ac8:	cbnz	x19, 410ab8 <ferror@plt+0xcb28>
  410acc:	ldr	x19, [x21, #80]
  410ad0:	mov	x0, x19
  410ad4:	bl	40ed18 <ferror@plt+0xad88>
  410ad8:	ldr	x0, [x21, #72]
  410adc:	cbz	x0, 410ae4 <ferror@plt+0xcb54>
  410ae0:	bl	40d478 <ferror@plt+0x94e8>
  410ae4:	mov	x0, x21
  410ae8:	bl	43b898 <ferror@plt+0x37908>
  410aec:	ldr	x0, [x21, #56]
  410af0:	mov	w1, #0x1                   	// #1
  410af4:	bl	440720 <ferror@plt+0x3c790>
  410af8:	ldr	x0, [x21, #120]
  410afc:	bl	417d40 <ferror@plt+0x13db0>
  410b00:	ldr	x1, [x21, #96]
  410b04:	mov	x2, #0x10                  	// #16
  410b08:	mov	x0, #0x20                  	// #32
  410b0c:	bl	426a20 <ferror@plt+0x22a90>
  410b10:	ldr	x0, [x21, #136]
  410b14:	bl	43aa08 <ferror@plt+0x36a78>
  410b18:	add	x0, x21, #0x8
  410b1c:	bl	43c228 <ferror@plt+0x38298>
  410b20:	mov	x0, x21
  410b24:	ldp	x19, x20, [sp, #16]
  410b28:	ldp	x21, x22, [sp, #32]
  410b2c:	ldr	x23, [sp, #48]
  410b30:	ldp	x29, x30, [sp], #64
  410b34:	b	417d40 <ferror@plt+0x13db0>
  410b38:	ldr	x22, [x21, #80]
  410b3c:	cbnz	x22, 410a94 <ferror@plt+0xcb04>
  410b40:	cbz	x20, 410aa8 <ferror@plt+0xcb18>
  410b44:	ldr	w0, [x20, #24]
  410b48:	cmp	w0, #0x1
  410b4c:	b.ls	410b74 <ferror@plt+0xcbe4>  // b.plast
  410b50:	sub	w0, w0, #0x1
  410b54:	str	w0, [x20, #24]
  410b58:	b	410aa8 <ferror@plt+0xcb18>
  410b5c:	mov	x0, x20
  410b60:	mov	x1, x21
  410b64:	mov	x20, x19
  410b68:	mov	w2, #0x1                   	// #1
  410b6c:	bl	40fc70 <ferror@plt+0xbce0>
  410b70:	b	410a60 <ferror@plt+0xcad0>
  410b74:	mov	x0, x20
  410b78:	mov	x1, x21
  410b7c:	mov	w2, #0x1                   	// #1
  410b80:	bl	40fc70 <ferror@plt+0xbce0>
  410b84:	b	410aa8 <ferror@plt+0xcb18>
  410b88:	stp	x29, x30, [sp, #-64]!
  410b8c:	mov	x29, sp
  410b90:	stp	x19, x20, [sp, #16]
  410b94:	cbz	x1, 410c7c <ferror@plt+0xccec>
  410b98:	mov	x20, x0
  410b9c:	mov	x0, x2
  410ba0:	blr	x1
  410ba4:	mov	w19, w0
  410ba8:	cbnz	w0, 410bbc <ferror@plt+0xcc2c>
  410bac:	mov	w0, w19
  410bb0:	ldp	x19, x20, [sp, #16]
  410bb4:	ldp	x29, x30, [sp], #64
  410bb8:	ret
  410bbc:	stp	x21, x22, [sp, #32]
  410bc0:	ldr	x21, [x20, #32]
  410bc4:	cbz	x21, 410c9c <ferror@plt+0xcd0c>
  410bc8:	mov	x0, x21
  410bcc:	bl	43b8c0 <ferror@plt+0x37930>
  410bd0:	ldr	w0, [x21, #176]
  410bd4:	cbz	w0, 410c04 <ferror@plt+0xcc74>
  410bd8:	ldr	x22, [x21, #168]
  410bdc:	mov	x0, x21
  410be0:	bl	43b990 <ferror@plt+0x37a00>
  410be4:	mov	x1, x22
  410be8:	mov	x0, x20
  410bec:	bl	40ff20 <ferror@plt+0xbf90>
  410bf0:	mov	w0, w19
  410bf4:	ldp	x19, x20, [sp, #16]
  410bf8:	ldp	x21, x22, [sp, #32]
  410bfc:	ldp	x29, x30, [sp], #64
  410c00:	ret
  410c04:	add	x1, sp, #0x30
  410c08:	mov	w0, #0x1                   	// #1
  410c0c:	bl	403650 <clock_gettime@plt>
  410c10:	mov	x0, #0x5fff                	// #24575
  410c14:	mov	x1, #0xbffe                	// #49150
  410c18:	ldr	x22, [sp, #48]
  410c1c:	movk	x0, #0x758a, lsl #16
  410c20:	movk	x0, #0x20ce, lsl #32
  410c24:	movk	x1, #0xeb14, lsl #16
  410c28:	movk	x0, #0x461, lsl #48
  410c2c:	movk	x1, #0x419c, lsl #32
  410c30:	add	x0, x22, x0
  410c34:	movk	x1, #0x8c2, lsl #48
  410c38:	cmp	x0, x1
  410c3c:	b.hi	410cc4 <ferror@plt+0xcd34>  // b.pmore
  410c40:	mov	x0, #0xf7cf                	// #63439
  410c44:	mov	x2, #0x4240                	// #16960
  410c48:	movk	x0, #0xe353, lsl #16
  410c4c:	movk	x2, #0xf, lsl #16
  410c50:	ldr	x1, [sp, #56]
  410c54:	movk	x0, #0x9ba5, lsl #32
  410c58:	movk	x0, #0x20c4, lsl #48
  410c5c:	mov	w3, #0x1                   	// #1
  410c60:	str	w3, [x21, #176]
  410c64:	smulh	x0, x1, x0
  410c68:	asr	x0, x0, #7
  410c6c:	sub	x0, x0, x1, asr #63
  410c70:	madd	x22, x22, x2, x0
  410c74:	str	x22, [x21, #168]
  410c78:	b	410bdc <ferror@plt+0xcc4c>
  410c7c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  410c80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  410c84:	add	x2, x2, #0xe80
  410c88:	add	x0, x0, #0xf78
  410c8c:	mov	w1, #0x10                  	// #16
  410c90:	mov	w19, #0x0                   	// #0
  410c94:	bl	4199b8 <ferror@plt+0x15a28>
  410c98:	b	410bac <ferror@plt+0xcc1c>
  410c9c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  410ca0:	add	x1, x1, #0x5c0
  410ca4:	add	x1, x1, #0x88
  410ca8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  410cac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  410cb0:	add	x2, x2, #0xed8
  410cb4:	add	x0, x0, #0xf78
  410cb8:	mov	x22, #0x0                   	// #0
  410cbc:	bl	419d28 <ferror@plt+0x15d98>
  410cc0:	b	410be4 <ferror@plt+0xcc54>
  410cc4:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  410cc8:	add	x3, x3, #0x5c0
  410ccc:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  410cd0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  410cd4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  410cd8:	add	x3, x3, #0xa0
  410cdc:	add	x4, x4, #0xef0
  410ce0:	add	x1, x1, #0xd60
  410ce4:	add	x0, x0, #0xf78
  410ce8:	mov	w2, #0xa0c                 	// #2572
  410cec:	bl	430e98 <ferror@plt+0x2cf08>
  410cf0:	stp	x29, x30, [sp, #-64]!
  410cf4:	mov	x29, sp
  410cf8:	stp	x21, x22, [sp, #32]
  410cfc:	mov	x21, x0
  410d00:	ldr	x0, [x0, #88]
  410d04:	stp	x19, x20, [sp, #16]
  410d08:	mov	x19, x1
  410d0c:	mov	w20, w2
  410d10:	ldr	x1, [x0, #8]
  410d14:	cbz	x1, 410d50 <ferror@plt+0xcdc0>
  410d18:	ldr	w1, [x1, #40]
  410d1c:	cmp	w1, w2
  410d20:	b.eq	410d50 <ferror@plt+0xcdc0>  // b.none
  410d24:	ldp	x19, x20, [sp, #16]
  410d28:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  410d2c:	ldp	x21, x22, [sp, #32]
  410d30:	add	x1, x1, #0x5c0
  410d34:	ldp	x29, x30, [sp], #64
  410d38:	add	x1, x1, #0xb8
  410d3c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  410d40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  410d44:	add	x2, x2, #0xf60
  410d48:	add	x0, x0, #0xf78
  410d4c:	b	419d28 <ferror@plt+0x15d98>
  410d50:	cbz	x19, 410f14 <ferror@plt+0xcf84>
  410d54:	ldr	x1, [x21, #32]
  410d58:	mov	x0, x21
  410d5c:	bl	40fb78 <ferror@plt+0xbbe8>
  410d60:	str	w20, [x21, #40]
  410d64:	ldr	x1, [x21, #32]
  410d68:	mov	x0, x21
  410d6c:	bl	40fa20 <ferror@plt+0xba90>
  410d70:	ldr	w0, [x21, #44]
  410d74:	tbnz	w0, #6, 410ff0 <ferror@plt+0xd060>
  410d78:	ldr	x22, [x21, #56]
  410d7c:	stp	x23, x24, [sp, #48]
  410d80:	mov	w23, #0x1                   	// #1
  410d84:	cbz	x22, 410e34 <ferror@plt+0xcea4>
  410d88:	ldr	x1, [x19, #96]
  410d8c:	mov	x2, #0x0                   	// #0
  410d90:	ldr	x4, [x22]
  410d94:	cbz	x1, 410db4 <ferror@plt+0xce24>
  410d98:	ldr	x3, [x1]
  410d9c:	ldr	x0, [x1, #16]
  410da0:	cmp	x4, x3
  410da4:	b.eq	410f68 <ferror@plt+0xcfd8>  // b.none
  410da8:	mov	x2, x1
  410dac:	mov	x1, x0
  410db0:	cbnz	x1, 410d98 <ferror@plt+0xce08>
  410db4:	ldr	x0, [x19, #136]
  410db8:	str	w23, [x19, #152]
  410dbc:	bl	43a970 <ferror@plt+0x369e0>
  410dc0:	ldr	x24, [x22]
  410dc4:	mov	x0, #0x20                  	// #32
  410dc8:	bl	426140 <ferror@plt+0x221b0>
  410dcc:	ldr	x1, [x19, #104]
  410dd0:	strh	wzr, [x24, #6]
  410dd4:	str	x24, [x0]
  410dd8:	mov	x2, #0x0                   	// #0
  410ddc:	str	w20, [x0, #24]
  410de0:	cbnz	x1, 410df8 <ferror@plt+0xce68>
  410de4:	b	410f48 <ferror@plt+0xcfb8>
  410de8:	ldr	x3, [x1, #8]
  410dec:	mov	x2, x1
  410df0:	mov	x1, x3
  410df4:	cbz	x3, 410fb8 <ferror@plt+0xd028>
  410df8:	ldr	w3, [x1, #24]
  410dfc:	cmp	w20, w3
  410e00:	b.lt	410de8 <ferror@plt+0xce58>  // b.tstop
  410e04:	str	x0, [x1, #16]
  410e08:	stp	x1, x2, [x0, #8]
  410e0c:	cbz	x2, 410f50 <ferror@plt+0xcfc0>
  410e10:	str	x0, [x2, #8]
  410e14:	ldr	w1, [x19, #112]
  410e18:	ldr	x0, [x19, #136]
  410e1c:	add	w1, w1, #0x1
  410e20:	str	w1, [x19, #112]
  410e24:	str	w23, [x19, #152]
  410e28:	bl	43a970 <ferror@plt+0x369e0>
  410e2c:	ldr	x22, [x22, #8]
  410e30:	cbnz	x22, 410d88 <ferror@plt+0xcdf8>
  410e34:	ldr	x0, [x21, #88]
  410e38:	mov	w23, #0x1                   	// #1
  410e3c:	ldr	x22, [x0, #24]
  410e40:	cbz	x22, 410ef8 <ferror@plt+0xcf68>
  410e44:	nop
  410e48:	ldr	x1, [x19, #96]
  410e4c:	mov	x2, #0x0                   	// #0
  410e50:	ldr	x4, [x22]
  410e54:	cbz	x1, 410e74 <ferror@plt+0xcee4>
  410e58:	ldr	x3, [x1]
  410e5c:	ldr	x0, [x1, #16]
  410e60:	cmp	x4, x3
  410e64:	b.eq	410f90 <ferror@plt+0xd000>  // b.none
  410e68:	mov	x2, x1
  410e6c:	mov	x1, x0
  410e70:	cbnz	x1, 410e58 <ferror@plt+0xcec8>
  410e74:	ldr	x0, [x19, #136]
  410e78:	str	w23, [x19, #152]
  410e7c:	bl	43a970 <ferror@plt+0x369e0>
  410e80:	ldr	x24, [x22]
  410e84:	mov	x0, #0x20                  	// #32
  410e88:	bl	426140 <ferror@plt+0x221b0>
  410e8c:	ldr	x1, [x19, #104]
  410e90:	strh	wzr, [x24, #6]
  410e94:	str	x24, [x0]
  410e98:	mov	x2, #0x0                   	// #0
  410e9c:	str	w20, [x0, #24]
  410ea0:	cbnz	x1, 410eb8 <ferror@plt+0xcf28>
  410ea4:	b	410f58 <ferror@plt+0xcfc8>
  410ea8:	ldr	x3, [x1, #8]
  410eac:	mov	x2, x1
  410eb0:	mov	x1, x3
  410eb4:	cbz	x3, 410fc4 <ferror@plt+0xd034>
  410eb8:	ldr	w3, [x1, #24]
  410ebc:	cmp	w20, w3
  410ec0:	b.lt	410ea8 <ferror@plt+0xcf18>  // b.tstop
  410ec4:	str	x0, [x1, #16]
  410ec8:	stp	x1, x2, [x0, #8]
  410ecc:	cbz	x2, 410f60 <ferror@plt+0xcfd0>
  410ed0:	str	x0, [x2, #8]
  410ed4:	ldr	w1, [x19, #112]
  410ed8:	ldr	x0, [x19, #136]
  410edc:	add	w1, w1, #0x1
  410ee0:	str	w1, [x19, #112]
  410ee4:	str	w23, [x19, #152]
  410ee8:	bl	43a970 <ferror@plt+0x369e0>
  410eec:	ldr	x22, [x22, #8]
  410ef0:	cbnz	x22, 410e48 <ferror@plt+0xceb8>
  410ef4:	ldr	x0, [x21, #88]
  410ef8:	ldr	x21, [x0]
  410efc:	ldp	x23, x24, [sp, #48]
  410f00:	cbnz	x21, 410f20 <ferror@plt+0xcf90>
  410f04:	ldp	x19, x20, [sp, #16]
  410f08:	ldp	x21, x22, [sp, #32]
  410f0c:	ldp	x29, x30, [sp], #64
  410f10:	ret
  410f14:	str	w20, [x21, #40]
  410f18:	ldr	x21, [x0]
  410f1c:	cbz	x21, 410f04 <ferror@plt+0xcf74>
  410f20:	ldr	x0, [x21]
  410f24:	mov	w2, w20
  410f28:	mov	x1, x19
  410f2c:	bl	410cf0 <ferror@plt+0xcd60>
  410f30:	ldr	x21, [x21, #8]
  410f34:	cbnz	x21, 410f20 <ferror@plt+0xcf90>
  410f38:	ldp	x19, x20, [sp, #16]
  410f3c:	ldp	x21, x22, [sp, #32]
  410f40:	ldp	x29, x30, [sp], #64
  410f44:	ret
  410f48:	stp	xzr, xzr, [x0, #8]
  410f4c:	str	x0, [x19, #96]
  410f50:	str	x0, [x19, #104]
  410f54:	b	410e14 <ferror@plt+0xce84>
  410f58:	stp	xzr, xzr, [x0, #8]
  410f5c:	str	x0, [x19, #96]
  410f60:	str	x0, [x19, #104]
  410f64:	b	410ed4 <ferror@plt+0xcf44>
  410f68:	cbz	x2, 410fe8 <ferror@plt+0xd058>
  410f6c:	str	x0, [x2, #16]
  410f70:	cbz	x0, 410fd0 <ferror@plt+0xd040>
  410f74:	str	x2, [x0, #8]
  410f78:	mov	x0, #0x20                  	// #32
  410f7c:	bl	426730 <ferror@plt+0x227a0>
  410f80:	ldr	w0, [x19, #112]
  410f84:	sub	w0, w0, #0x1
  410f88:	str	w0, [x19, #112]
  410f8c:	b	410db4 <ferror@plt+0xce24>
  410f90:	cbz	x2, 410fd8 <ferror@plt+0xd048>
  410f94:	str	x0, [x2, #16]
  410f98:	cbz	x0, 410fe0 <ferror@plt+0xd050>
  410f9c:	str	x2, [x0, #8]
  410fa0:	mov	x0, #0x20                  	// #32
  410fa4:	bl	426730 <ferror@plt+0x227a0>
  410fa8:	ldr	w0, [x19, #112]
  410fac:	sub	w0, w0, #0x1
  410fb0:	str	w0, [x19, #112]
  410fb4:	b	410e74 <ferror@plt+0xcee4>
  410fb8:	stp	xzr, x2, [x0, #8]
  410fbc:	str	x0, [x19, #96]
  410fc0:	b	410e10 <ferror@plt+0xce80>
  410fc4:	stp	xzr, x2, [x0, #8]
  410fc8:	str	x0, [x19, #96]
  410fcc:	b	410ed0 <ferror@plt+0xcf40>
  410fd0:	str	x2, [x19, #104]
  410fd4:	b	410f78 <ferror@plt+0xcfe8>
  410fd8:	str	x0, [x19, #96]
  410fdc:	cbnz	x0, 410f9c <ferror@plt+0xd00c>
  410fe0:	str	x2, [x19, #104]
  410fe4:	b	410fa0 <ferror@plt+0xd010>
  410fe8:	str	x0, [x19, #96]
  410fec:	b	410f70 <ferror@plt+0xcfe0>
  410ff0:	ldr	x0, [x21, #88]
  410ff4:	b	410f18 <ferror@plt+0xcf88>
  410ff8:	stp	x29, x30, [sp, #-32]!
  410ffc:	mov	x29, sp
  411000:	str	x19, [sp, #16]
  411004:	mov	x19, x0
  411008:	cbz	x0, 411078 <ferror@plt+0xd0e8>
  41100c:	dmb	ish
  411010:	ldr	w0, [x0, #48]
  411014:	cmp	w0, #0x0
  411018:	b.le	411044 <ferror@plt+0xd0b4>
  41101c:	add	x0, x19, #0x30
  411020:	ldxr	w1, [x0]
  411024:	add	w1, w1, #0x1
  411028:	stlxr	w2, w1, [x0]
  41102c:	cbnz	w2, 411020 <ferror@plt+0xd090>
  411030:	mov	x0, x19
  411034:	dmb	ish
  411038:	ldr	x19, [sp, #16]
  41103c:	ldp	x29, x30, [sp], #32
  411040:	ret
  411044:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411048:	add	x1, x1, #0x5c0
  41104c:	add	x1, x1, #0xd8
  411050:	mov	x19, #0x0                   	// #0
  411054:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411058:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41105c:	add	x2, x2, #0xfc0
  411060:	add	x0, x0, #0xf78
  411064:	bl	419d28 <ferror@plt+0x15d98>
  411068:	mov	x0, x19
  41106c:	ldr	x19, [sp, #16]
  411070:	ldp	x29, x30, [sp], #32
  411074:	ret
  411078:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41107c:	add	x1, x1, #0x5c0
  411080:	add	x1, x1, #0xd8
  411084:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411088:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41108c:	add	x2, x2, #0xee0
  411090:	add	x0, x0, #0xf78
  411094:	bl	419d28 <ferror@plt+0x15d98>
  411098:	mov	x0, x19
  41109c:	ldr	x19, [sp, #16]
  4110a0:	ldp	x29, x30, [sp], #32
  4110a4:	ret
  4110a8:	cbz	x0, 411100 <ferror@plt+0xd170>
  4110ac:	dmb	ish
  4110b0:	ldr	w2, [x0, #48]
  4110b4:	add	x1, x0, #0x30
  4110b8:	cmp	w2, #0x0
  4110bc:	b.le	4110e0 <ferror@plt+0xd150>
  4110c0:	ldxr	w2, [x1]
  4110c4:	sub	w3, w2, #0x1
  4110c8:	stlxr	w4, w3, [x1]
  4110cc:	cbnz	w4, 4110c0 <ferror@plt+0xd130>
  4110d0:	dmb	ish
  4110d4:	cmp	w2, #0x1
  4110d8:	b.eq	411120 <ferror@plt+0xd190>  // b.none
  4110dc:	ret
  4110e0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4110e4:	add	x1, x1, #0x5c0
  4110e8:	add	x1, x1, #0xf0
  4110ec:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4110f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4110f4:	add	x2, x2, #0xfc0
  4110f8:	add	x0, x0, #0xf78
  4110fc:	b	419d28 <ferror@plt+0x15d98>
  411100:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411104:	add	x1, x1, #0x5c0
  411108:	add	x1, x1, #0xf0
  41110c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411110:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411114:	add	x2, x2, #0xee0
  411118:	add	x0, x0, #0xf78
  41111c:	b	419d28 <ferror@plt+0x15d98>
  411120:	b	4109e0 <ferror@plt+0xca50>
  411124:	nop
  411128:	stp	x29, x30, [sp, #-48]!
  41112c:	mov	x29, sp
  411130:	stp	x19, x20, [sp, #16]
  411134:	str	x21, [sp, #32]
  411138:	dmb	ish
  41113c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  411140:	add	x20, x20, #0xa70
  411144:	ldr	x0, [x20, #584]
  411148:	cbz	x0, 411268 <ferror@plt+0xd2d8>
  41114c:	mov	x0, #0xb8                  	// #184
  411150:	bl	417c60 <ferror@plt+0x13cd0>
  411154:	mov	x19, x0
  411158:	bl	43b820 <ferror@plt+0x37890>
  41115c:	add	x0, x19, #0x8
  411160:	bl	43c1b0 <ferror@plt+0x38220>
  411164:	adrp	x0, 421000 <ferror@plt+0x1d070>
  411168:	add	x0, x0, #0x818
  41116c:	mov	w1, #0x1                   	// #1
  411170:	str	xzr, [x19, #24]
  411174:	str	xzr, [x19, #40]
  411178:	add	x21, x19, #0x90
  41117c:	str	w1, [x19, #48]
  411180:	str	w1, [x19, #68]
  411184:	str	xzr, [x19, #80]
  411188:	str	xzr, [x19, #120]
  41118c:	str	wzr, [x19, #128]
  411190:	str	x0, [x19, #160]
  411194:	bl	440360 <ferror@plt+0x3c3d0>
  411198:	str	x0, [x19, #56]
  41119c:	str	wzr, [x19, #176]
  4111a0:	bl	43a848 <ferror@plt+0x368b8>
  4111a4:	str	x0, [x19, #136]
  4111a8:	mov	x1, x21
  4111ac:	bl	43a920 <ferror@plt+0x36990>
  4111b0:	mov	x0, #0x20                  	// #32
  4111b4:	bl	426140 <ferror@plt+0x221b0>
  4111b8:	str	x21, [x0]
  4111bc:	ldr	x2, [x19, #104]
  4111c0:	str	wzr, [x0, #24]
  4111c4:	strh	wzr, [x19, #150]
  4111c8:	mov	x3, #0x0                   	// #0
  4111cc:	cbnz	x2, 4111e4 <ferror@plt+0xd254>
  4111d0:	b	411258 <ferror@plt+0xd2c8>
  4111d4:	ldr	x1, [x2, #8]
  4111d8:	mov	x3, x2
  4111dc:	mov	x2, x1
  4111e0:	cbz	x1, 411288 <ferror@plt+0xd2f8>
  4111e4:	ldr	w1, [x2, #24]
  4111e8:	cmp	w1, #0x0
  4111ec:	b.gt	4111d4 <ferror@plt+0xd244>
  4111f0:	str	x0, [x2, #16]
  4111f4:	stp	x2, x3, [x0, #8]
  4111f8:	cbz	x3, 411260 <ferror@plt+0xd2d0>
  4111fc:	str	x0, [x3, #8]
  411200:	ldr	w1, [x19, #112]
  411204:	mov	w2, #0x1                   	// #1
  411208:	ldr	x0, [x19, #136]
  41120c:	add	w1, w1, w2
  411210:	str	w1, [x19, #112]
  411214:	add	x21, x20, #0x238
  411218:	str	w2, [x19, #152]
  41121c:	bl	43a970 <ferror@plt+0x369e0>
  411220:	mov	x0, x21
  411224:	bl	43b8c0 <ferror@plt+0x37930>
  411228:	ldr	x0, [x20, #576]
  41122c:	mov	x1, x19
  411230:	bl	427100 <ferror@plt+0x23170>
  411234:	mov	x1, x0
  411238:	mov	x0, x21
  41123c:	str	x1, [x20, #576]
  411240:	bl	43b990 <ferror@plt+0x37a00>
  411244:	mov	x0, x19
  411248:	ldp	x19, x20, [sp, #16]
  41124c:	ldr	x21, [sp, #32]
  411250:	ldp	x29, x30, [sp], #48
  411254:	ret
  411258:	stp	xzr, xzr, [x0, #8]
  41125c:	str	x0, [x19, #96]
  411260:	str	x0, [x19, #104]
  411264:	b	411200 <ferror@plt+0xd270>
  411268:	add	x19, x20, #0x248
  41126c:	mov	x0, x19
  411270:	bl	431de8 <ferror@plt+0x2de58>
  411274:	cbz	w0, 41114c <ferror@plt+0xd1bc>
  411278:	mov	x0, x19
  41127c:	mov	x1, #0x1                   	// #1
  411280:	bl	431e88 <ferror@plt+0x2def8>
  411284:	b	41114c <ferror@plt+0xd1bc>
  411288:	stp	xzr, x3, [x0, #8]
  41128c:	str	x0, [x19, #96]
  411290:	b	4111fc <ferror@plt+0xd26c>
  411294:	nop
  411298:	stp	x29, x30, [sp, #-32]!
  41129c:	mov	x29, sp
  4112a0:	str	x19, [sp, #16]
  4112a4:	mov	w19, w0
  4112a8:	bl	411128 <ferror@plt+0xd198>
  4112ac:	str	w19, [x0, #68]
  4112b0:	ldr	x19, [sp, #16]
  4112b4:	ldp	x29, x30, [sp], #32
  4112b8:	ret
  4112bc:	nop
  4112c0:	stp	x29, x30, [sp, #-64]!
  4112c4:	mov	x29, sp
  4112c8:	stp	x19, x20, [sp, #16]
  4112cc:	mov	x19, x0
  4112d0:	stp	x21, x22, [sp, #32]
  4112d4:	cbz	x0, 4113d8 <ferror@plt+0xd448>
  4112d8:	bl	43b8c0 <ferror@plt+0x37930>
  4112dc:	mov	x21, x19
  4112e0:	ldr	w0, [x19, #32]
  4112e4:	sub	w0, w0, #0x1
  4112e8:	str	w0, [x19, #32]
  4112ec:	cbnz	w0, 411358 <ferror@plt+0xd3c8>
  4112f0:	ldr	x1, [x19, #40]
  4112f4:	str	xzr, [x19, #24]
  4112f8:	mov	x20, x19
  4112fc:	cbz	x1, 411358 <ferror@plt+0xd3c8>
  411300:	ldr	x22, [x1]
  411304:	str	x23, [sp, #48]
  411308:	mov	x0, x1
  41130c:	ldr	x23, [x22, #8]
  411310:	bl	4274c8 <ferror@plt+0x23538>
  411314:	str	x0, [x20, #40]
  411318:	cmp	x21, x23
  41131c:	b.eq	4113cc <ferror@plt+0xd43c>  // b.none
  411320:	ldr	x0, [x22, #8]
  411324:	bl	43b8c0 <ferror@plt+0x37930>
  411328:	ldr	x0, [x22]
  41132c:	bl	43c3b8 <ferror@plt+0x38428>
  411330:	ldr	x0, [x22, #8]
  411334:	bl	43b990 <ferror@plt+0x37a00>
  411338:	mov	x0, x21
  41133c:	bl	43b990 <ferror@plt+0x37a00>
  411340:	ldr	x23, [sp, #48]
  411344:	cbnz	x19, 411360 <ferror@plt+0xd3d0>
  411348:	ldp	x19, x20, [sp, #16]
  41134c:	ldp	x21, x22, [sp, #32]
  411350:	ldp	x29, x30, [sp], #64
  411354:	ret
  411358:	mov	x0, x19
  41135c:	bl	43b990 <ferror@plt+0x37a00>
  411360:	dmb	ish
  411364:	ldr	w0, [x19, #48]
  411368:	cmp	w0, #0x0
  41136c:	b.le	4113a0 <ferror@plt+0xd410>
  411370:	add	x0, x19, #0x30
  411374:	ldxr	w1, [x0]
  411378:	sub	w2, w1, #0x1
  41137c:	stlxr	w3, w2, [x0]
  411380:	cbnz	w3, 411374 <ferror@plt+0xd3e4>
  411384:	dmb	ish
  411388:	cmp	w1, #0x1
  41138c:	b.eq	411438 <ferror@plt+0xd4a8>  // b.none
  411390:	ldp	x19, x20, [sp, #16]
  411394:	ldp	x21, x22, [sp, #32]
  411398:	ldp	x29, x30, [sp], #64
  41139c:	ret
  4113a0:	ldp	x19, x20, [sp, #16]
  4113a4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4113a8:	ldp	x21, x22, [sp, #32]
  4113ac:	add	x1, x1, #0x5c0
  4113b0:	ldp	x29, x30, [sp], #64
  4113b4:	add	x1, x1, #0xf0
  4113b8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4113bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4113c0:	add	x2, x2, #0xfc0
  4113c4:	add	x0, x0, #0xf78
  4113c8:	b	419d28 <ferror@plt+0x15d98>
  4113cc:	ldr	x0, [x22]
  4113d0:	bl	43c3b8 <ferror@plt+0x38428>
  4113d4:	b	411338 <ferror@plt+0xd3a8>
  4113d8:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4113dc:	add	x20, x20, #0xa70
  4113e0:	add	x0, x20, #0x250
  4113e4:	bl	43b8c0 <ferror@plt+0x37930>
  4113e8:	ldr	x0, [x20, #600]
  4113ec:	cbz	x0, 41144c <ferror@plt+0xd4bc>
  4113f0:	add	x0, x20, #0x250
  4113f4:	bl	43b990 <ferror@plt+0x37a00>
  4113f8:	ldr	x20, [x20, #600]
  4113fc:	mov	x0, x20
  411400:	bl	43b8c0 <ferror@plt+0x37930>
  411404:	ldr	w0, [x20, #32]
  411408:	mov	x21, x20
  41140c:	sub	w0, w0, #0x1
  411410:	str	w0, [x20, #32]
  411414:	cbnz	w0, 411424 <ferror@plt+0xd494>
  411418:	ldr	x1, [x20, #40]
  41141c:	str	xzr, [x20, #24]
  411420:	cbnz	x1, 411300 <ferror@plt+0xd370>
  411424:	mov	x0, x20
  411428:	ldp	x19, x20, [sp, #16]
  41142c:	ldp	x21, x22, [sp, #32]
  411430:	ldp	x29, x30, [sp], #64
  411434:	b	43b990 <ferror@plt+0x37a00>
  411438:	mov	x0, x19
  41143c:	ldp	x19, x20, [sp, #16]
  411440:	ldp	x21, x22, [sp, #32]
  411444:	ldp	x29, x30, [sp], #64
  411448:	b	4109e0 <ferror@plt+0xca50>
  41144c:	bl	411128 <ferror@plt+0xd198>
  411450:	str	x0, [x20, #600]
  411454:	b	4113f0 <ferror@plt+0xd460>
  411458:	stp	x29, x30, [sp, #-32]!
  41145c:	mov	x29, sp
  411460:	str	x19, [sp, #16]
  411464:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  411468:	add	x19, x19, #0xa70
  41146c:	add	x0, x19, #0x250
  411470:	bl	43b8c0 <ferror@plt+0x37930>
  411474:	ldr	x0, [x19, #600]
  411478:	cbz	x0, 411494 <ferror@plt+0xd504>
  41147c:	add	x0, x19, #0x250
  411480:	bl	43b990 <ferror@plt+0x37a00>
  411484:	ldr	x0, [x19, #600]
  411488:	ldr	x19, [sp, #16]
  41148c:	ldp	x29, x30, [sp], #32
  411490:	ret
  411494:	bl	411128 <ferror@plt+0xd198>
  411498:	str	x0, [x19, #600]
  41149c:	add	x0, x19, #0x250
  4114a0:	bl	43b990 <ferror@plt+0x37a00>
  4114a4:	ldr	x0, [x19, #600]
  4114a8:	ldr	x19, [sp, #16]
  4114ac:	ldp	x29, x30, [sp], #32
  4114b0:	ret
  4114b4:	nop
  4114b8:	stp	x29, x30, [sp, #-48]!
  4114bc:	mov	x29, sp
  4114c0:	stp	x19, x20, [sp, #16]
  4114c4:	mov	x19, x0
  4114c8:	mov	x20, x19
  4114cc:	str	x21, [sp, #32]
  4114d0:	bl	432408 <ferror@plt+0x2e478>
  4114d4:	mov	x21, x0
  4114d8:	cbz	x19, 41166c <ferror@plt+0xd6dc>
  4114dc:	mov	x0, x20
  4114e0:	bl	43b8c0 <ferror@plt+0x37930>
  4114e4:	ldr	x0, [x20, #24]
  4114e8:	cbz	x0, 411528 <ferror@plt+0xd598>
  4114ec:	cmp	x21, x0
  4114f0:	b.eq	4116a0 <ferror@plt+0xd710>  // b.none
  4114f4:	mov	x0, x20
  4114f8:	bl	43b990 <ferror@plt+0x37a00>
  4114fc:	ldp	x19, x20, [sp, #16]
  411500:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411504:	ldr	x21, [sp, #32]
  411508:	add	x1, x1, #0x5c0
  41150c:	ldp	x29, x30, [sp], #48
  411510:	add	x1, x1, #0x120
  411514:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411518:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41151c:	add	x2, x2, #0x10
  411520:	add	x0, x0, #0xf78
  411524:	b	419d28 <ferror@plt+0x15d98>
  411528:	ldr	w0, [x20, #32]
  41152c:	str	x21, [x20, #24]
  411530:	cbnz	w0, 41161c <ferror@plt+0xd68c>
  411534:	add	w0, w0, #0x1
  411538:	str	w0, [x20, #32]
  41153c:	mov	x0, x20
  411540:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  411544:	add	x20, x20, #0xa70
  411548:	bl	43b990 <ferror@plt+0x37a00>
  41154c:	add	x0, x20, #0x250
  411550:	bl	43b8c0 <ferror@plt+0x37930>
  411554:	ldr	x0, [x20, #600]
  411558:	cbz	x0, 411694 <ferror@plt+0xd704>
  41155c:	add	x0, x20, #0x250
  411560:	bl	43b990 <ferror@plt+0x37a00>
  411564:	ldr	x0, [x20, #600]
  411568:	cmp	x19, #0x0
  41156c:	ccmp	x0, x19, #0x4, ne  // ne = any
  411570:	b.ne	4115ac <ferror@plt+0xd61c>  // b.any
  411574:	mov	x19, #0x0                   	// #0
  411578:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  41157c:	add	x20, x20, #0x600
  411580:	add	x20, x20, #0x10
  411584:	mov	x0, x20
  411588:	bl	43c728 <ferror@plt+0x38798>
  41158c:	mov	x21, x0
  411590:	cbz	x0, 4115f0 <ferror@plt+0xd660>
  411594:	mov	x1, x19
  411598:	mov	x0, x21
  41159c:	ldp	x19, x20, [sp, #16]
  4115a0:	ldr	x21, [sp, #32]
  4115a4:	ldp	x29, x30, [sp], #48
  4115a8:	b	422580 <ferror@plt+0x1e5f0>
  4115ac:	dmb	ish
  4115b0:	ldr	w0, [x19, #48]
  4115b4:	cmp	w0, #0x0
  4115b8:	b.le	411648 <ferror@plt+0xd6b8>
  4115bc:	add	x0, x19, #0x30
  4115c0:	ldxr	w1, [x0]
  4115c4:	add	w1, w1, #0x1
  4115c8:	stlxr	w2, w1, [x0]
  4115cc:	cbnz	w2, 4115c0 <ferror@plt+0xd630>
  4115d0:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4115d4:	add	x20, x20, #0x600
  4115d8:	add	x20, x20, #0x10
  4115dc:	dmb	ish
  4115e0:	mov	x0, x20
  4115e4:	bl	43c728 <ferror@plt+0x38798>
  4115e8:	mov	x21, x0
  4115ec:	cbnz	x0, 411594 <ferror@plt+0xd604>
  4115f0:	bl	421ff0 <ferror@plt+0x1e060>
  4115f4:	mov	x21, x0
  4115f8:	mov	x1, x21
  4115fc:	mov	x0, x20
  411600:	bl	43c758 <ferror@plt+0x387c8>
  411604:	mov	x1, x19
  411608:	mov	x0, x21
  41160c:	ldp	x19, x20, [sp, #16]
  411610:	ldr	x21, [sp, #32]
  411614:	ldp	x29, x30, [sp], #48
  411618:	b	422580 <ferror@plt+0x1e5f0>
  41161c:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  411620:	add	x3, x3, #0x5c0
  411624:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  411628:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  41162c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411630:	add	x3, x3, #0x108
  411634:	add	x4, x4, #0xff0
  411638:	add	x1, x1, #0xd60
  41163c:	add	x0, x0, #0xf78
  411640:	mov	w2, #0xc3c                 	// #3132
  411644:	bl	430e98 <ferror@plt+0x2cf08>
  411648:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41164c:	add	x1, x1, #0x5c0
  411650:	add	x1, x1, #0xd8
  411654:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411658:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41165c:	add	x2, x2, #0xfc0
  411660:	add	x0, x0, #0xf78
  411664:	bl	419d28 <ferror@plt+0x15d98>
  411668:	b	411578 <ferror@plt+0xd5e8>
  41166c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  411670:	add	x20, x20, #0xa70
  411674:	add	x0, x20, #0x250
  411678:	bl	43b8c0 <ferror@plt+0x37930>
  41167c:	ldr	x0, [x20, #600]
  411680:	cbz	x0, 4116a8 <ferror@plt+0xd718>
  411684:	add	x0, x20, #0x250
  411688:	bl	43b990 <ferror@plt+0x37a00>
  41168c:	ldr	x20, [x20, #600]
  411690:	b	4114dc <ferror@plt+0xd54c>
  411694:	bl	411128 <ferror@plt+0xd198>
  411698:	str	x0, [x20, #600]
  41169c:	b	41155c <ferror@plt+0xd5cc>
  4116a0:	ldr	w0, [x20, #32]
  4116a4:	b	411534 <ferror@plt+0xd5a4>
  4116a8:	bl	411128 <ferror@plt+0xd198>
  4116ac:	str	x0, [x20, #600]
  4116b0:	b	411684 <ferror@plt+0xd6f4>
  4116b4:	nop
  4116b8:	stp	x29, x30, [sp, #-16]!
  4116bc:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4116c0:	add	x0, x0, #0x600
  4116c4:	mov	x29, sp
  4116c8:	add	x0, x0, #0x10
  4116cc:	bl	43c728 <ferror@plt+0x38798>
  4116d0:	cbz	x0, 4116dc <ferror@plt+0xd74c>
  4116d4:	ldp	x29, x30, [sp], #16
  4116d8:	b	4231e0 <ferror@plt+0x1f250>
  4116dc:	ldp	x29, x30, [sp], #16
  4116e0:	ret
  4116e4:	nop
  4116e8:	stp	x29, x30, [sp, #-32]!
  4116ec:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4116f0:	add	x0, x0, #0x600
  4116f4:	mov	x29, sp
  4116f8:	add	x0, x0, #0x10
  4116fc:	str	x19, [sp, #16]
  411700:	bl	43c728 <ferror@plt+0x38798>
  411704:	cbz	x0, 411780 <ferror@plt+0xd7f0>
  411708:	bl	4231e0 <ferror@plt+0x1f250>
  41170c:	mov	x19, x0
  411710:	cbz	x0, 411780 <ferror@plt+0xd7f0>
  411714:	dmb	ish
  411718:	ldr	w0, [x19, #48]
  41171c:	cmp	w0, #0x0
  411720:	b.le	41174c <ferror@plt+0xd7bc>
  411724:	add	x0, x19, #0x30
  411728:	ldxr	w1, [x0]
  41172c:	add	w1, w1, #0x1
  411730:	stlxr	w2, w1, [x0]
  411734:	cbnz	w2, 411728 <ferror@plt+0xd798>
  411738:	mov	x0, x19
  41173c:	dmb	ish
  411740:	ldr	x19, [sp, #16]
  411744:	ldp	x29, x30, [sp], #32
  411748:	ret
  41174c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411750:	add	x1, x1, #0x5c0
  411754:	add	x1, x1, #0xd8
  411758:	mov	x19, #0x0                   	// #0
  41175c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411760:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411764:	add	x2, x2, #0xfc0
  411768:	add	x0, x0, #0xf78
  41176c:	bl	419d28 <ferror@plt+0x15d98>
  411770:	mov	x0, x19
  411774:	ldr	x19, [sp, #16]
  411778:	ldp	x29, x30, [sp], #32
  41177c:	ret
  411780:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  411784:	add	x19, x19, #0xa70
  411788:	add	x0, x19, #0x250
  41178c:	bl	43b8c0 <ferror@plt+0x37930>
  411790:	ldr	x0, [x19, #600]
  411794:	cbz	x0, 4117d8 <ferror@plt+0xd848>
  411798:	add	x0, x19, #0x250
  41179c:	bl	43b990 <ferror@plt+0x37a00>
  4117a0:	ldr	x19, [x19, #600]
  4117a4:	cbnz	x19, 411714 <ferror@plt+0xd784>
  4117a8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4117ac:	add	x1, x1, #0x5c0
  4117b0:	add	x1, x1, #0xd8
  4117b4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4117b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4117bc:	add	x2, x2, #0xee0
  4117c0:	add	x0, x0, #0xf78
  4117c4:	bl	419d28 <ferror@plt+0x15d98>
  4117c8:	mov	x0, x19
  4117cc:	ldr	x19, [sp, #16]
  4117d0:	ldp	x29, x30, [sp], #32
  4117d4:	ret
  4117d8:	bl	411128 <ferror@plt+0xd198>
  4117dc:	str	x0, [x19, #600]
  4117e0:	b	411798 <ferror@plt+0xd808>
  4117e4:	nop
  4117e8:	stp	x29, x30, [sp, #-32]!
  4117ec:	mov	x29, sp
  4117f0:	stp	x19, x20, [sp, #16]
  4117f4:	cbz	x0, 41187c <ferror@plt+0xd8ec>
  4117f8:	cmp	w1, #0x5f
  4117fc:	b.ls	411848 <ferror@plt+0xd8b8>  // b.plast
  411800:	mov	x20, x0
  411804:	mov	w0, w1
  411808:	bl	417c60 <ferror@plt+0x13cd0>
  41180c:	mov	x19, x0
  411810:	mov	x0, #0x20                  	// #32
  411814:	bl	4266b0 <ferror@plt+0x22720>
  411818:	mov	w3, #0x1                   	// #1
  41181c:	mov	x1, #0x100000000           	// #4294967296
  411820:	mov	x2, #0xffffffffffffffff    	// #-1
  411824:	str	x20, [x19, #16]
  411828:	str	x2, [x0, #16]
  41182c:	str	w3, [x19, #24]
  411830:	str	x1, [x19, #40]
  411834:	str	x0, [x19, #88]
  411838:	mov	x0, x19
  41183c:	ldp	x19, x20, [sp, #16]
  411840:	ldp	x29, x30, [sp], #32
  411844:	ret
  411848:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41184c:	add	x1, x1, #0x5c0
  411850:	add	x1, x1, #0x148
  411854:	mov	x19, #0x0                   	// #0
  411858:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41185c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411860:	add	x2, x2, #0x40
  411864:	add	x0, x0, #0xf78
  411868:	bl	419d28 <ferror@plt+0x15d98>
  41186c:	mov	x0, x19
  411870:	ldp	x19, x20, [sp, #16]
  411874:	ldp	x29, x30, [sp], #32
  411878:	ret
  41187c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411880:	add	x1, x1, #0x5c0
  411884:	add	x1, x1, #0x148
  411888:	mov	x19, #0x0                   	// #0
  41188c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411890:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411894:	add	x2, x2, #0x28
  411898:	add	x0, x0, #0xf78
  41189c:	bl	419d28 <ferror@plt+0x15d98>
  4118a0:	mov	x0, x19
  4118a4:	ldp	x19, x20, [sp, #16]
  4118a8:	ldp	x29, x30, [sp], #32
  4118ac:	ret
  4118b0:	stp	x29, x30, [sp, #-48]!
  4118b4:	mov	x29, sp
  4118b8:	stp	x19, x20, [sp, #16]
  4118bc:	mov	x20, x0
  4118c0:	ldr	x0, [x0, #32]
  4118c4:	str	x21, [sp, #32]
  4118c8:	cbz	x0, 411904 <ferror@plt+0xd974>
  4118cc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4118d0:	add	x1, x1, #0x5c0
  4118d4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4118d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4118dc:	add	x1, x1, #0x158
  4118e0:	add	x2, x2, #0x60
  4118e4:	add	x0, x0, #0xf78
  4118e8:	mov	w21, #0x0                   	// #0
  4118ec:	bl	419d28 <ferror@plt+0x15d98>
  4118f0:	mov	w0, w21
  4118f4:	ldp	x19, x20, [sp, #16]
  4118f8:	ldr	x21, [sp, #32]
  4118fc:	ldp	x29, x30, [sp], #48
  411900:	ret
  411904:	ldr	w0, [x20, #44]
  411908:	and	w21, w0, #0x1
  41190c:	tbz	w0, #0, 411978 <ferror@plt+0xd9e8>
  411910:	mov	x19, x1
  411914:	cbz	x1, 411950 <ferror@plt+0xd9c0>
  411918:	mov	x0, x19
  41191c:	bl	43b8c0 <ferror@plt+0x37930>
  411920:	mov	x1, x19
  411924:	mov	w2, #0x1                   	// #1
  411928:	mov	x0, x20
  41192c:	bl	4104a0 <ferror@plt+0xc510>
  411930:	mov	w21, w0
  411934:	mov	x0, x19
  411938:	bl	43b990 <ferror@plt+0x37a00>
  41193c:	mov	w0, w21
  411940:	ldp	x19, x20, [sp, #16]
  411944:	ldr	x21, [sp, #32]
  411948:	ldp	x29, x30, [sp], #48
  41194c:	ret
  411950:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  411954:	add	x19, x19, #0xa70
  411958:	add	x0, x19, #0x250
  41195c:	bl	43b8c0 <ferror@plt+0x37930>
  411960:	ldr	x0, [x19, #600]
  411964:	cbz	x0, 41199c <ferror@plt+0xda0c>
  411968:	add	x0, x19, #0x250
  41196c:	bl	43b990 <ferror@plt+0x37a00>
  411970:	ldr	x19, [x19, #600]
  411974:	b	411918 <ferror@plt+0xd988>
  411978:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41197c:	add	x1, x1, #0x5c0
  411980:	add	x1, x1, #0x158
  411984:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411988:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41198c:	add	x2, x2, #0xe60
  411990:	add	x0, x0, #0xf78
  411994:	bl	419d28 <ferror@plt+0x15d98>
  411998:	b	4118f0 <ferror@plt+0xd960>
  41199c:	bl	411128 <ferror@plt+0xd198>
  4119a0:	str	x0, [x19, #600]
  4119a4:	b	411968 <ferror@plt+0xd9d8>
  4119a8:	mov	x2, x0
  4119ac:	cbz	x0, 4119d0 <ferror@plt+0xda40>
  4119b0:	ldr	x1, [x0, #32]
  4119b4:	cbz	x1, 4119c0 <ferror@plt+0xda30>
  4119b8:	mov	w2, #0x0                   	// #0
  4119bc:	b	410750 <ferror@plt+0xc7c0>
  4119c0:	ldr	w0, [x0, #44]
  4119c4:	and	w0, w0, #0xfffffffe
  4119c8:	str	w0, [x2, #44]
  4119cc:	ret
  4119d0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4119d4:	add	x1, x1, #0x5c0
  4119d8:	add	x1, x1, #0x168
  4119dc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4119e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4119e4:	add	x2, x2, #0xd80
  4119e8:	add	x0, x0, #0xf78
  4119ec:	b	419d28 <ferror@plt+0x15d98>
  4119f0:	stp	x29, x30, [sp, #-32]!
  4119f4:	mov	x29, sp
  4119f8:	str	x19, [sp, #16]
  4119fc:	cbz	x0, 411a2c <ferror@plt+0xda9c>
  411a00:	mov	x19, x0
  411a04:	ldr	x0, [x0, #32]
  411a08:	cbz	x0, 411a60 <ferror@plt+0xdad0>
  411a0c:	bl	43b8c0 <ferror@plt+0x37930>
  411a10:	ldr	x0, [x19, #32]
  411a14:	ldr	w19, [x19, #48]
  411a18:	bl	43b990 <ferror@plt+0x37a00>
  411a1c:	mov	w0, w19
  411a20:	ldr	x19, [sp, #16]
  411a24:	ldp	x29, x30, [sp], #32
  411a28:	ret
  411a2c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411a30:	add	x1, x1, #0x5c0
  411a34:	add	x1, x1, #0x180
  411a38:	mov	w19, #0x0                   	// #0
  411a3c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411a40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411a44:	add	x2, x2, #0xd80
  411a48:	add	x0, x0, #0xf78
  411a4c:	bl	419d28 <ferror@plt+0x15d98>
  411a50:	mov	w0, w19
  411a54:	ldr	x19, [sp, #16]
  411a58:	ldp	x29, x30, [sp], #32
  411a5c:	ret
  411a60:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411a64:	add	x1, x1, #0x5c0
  411a68:	add	x1, x1, #0x180
  411a6c:	mov	w19, #0x0                   	// #0
  411a70:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411a74:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411a78:	add	x2, x2, #0xed8
  411a7c:	add	x0, x0, #0xf78
  411a80:	bl	419d28 <ferror@plt+0x15d98>
  411a84:	mov	w0, w19
  411a88:	ldr	x19, [sp, #16]
  411a8c:	ldp	x29, x30, [sp], #32
  411a90:	ret
  411a94:	nop
  411a98:	stp	x29, x30, [sp, #-32]!
  411a9c:	mov	x29, sp
  411aa0:	str	x19, [sp, #16]
  411aa4:	ldr	x19, [x0, #32]
  411aa8:	cbz	x19, 411abc <ferror@plt+0xdb2c>
  411aac:	mov	x0, x19
  411ab0:	ldr	x19, [sp, #16]
  411ab4:	ldp	x29, x30, [sp], #32
  411ab8:	ret
  411abc:	ldr	w0, [x0, #44]
  411ac0:	tbnz	w0, #0, 411aac <ferror@plt+0xdb1c>
  411ac4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411ac8:	add	x1, x1, #0x5c0
  411acc:	add	x1, x1, #0x190
  411ad0:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411ad4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411ad8:	add	x2, x2, #0x78
  411adc:	add	x0, x0, #0xf78
  411ae0:	bl	419d28 <ferror@plt+0x15d98>
  411ae4:	mov	x0, x19
  411ae8:	ldr	x19, [sp, #16]
  411aec:	ldp	x29, x30, [sp], #32
  411af0:	ret
  411af4:	nop
  411af8:	cbz	x0, 411b78 <ferror@plt+0xdbe8>
  411afc:	stp	x29, x30, [sp, #-48]!
  411b00:	mov	x29, sp
  411b04:	stp	x19, x20, [sp, #16]
  411b08:	mov	x20, x1
  411b0c:	cbz	x1, 411b98 <ferror@plt+0xdc08>
  411b10:	mov	x19, x0
  411b14:	ldr	w0, [x0, #44]
  411b18:	tbz	w0, #0, 411c58 <ferror@plt+0xdcc8>
  411b1c:	str	x21, [sp, #32]
  411b20:	ldr	x21, [x19, #32]
  411b24:	cbz	x21, 411b5c <ferror@plt+0xdbcc>
  411b28:	mov	x0, x21
  411b2c:	bl	43b8c0 <ferror@plt+0x37930>
  411b30:	ldr	x0, [x19, #56]
  411b34:	mov	x1, x20
  411b38:	bl	427148 <ferror@plt+0x231b8>
  411b3c:	str	x0, [x19, #56]
  411b40:	ldr	w1, [x19, #44]
  411b44:	tbz	w1, #6, 411bc0 <ferror@plt+0xdc30>
  411b48:	mov	x0, x21
  411b4c:	ldp	x19, x20, [sp, #16]
  411b50:	ldr	x21, [sp, #32]
  411b54:	ldp	x29, x30, [sp], #48
  411b58:	b	43b990 <ferror@plt+0x37a00>
  411b5c:	ldr	x0, [x19, #56]
  411b60:	bl	427148 <ferror@plt+0x231b8>
  411b64:	ldr	x21, [sp, #32]
  411b68:	str	x0, [x19, #56]
  411b6c:	ldp	x19, x20, [sp, #16]
  411b70:	ldp	x29, x30, [sp], #48
  411b74:	ret
  411b78:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411b7c:	add	x1, x1, #0x5c0
  411b80:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411b84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411b88:	add	x1, x1, #0x1a8
  411b8c:	add	x2, x2, #0xd80
  411b90:	add	x0, x0, #0xf78
  411b94:	b	419d28 <ferror@plt+0x15d98>
  411b98:	ldp	x19, x20, [sp, #16]
  411b9c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411ba0:	ldp	x29, x30, [sp], #48
  411ba4:	add	x1, x1, #0x5c0
  411ba8:	add	x1, x1, #0x1a8
  411bac:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411bb0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411bb4:	add	x2, x2, #0xb0
  411bb8:	add	x0, x0, #0xf78
  411bbc:	b	419d28 <ferror@plt+0x15d98>
  411bc0:	ldr	w19, [x19, #40]
  411bc4:	mov	x0, #0x20                  	// #32
  411bc8:	bl	426140 <ferror@plt+0x221b0>
  411bcc:	strh	wzr, [x20, #6]
  411bd0:	ldr	x1, [x21, #104]
  411bd4:	str	x20, [x0]
  411bd8:	str	w19, [x0, #24]
  411bdc:	mov	x3, #0x0                   	// #0
  411be0:	cbnz	x1, 411bf8 <ferror@plt+0xdc68>
  411be4:	b	411c44 <ferror@plt+0xdcb4>
  411be8:	ldr	x2, [x1, #8]
  411bec:	mov	x3, x1
  411bf0:	mov	x1, x2
  411bf4:	cbz	x2, 411c80 <ferror@plt+0xdcf0>
  411bf8:	ldr	w2, [x1, #24]
  411bfc:	cmp	w19, w2
  411c00:	b.lt	411be8 <ferror@plt+0xdc58>  // b.tstop
  411c04:	str	x0, [x1, #16]
  411c08:	stp	x1, x3, [x0, #8]
  411c0c:	cbz	x3, 411c50 <ferror@plt+0xdcc0>
  411c10:	str	x0, [x3, #8]
  411c14:	ldr	w1, [x21, #112]
  411c18:	mov	w2, #0x1                   	// #1
  411c1c:	ldr	x0, [x21, #136]
  411c20:	add	w1, w1, w2
  411c24:	str	w1, [x21, #112]
  411c28:	str	w2, [x21, #152]
  411c2c:	bl	43a970 <ferror@plt+0x369e0>
  411c30:	mov	x0, x21
  411c34:	ldp	x19, x20, [sp, #16]
  411c38:	ldr	x21, [sp, #32]
  411c3c:	ldp	x29, x30, [sp], #48
  411c40:	b	43b990 <ferror@plt+0x37a00>
  411c44:	str	x0, [x21, #96]
  411c48:	stp	xzr, xzr, [x0, #8]
  411c4c:	nop
  411c50:	str	x0, [x21, #104]
  411c54:	b	411c14 <ferror@plt+0xdc84>
  411c58:	ldp	x19, x20, [sp, #16]
  411c5c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411c60:	ldp	x29, x30, [sp], #48
  411c64:	add	x1, x1, #0x5c0
  411c68:	add	x1, x1, #0x1a8
  411c6c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411c70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411c74:	add	x2, x2, #0xe60
  411c78:	add	x0, x0, #0xf78
  411c7c:	b	419d28 <ferror@plt+0x15d98>
  411c80:	str	x0, [x21, #96]
  411c84:	stp	xzr, x3, [x0, #8]
  411c88:	b	411c10 <ferror@plt+0xdc80>
  411c8c:	nop
  411c90:	cbz	x0, 411d10 <ferror@plt+0xdd80>
  411c94:	stp	x29, x30, [sp, #-48]!
  411c98:	mov	x29, sp
  411c9c:	stp	x19, x20, [sp, #16]
  411ca0:	mov	x20, x1
  411ca4:	cbz	x1, 411d30 <ferror@plt+0xdda0>
  411ca8:	mov	x19, x0
  411cac:	ldr	w0, [x0, #44]
  411cb0:	tbz	w0, #0, 411dc8 <ferror@plt+0xde38>
  411cb4:	str	x21, [sp, #32]
  411cb8:	ldr	x21, [x19, #32]
  411cbc:	cbz	x21, 411cf4 <ferror@plt+0xdd64>
  411cc0:	mov	x0, x21
  411cc4:	bl	43b8c0 <ferror@plt+0x37930>
  411cc8:	ldr	x0, [x19, #56]
  411ccc:	mov	x1, x20
  411cd0:	bl	427388 <ferror@plt+0x233f8>
  411cd4:	str	x0, [x19, #56]
  411cd8:	ldr	w1, [x19, #44]
  411cdc:	tbz	w1, #6, 411d58 <ferror@plt+0xddc8>
  411ce0:	mov	x0, x21
  411ce4:	ldp	x19, x20, [sp, #16]
  411ce8:	ldr	x21, [sp, #32]
  411cec:	ldp	x29, x30, [sp], #48
  411cf0:	b	43b990 <ferror@plt+0x37a00>
  411cf4:	ldr	x0, [x19, #56]
  411cf8:	bl	427388 <ferror@plt+0x233f8>
  411cfc:	ldr	x21, [sp, #32]
  411d00:	str	x0, [x19, #56]
  411d04:	ldp	x19, x20, [sp, #16]
  411d08:	ldp	x29, x30, [sp], #48
  411d0c:	ret
  411d10:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411d14:	add	x1, x1, #0x5c0
  411d18:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411d1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411d20:	add	x1, x1, #0x1c0
  411d24:	add	x2, x2, #0xd80
  411d28:	add	x0, x0, #0xf78
  411d2c:	b	419d28 <ferror@plt+0x15d98>
  411d30:	ldp	x19, x20, [sp, #16]
  411d34:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411d38:	ldp	x29, x30, [sp], #48
  411d3c:	add	x1, x1, #0x5c0
  411d40:	add	x1, x1, #0x1c0
  411d44:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411d48:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411d4c:	add	x2, x2, #0xb0
  411d50:	add	x0, x0, #0xf78
  411d54:	b	419d28 <ferror@plt+0x15d98>
  411d58:	ldr	x1, [x21, #96]
  411d5c:	mov	x3, #0x0                   	// #0
  411d60:	cbz	x1, 411da4 <ferror@plt+0xde14>
  411d64:	ldr	x2, [x1]
  411d68:	ldr	x0, [x1, #16]
  411d6c:	cmp	x20, x2
  411d70:	b.eq	411d80 <ferror@plt+0xddf0>  // b.none
  411d74:	mov	x3, x1
  411d78:	mov	x1, x0
  411d7c:	b	411d60 <ferror@plt+0xddd0>
  411d80:	cbz	x3, 411df0 <ferror@plt+0xde60>
  411d84:	str	x0, [x3, #16]
  411d88:	cbz	x0, 411df8 <ferror@plt+0xde68>
  411d8c:	str	x3, [x0, #8]
  411d90:	mov	x0, #0x20                  	// #32
  411d94:	bl	426730 <ferror@plt+0x227a0>
  411d98:	ldr	w0, [x21, #112]
  411d9c:	sub	w0, w0, #0x1
  411da0:	str	w0, [x21, #112]
  411da4:	ldr	x0, [x21, #136]
  411da8:	mov	w1, #0x1                   	// #1
  411dac:	str	w1, [x21, #152]
  411db0:	bl	43a970 <ferror@plt+0x369e0>
  411db4:	mov	x0, x21
  411db8:	ldp	x19, x20, [sp, #16]
  411dbc:	ldr	x21, [sp, #32]
  411dc0:	ldp	x29, x30, [sp], #48
  411dc4:	b	43b990 <ferror@plt+0x37a00>
  411dc8:	ldp	x19, x20, [sp, #16]
  411dcc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411dd0:	ldp	x29, x30, [sp], #48
  411dd4:	add	x1, x1, #0x5c0
  411dd8:	add	x1, x1, #0x1c0
  411ddc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411de0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411de4:	add	x2, x2, #0xe60
  411de8:	add	x0, x0, #0xf78
  411dec:	b	419d28 <ferror@plt+0x15d98>
  411df0:	str	x0, [x21, #96]
  411df4:	b	411d88 <ferror@plt+0xddf8>
  411df8:	str	x3, [x21, #104]
  411dfc:	b	411d90 <ferror@plt+0xde00>
  411e00:	cbz	x0, 411f64 <ferror@plt+0xdfd4>
  411e04:	stp	x29, x30, [sp, #-64]!
  411e08:	mov	x29, sp
  411e0c:	stp	x19, x20, [sp, #16]
  411e10:	mov	x19, x1
  411e14:	cbz	x1, 411f84 <ferror@plt+0xdff4>
  411e18:	mov	x20, x0
  411e1c:	ldr	w0, [x0, #44]
  411e20:	tbz	w0, #0, 411fcc <ferror@plt+0xe03c>
  411e24:	ldr	w0, [x1, #44]
  411e28:	tbz	w0, #0, 411ff4 <ferror@plt+0xe064>
  411e2c:	ldr	x0, [x1, #32]
  411e30:	cbz	x0, 411e5c <ferror@plt+0xdecc>
  411e34:	ldp	x19, x20, [sp, #16]
  411e38:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411e3c:	ldp	x29, x30, [sp], #64
  411e40:	add	x1, x1, #0x5c0
  411e44:	add	x1, x1, #0x1d8
  411e48:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411e4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411e50:	add	x2, x2, #0x100
  411e54:	add	x0, x0, #0xf78
  411e58:	b	419d28 <ferror@plt+0x15d98>
  411e5c:	ldr	x0, [x1, #88]
  411e60:	ldr	x0, [x0, #8]
  411e64:	cbz	x0, 411e90 <ferror@plt+0xdf00>
  411e68:	ldp	x19, x20, [sp, #16]
  411e6c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411e70:	ldp	x29, x30, [sp], #64
  411e74:	add	x1, x1, #0x5c0
  411e78:	add	x1, x1, #0x1d8
  411e7c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411e80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411e84:	add	x2, x2, #0x120
  411e88:	add	x0, x0, #0xf78
  411e8c:	b	419d28 <ferror@plt+0x15d98>
  411e90:	stp	x21, x22, [sp, #32]
  411e94:	ldr	x22, [x20, #32]
  411e98:	stp	x23, x24, [sp, #48]
  411e9c:	cbz	x22, 411f4c <ferror@plt+0xdfbc>
  411ea0:	mov	x0, x22
  411ea4:	bl	43b8c0 <ferror@plt+0x37930>
  411ea8:	ldr	x23, [x19, #32]
  411eac:	ldr	x21, [x20, #88]
  411eb0:	ldr	x24, [x21]
  411eb4:	cbz	x23, 411f54 <ferror@plt+0xdfc4>
  411eb8:	mov	x0, x23
  411ebc:	bl	43b8c0 <ferror@plt+0x37930>
  411ec0:	ldr	w1, [x19, #24]
  411ec4:	mov	x0, x23
  411ec8:	add	w1, w1, #0x1
  411ecc:	str	w1, [x19, #24]
  411ed0:	bl	43b990 <ferror@plt+0x37a00>
  411ed4:	ldr	x21, [x20, #88]
  411ed8:	mov	x0, x24
  411edc:	mov	x1, x19
  411ee0:	bl	427148 <ferror@plt+0x231b8>
  411ee4:	ldr	w23, [x20, #40]
  411ee8:	str	x0, [x21]
  411eec:	ldr	x0, [x19, #88]
  411ef0:	ldr	x21, [x0]
  411ef4:	str	x20, [x0, #8]
  411ef8:	str	w23, [x19, #40]
  411efc:	cbz	x21, 411f18 <ferror@plt+0xdf88>
  411f00:	ldr	x0, [x21]
  411f04:	mov	w2, w23
  411f08:	mov	x1, #0x0                   	// #0
  411f0c:	bl	410cf0 <ferror@plt+0xcd60>
  411f10:	ldr	x21, [x21, #8]
  411f14:	cbnz	x21, 411f00 <ferror@plt+0xdf70>
  411f18:	ldr	w0, [x20, #44]
  411f1c:	tbnz	w0, #6, 411fac <ferror@plt+0xe01c>
  411f20:	cbz	x22, 411fb8 <ferror@plt+0xe028>
  411f24:	mov	x1, x22
  411f28:	mov	x0, x19
  411f2c:	mov	w2, #0x1                   	// #1
  411f30:	bl	4104a0 <ferror@plt+0xc510>
  411f34:	mov	x0, x22
  411f38:	ldp	x19, x20, [sp, #16]
  411f3c:	ldp	x21, x22, [sp, #32]
  411f40:	ldp	x23, x24, [sp, #48]
  411f44:	ldp	x29, x30, [sp], #64
  411f48:	b	43b990 <ferror@plt+0x37a00>
  411f4c:	ldr	x21, [x20, #88]
  411f50:	ldr	x24, [x21]
  411f54:	ldr	w0, [x19, #24]
  411f58:	add	w0, w0, #0x1
  411f5c:	str	w0, [x19, #24]
  411f60:	b	411ed8 <ferror@plt+0xdf48>
  411f64:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411f68:	add	x1, x1, #0x5c0
  411f6c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411f70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411f74:	add	x1, x1, #0x1d8
  411f78:	add	x2, x2, #0xd80
  411f7c:	add	x0, x0, #0xf78
  411f80:	b	419d28 <ferror@plt+0x15d98>
  411f84:	ldp	x19, x20, [sp, #16]
  411f88:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411f8c:	ldp	x29, x30, [sp], #64
  411f90:	add	x1, x1, #0x5c0
  411f94:	add	x1, x1, #0x1d8
  411f98:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  411f9c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411fa0:	add	x2, x2, #0xc0
  411fa4:	add	x0, x0, #0xf78
  411fa8:	b	419d28 <ferror@plt+0x15d98>
  411fac:	mov	x0, x19
  411fb0:	bl	4100d8 <ferror@plt+0xc148>
  411fb4:	cbnz	x22, 411f24 <ferror@plt+0xdf94>
  411fb8:	ldp	x19, x20, [sp, #16]
  411fbc:	ldp	x21, x22, [sp, #32]
  411fc0:	ldp	x23, x24, [sp, #48]
  411fc4:	ldp	x29, x30, [sp], #64
  411fc8:	ret
  411fcc:	ldp	x19, x20, [sp, #16]
  411fd0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411fd4:	ldp	x29, x30, [sp], #64
  411fd8:	add	x1, x1, #0x5c0
  411fdc:	add	x1, x1, #0x1d8
  411fe0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  411fe4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  411fe8:	add	x2, x2, #0xe60
  411fec:	add	x0, x0, #0xf78
  411ff0:	b	419d28 <ferror@plt+0x15d98>
  411ff4:	ldp	x19, x20, [sp, #16]
  411ff8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  411ffc:	ldp	x29, x30, [sp], #64
  412000:	add	x1, x1, #0x5c0
  412004:	add	x1, x1, #0x1d8
  412008:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41200c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412010:	add	x2, x2, #0xd8
  412014:	add	x0, x0, #0xf78
  412018:	b	419d28 <ferror@plt+0x15d98>
  41201c:	nop
  412020:	cbz	x0, 41212c <ferror@plt+0xe19c>
  412024:	stp	x29, x30, [sp, #-48]!
  412028:	mov	x29, sp
  41202c:	stp	x19, x20, [sp, #16]
  412030:	mov	x19, x1
  412034:	cbz	x1, 41214c <ferror@plt+0xe1bc>
  412038:	ldr	x2, [x1, #88]
  41203c:	ldr	x2, [x2, #8]
  412040:	cmp	x2, x0
  412044:	b.eq	412070 <ferror@plt+0xe0e0>  // b.none
  412048:	ldp	x19, x20, [sp, #16]
  41204c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412050:	ldp	x29, x30, [sp], #48
  412054:	add	x1, x1, #0x5c0
  412058:	add	x1, x1, #0x1f8
  41205c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412060:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412064:	add	x2, x2, #0x150
  412068:	add	x0, x0, #0xf78
  41206c:	b	419d28 <ferror@plt+0x15d98>
  412070:	ldr	w0, [x2, #44]
  412074:	tbz	w0, #0, 412174 <ferror@plt+0xe1e4>
  412078:	ldr	w0, [x1, #44]
  41207c:	tbz	w0, #0, 41219c <ferror@plt+0xe20c>
  412080:	ldr	x20, [x2, #32]
  412084:	cbz	x20, 4120ec <ferror@plt+0xe15c>
  412088:	mov	x0, x20
  41208c:	str	x21, [sp, #32]
  412090:	bl	43b8c0 <ferror@plt+0x37930>
  412094:	ldr	x0, [x19, #88]
  412098:	mov	x1, x19
  41209c:	ldr	x0, [x0, #8]
  4120a0:	ldr	x21, [x0, #88]
  4120a4:	ldr	x0, [x21]
  4120a8:	bl	427388 <ferror@plt+0x233f8>
  4120ac:	ldr	x3, [x19, #88]
  4120b0:	str	x0, [x21]
  4120b4:	mov	x1, x20
  4120b8:	mov	x0, x19
  4120bc:	mov	w2, #0x1                   	// #1
  4120c0:	str	xzr, [x3, #8]
  4120c4:	bl	410750 <ferror@plt+0xc7c0>
  4120c8:	mov	x0, x19
  4120cc:	mov	x1, x20
  4120d0:	mov	w2, #0x1                   	// #1
  4120d4:	bl	40fc70 <ferror@plt+0xbce0>
  4120d8:	mov	x0, x20
  4120dc:	ldp	x19, x20, [sp, #16]
  4120e0:	ldr	x21, [sp, #32]
  4120e4:	ldp	x29, x30, [sp], #48
  4120e8:	b	43b990 <ferror@plt+0x37a00>
  4120ec:	ldr	x20, [x2, #88]
  4120f0:	ldr	x0, [x20]
  4120f4:	bl	427388 <ferror@plt+0x233f8>
  4120f8:	ldr	x3, [x19, #88]
  4120fc:	str	x0, [x20]
  412100:	mov	w2, #0x1                   	// #1
  412104:	mov	x0, x19
  412108:	mov	x1, #0x0                   	// #0
  41210c:	str	xzr, [x3, #8]
  412110:	bl	410750 <ferror@plt+0xc7c0>
  412114:	mov	x0, x19
  412118:	mov	w2, #0x1                   	// #1
  41211c:	ldp	x19, x20, [sp, #16]
  412120:	mov	x1, #0x0                   	// #0
  412124:	ldp	x29, x30, [sp], #48
  412128:	b	40fc70 <ferror@plt+0xbce0>
  41212c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412130:	add	x1, x1, #0x5c0
  412134:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412138:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41213c:	add	x1, x1, #0x1f8
  412140:	add	x2, x2, #0xd80
  412144:	add	x0, x0, #0xf78
  412148:	b	419d28 <ferror@plt+0x15d98>
  41214c:	ldp	x19, x20, [sp, #16]
  412150:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412154:	ldp	x29, x30, [sp], #48
  412158:	add	x1, x1, #0x5c0
  41215c:	add	x1, x1, #0x1f8
  412160:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412164:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412168:	add	x2, x2, #0xc0
  41216c:	add	x0, x0, #0xf78
  412170:	b	419d28 <ferror@plt+0x15d98>
  412174:	ldp	x19, x20, [sp, #16]
  412178:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41217c:	ldp	x29, x30, [sp], #48
  412180:	add	x1, x1, #0x5c0
  412184:	add	x1, x1, #0x1f8
  412188:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41218c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412190:	add	x2, x2, #0xe60
  412194:	add	x0, x0, #0xf78
  412198:	b	419d28 <ferror@plt+0x15d98>
  41219c:	ldp	x19, x20, [sp, #16]
  4121a0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4121a4:	ldp	x29, x30, [sp], #48
  4121a8:	add	x1, x1, #0x5c0
  4121ac:	add	x1, x1, #0x1f8
  4121b0:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4121b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4121b8:	add	x2, x2, #0xd8
  4121bc:	add	x0, x0, #0xf78
  4121c0:	b	419d28 <ferror@plt+0x15d98>
  4121c4:	nop
  4121c8:	cbz	x0, 412298 <ferror@plt+0xe308>
  4121cc:	stp	x29, x30, [sp, #-64]!
  4121d0:	cmp	x2, #0x0
  4121d4:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4121d8:	mov	x29, sp
  4121dc:	stp	x19, x20, [sp, #16]
  4121e0:	mov	x20, x2
  4121e4:	stp	x21, x22, [sp, #32]
  4121e8:	mov	x21, x1
  4121ec:	b.ne	412244 <ferror@plt+0xe2b4>  // b.any
  4121f0:	ldr	x22, [x0, #32]
  4121f4:	str	x23, [sp, #48]
  4121f8:	mov	x19, x0
  4121fc:	cbz	x22, 412270 <ferror@plt+0xe2e0>
  412200:	mov	x0, x22
  412204:	bl	43b8c0 <ferror@plt+0x37930>
  412208:	ldr	x23, [x19]
  41220c:	str	x21, [x19]
  412210:	ldr	x21, [x19, #8]
  412214:	str	x20, [x19, #8]
  412218:	mov	x0, x22
  41221c:	bl	43b990 <ferror@plt+0x37a00>
  412220:	cbz	x21, 412284 <ferror@plt+0xe2f4>
  412224:	mov	x0, x23
  412228:	ldr	x1, [x21, #8]
  41222c:	ldp	x19, x20, [sp, #16]
  412230:	mov	x16, x1
  412234:	ldp	x21, x22, [sp, #32]
  412238:	ldr	x23, [sp, #48]
  41223c:	ldp	x29, x30, [sp], #64
  412240:	br	x16
  412244:	ldp	x19, x20, [sp, #16]
  412248:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41224c:	ldp	x21, x22, [sp, #32]
  412250:	add	x1, x1, #0x5c0
  412254:	ldp	x29, x30, [sp], #64
  412258:	add	x1, x1, #0x218
  41225c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412260:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412264:	add	x2, x2, #0x180
  412268:	add	x0, x0, #0xf78
  41226c:	b	419d28 <ferror@plt+0x15d98>
  412270:	ldr	x21, [x0, #8]
  412274:	str	x2, [x0, #8]
  412278:	ldr	x23, [x0]
  41227c:	str	x1, [x0]
  412280:	cbnz	x21, 412224 <ferror@plt+0xe294>
  412284:	ldp	x19, x20, [sp, #16]
  412288:	ldp	x21, x22, [sp, #32]
  41228c:	ldr	x23, [sp, #48]
  412290:	ldp	x29, x30, [sp], #64
  412294:	ret
  412298:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41229c:	add	x1, x1, #0x5c0
  4122a0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4122a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4122a8:	add	x1, x1, #0x218
  4122ac:	add	x2, x2, #0xd80
  4122b0:	add	x0, x0, #0xf78
  4122b4:	b	419d28 <ferror@plt+0x15d98>
  4122b8:	cbz	x0, 412388 <ferror@plt+0xe3f8>
  4122bc:	stp	x29, x30, [sp, #-64]!
  4122c0:	mov	x29, sp
  4122c4:	stp	x19, x20, [sp, #16]
  4122c8:	mov	x19, x0
  4122cc:	mov	x0, #0x20                  	// #32
  4122d0:	stp	x21, x22, [sp, #32]
  4122d4:	mov	x22, x2
  4122d8:	mov	x21, x3
  4122dc:	stp	x23, x24, [sp, #48]
  4122e0:	mov	x23, x1
  4122e4:	bl	417c00 <ferror@plt+0x13c70>
  4122e8:	ldr	x24, [x19, #32]
  4122ec:	mov	w1, #0x1                   	// #1
  4122f0:	str	w1, [x0]
  4122f4:	mov	x20, x0
  4122f8:	stp	x23, x22, [x0, #8]
  4122fc:	str	x21, [x0, #24]
  412300:	cbz	x24, 412354 <ferror@plt+0xe3c4>
  412304:	mov	x0, x24
  412308:	bl	43b8c0 <ferror@plt+0x37930>
  41230c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  412310:	add	x1, x1, #0x600
  412314:	ldr	x21, [x19]
  412318:	str	x20, [x19]
  41231c:	ldr	x20, [x19, #8]
  412320:	add	x1, x1, #0x30
  412324:	str	x1, [x19, #8]
  412328:	mov	x0, x24
  41232c:	bl	43b990 <ferror@plt+0x37a00>
  412330:	cbz	x20, 412374 <ferror@plt+0xe3e4>
  412334:	mov	x0, x21
  412338:	ldr	x1, [x20, #8]
  41233c:	ldp	x19, x20, [sp, #16]
  412340:	mov	x16, x1
  412344:	ldp	x21, x22, [sp, #32]
  412348:	ldp	x23, x24, [sp, #48]
  41234c:	ldp	x29, x30, [sp], #64
  412350:	br	x16
  412354:	ldr	x21, [x19]
  412358:	str	x20, [x19]
  41235c:	ldr	x20, [x19, #8]
  412360:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  412364:	add	x0, x0, #0x600
  412368:	add	x0, x0, #0x30
  41236c:	str	x0, [x19, #8]
  412370:	cbnz	x20, 412334 <ferror@plt+0xe3a4>
  412374:	ldp	x19, x20, [sp, #16]
  412378:	ldp	x21, x22, [sp, #32]
  41237c:	ldp	x23, x24, [sp, #48]
  412380:	ldp	x29, x30, [sp], #64
  412384:	ret
  412388:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41238c:	add	x1, x1, #0x5c0
  412390:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412394:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412398:	add	x1, x1, #0x238
  41239c:	add	x2, x2, #0xd80
  4123a0:	add	x0, x0, #0xf78
  4123a4:	b	419d28 <ferror@plt+0x15d98>
  4123a8:	cbz	x0, 412408 <ferror@plt+0xe478>
  4123ac:	ldr	x2, [x0, #32]
  4123b0:	cbz	x2, 4123d4 <ferror@plt+0xe444>
  4123b4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4123b8:	add	x1, x1, #0x5c0
  4123bc:	add	x1, x1, #0x250
  4123c0:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4123c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4123c8:	add	x2, x2, #0x60
  4123cc:	add	x0, x0, #0xf78
  4123d0:	b	419d28 <ferror@plt+0x15d98>
  4123d4:	ldr	w2, [x0, #24]
  4123d8:	cbz	w2, 4123e8 <ferror@plt+0xe458>
  4123dc:	cbz	x1, 412428 <ferror@plt+0xe498>
  4123e0:	str	x1, [x0, #16]
  4123e4:	ret
  4123e8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4123ec:	add	x1, x1, #0x5c0
  4123f0:	add	x1, x1, #0x250
  4123f4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4123f8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4123fc:	add	x2, x2, #0xe10
  412400:	add	x0, x0, #0xf78
  412404:	b	419d28 <ferror@plt+0x15d98>
  412408:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41240c:	add	x1, x1, #0x5c0
  412410:	add	x1, x1, #0x250
  412414:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412418:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41241c:	add	x2, x2, #0xd80
  412420:	add	x0, x0, #0xf78
  412424:	b	419d28 <ferror@plt+0x15d98>
  412428:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41242c:	add	x1, x1, #0x5c0
  412430:	add	x1, x1, #0x250
  412434:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412438:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41243c:	add	x2, x2, #0x1b0
  412440:	add	x0, x0, #0xf78
  412444:	b	419d28 <ferror@plt+0x15d98>
  412448:	cbz	x0, 4124b0 <ferror@plt+0xe520>
  41244c:	stp	x29, x30, [sp, #-48]!
  412450:	mov	x29, sp
  412454:	str	x21, [sp, #32]
  412458:	ldr	x21, [x0, #32]
  41245c:	stp	x19, x20, [sp, #16]
  412460:	mov	w20, w1
  412464:	mov	x19, x0
  412468:	cbz	x21, 412498 <ferror@plt+0xe508>
  41246c:	mov	x0, x21
  412470:	bl	43b8c0 <ferror@plt+0x37930>
  412474:	mov	w2, w20
  412478:	mov	x1, x21
  41247c:	mov	x0, x19
  412480:	bl	410cf0 <ferror@plt+0xcd60>
  412484:	ldr	x0, [x19, #32]
  412488:	ldp	x19, x20, [sp, #16]
  41248c:	ldr	x21, [sp, #32]
  412490:	ldp	x29, x30, [sp], #48
  412494:	b	43b990 <ferror@plt+0x37a00>
  412498:	ldp	x19, x20, [sp, #16]
  41249c:	mov	w2, w1
  4124a0:	ldr	x21, [sp, #32]
  4124a4:	mov	x1, #0x0                   	// #0
  4124a8:	ldp	x29, x30, [sp], #48
  4124ac:	b	410cf0 <ferror@plt+0xcd60>
  4124b0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4124b4:	add	x1, x1, #0x5c0
  4124b8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4124bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4124c0:	add	x1, x1, #0x268
  4124c4:	add	x2, x2, #0xd80
  4124c8:	add	x0, x0, #0xf78
  4124cc:	b	419d28 <ferror@plt+0x15d98>
  4124d0:	cbz	x0, 4124dc <ferror@plt+0xe54c>
  4124d4:	ldr	w0, [x0, #40]
  4124d8:	ret
  4124dc:	stp	x29, x30, [sp, #-16]!
  4124e0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4124e4:	add	x1, x1, #0x5c0
  4124e8:	mov	x29, sp
  4124ec:	add	x1, x1, #0x280
  4124f0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4124f4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4124f8:	add	x2, x2, #0xd80
  4124fc:	add	x0, x0, #0xf78
  412500:	bl	419d28 <ferror@plt+0x15d98>
  412504:	mov	w0, #0x0                   	// #0
  412508:	ldp	x29, x30, [sp], #16
  41250c:	ret
  412510:	cbz	x0, 4125a0 <ferror@plt+0xe610>
  412514:	stp	x29, x30, [sp, #-48]!
  412518:	mov	x29, sp
  41251c:	stp	x19, x20, [sp, #16]
  412520:	mov	x19, x0
  412524:	ldr	w0, [x0, #24]
  412528:	cbz	w0, 412578 <ferror@plt+0xe5e8>
  41252c:	ldr	x0, [x19, #88]
  412530:	mov	x20, x1
  412534:	ldr	x1, [x0, #16]
  412538:	cmp	x1, x20
  41253c:	b.eq	4125c8 <ferror@plt+0xe638>  // b.none
  412540:	str	x21, [sp, #32]
  412544:	ldr	x21, [x19, #32]
  412548:	cbz	x21, 4125c0 <ferror@plt+0xe630>
  41254c:	mov	x0, x21
  412550:	bl	43b8c0 <ferror@plt+0x37930>
  412554:	ldr	x1, [x19, #88]
  412558:	ldr	w0, [x19, #44]
  41255c:	str	x20, [x1, #16]
  412560:	tbz	w0, #6, 4125d4 <ferror@plt+0xe644>
  412564:	mov	x0, x21
  412568:	ldp	x19, x20, [sp, #16]
  41256c:	ldr	x21, [sp, #32]
  412570:	ldp	x29, x30, [sp], #48
  412574:	b	43b990 <ferror@plt+0x37a00>
  412578:	ldp	x19, x20, [sp, #16]
  41257c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412580:	ldp	x29, x30, [sp], #48
  412584:	add	x1, x1, #0x5c0
  412588:	add	x1, x1, #0x50
  41258c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412590:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412594:	add	x2, x2, #0xe10
  412598:	add	x0, x0, #0xf78
  41259c:	b	419d28 <ferror@plt+0x15d98>
  4125a0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4125a4:	add	x1, x1, #0x5c0
  4125a8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4125ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4125b0:	add	x1, x1, #0x50
  4125b4:	add	x2, x2, #0xd80
  4125b8:	add	x0, x0, #0xf78
  4125bc:	b	419d28 <ferror@plt+0x15d98>
  4125c0:	ldr	x21, [sp, #32]
  4125c4:	str	x20, [x0, #16]
  4125c8:	ldp	x19, x20, [sp, #16]
  4125cc:	ldp	x29, x30, [sp], #48
  4125d0:	ret
  4125d4:	ldr	x0, [x21, #136]
  4125d8:	bl	43a970 <ferror@plt+0x369e0>
  4125dc:	mov	x0, x21
  4125e0:	ldp	x19, x20, [sp, #16]
  4125e4:	ldr	x21, [sp, #32]
  4125e8:	ldp	x29, x30, [sp], #48
  4125ec:	b	43b990 <ferror@plt+0x37a00>
  4125f0:	cbz	x0, 412600 <ferror@plt+0xe670>
  4125f4:	ldr	x0, [x0, #88]
  4125f8:	ldr	x0, [x0, #16]
  4125fc:	ret
  412600:	stp	x29, x30, [sp, #-16]!
  412604:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412608:	add	x1, x1, #0x5c0
  41260c:	mov	x29, sp
  412610:	add	x1, x1, #0x298
  412614:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412618:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41261c:	add	x2, x2, #0xd80
  412620:	add	x0, x0, #0xf78
  412624:	bl	419d28 <ferror@plt+0x15d98>
  412628:	mov	x0, #0xffffffffffffffff    	// #-1
  41262c:	ldp	x29, x30, [sp], #16
  412630:	ret
  412634:	nop
  412638:	cbz	x0, 4126a4 <ferror@plt+0xe714>
  41263c:	stp	x29, x30, [sp, #-48]!
  412640:	mov	x29, sp
  412644:	str	x21, [sp, #32]
  412648:	ldr	x21, [x0, #32]
  41264c:	stp	x19, x20, [sp, #16]
  412650:	mov	x19, x0
  412654:	mov	w20, w1
  412658:	cbz	x21, 412664 <ferror@plt+0xe6d4>
  41265c:	mov	x0, x21
  412660:	bl	43b8c0 <ferror@plt+0x37930>
  412664:	ldr	w2, [x19, #44]
  412668:	cmp	w20, #0x0
  41266c:	orr	w0, w2, #0x20
  412670:	and	w2, w2, #0xffffffdf
  412674:	csel	w2, w2, w0, eq  // eq = none
  412678:	str	w2, [x19, #44]
  41267c:	cbz	x21, 412694 <ferror@plt+0xe704>
  412680:	mov	x0, x21
  412684:	ldp	x19, x20, [sp, #16]
  412688:	ldr	x21, [sp, #32]
  41268c:	ldp	x29, x30, [sp], #48
  412690:	b	43b990 <ferror@plt+0x37a00>
  412694:	ldp	x19, x20, [sp, #16]
  412698:	ldr	x21, [sp, #32]
  41269c:	ldp	x29, x30, [sp], #48
  4126a0:	ret
  4126a4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4126a8:	add	x1, x1, #0x5c0
  4126ac:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4126b0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4126b4:	add	x1, x1, #0x2b0
  4126b8:	add	x2, x2, #0xd80
  4126bc:	add	x0, x0, #0xf78
  4126c0:	b	419d28 <ferror@plt+0x15d98>
  4126c4:	nop
  4126c8:	cbz	x0, 4126d8 <ferror@plt+0xe748>
  4126cc:	ldr	w0, [x0, #44]
  4126d0:	ubfx	x0, x0, #5, #1
  4126d4:	ret
  4126d8:	stp	x29, x30, [sp, #-16]!
  4126dc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4126e0:	add	x1, x1, #0x5c0
  4126e4:	mov	x29, sp
  4126e8:	add	x1, x1, #0x2d0
  4126ec:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4126f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4126f4:	add	x2, x2, #0xd80
  4126f8:	add	x0, x0, #0xf78
  4126fc:	bl	419d28 <ferror@plt+0x15d98>
  412700:	mov	w0, #0x0                   	// #0
  412704:	ldp	x29, x30, [sp], #16
  412708:	ret
  41270c:	nop
  412710:	cbz	x0, 412748 <ferror@plt+0xe7b8>
  412714:	stp	x29, x30, [sp, #-32]!
  412718:	mov	x29, sp
  41271c:	stp	x19, x20, [sp, #16]
  412720:	mov	x19, x0
  412724:	mov	x20, x1
  412728:	ldr	x0, [x0, #80]
  41272c:	bl	417d40 <ferror@plt+0x13db0>
  412730:	mov	x0, x20
  412734:	bl	427a88 <ferror@plt+0x23af8>
  412738:	str	x0, [x19, #80]
  41273c:	ldp	x19, x20, [sp, #16]
  412740:	ldp	x29, x30, [sp], #32
  412744:	ret
  412748:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41274c:	add	x1, x1, #0x5c0
  412750:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412754:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412758:	add	x1, x1, #0x2f0
  41275c:	add	x2, x2, #0xd80
  412760:	add	x0, x0, #0xf78
  412764:	b	419d28 <ferror@plt+0x15d98>
  412768:	cbz	x0, 412774 <ferror@plt+0xe7e4>
  41276c:	ldr	x0, [x0, #80]
  412770:	ret
  412774:	stp	x29, x30, [sp, #-16]!
  412778:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41277c:	add	x1, x1, #0x5c0
  412780:	mov	x29, sp
  412784:	add	x1, x1, #0x308
  412788:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41278c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412790:	add	x2, x2, #0xd80
  412794:	add	x0, x0, #0xf78
  412798:	bl	419d28 <ferror@plt+0x15d98>
  41279c:	mov	x0, #0x0                   	// #0
  4127a0:	ldp	x29, x30, [sp], #16
  4127a4:	ret
  4127a8:	stp	x29, x30, [sp, #-32]!
  4127ac:	mov	x29, sp
  4127b0:	stp	x19, x20, [sp, #16]
  4127b4:	mov	x19, x0
  4127b8:	cbz	x0, 41280c <ferror@plt+0xe87c>
  4127bc:	ldr	x20, [x0, #32]
  4127c0:	cbz	x20, 4127f0 <ferror@plt+0xe860>
  4127c4:	mov	x0, x20
  4127c8:	bl	43b8c0 <ferror@plt+0x37930>
  4127cc:	ldr	w1, [x19, #24]
  4127d0:	mov	x0, x20
  4127d4:	add	w1, w1, #0x1
  4127d8:	str	w1, [x19, #24]
  4127dc:	bl	43b990 <ferror@plt+0x37a00>
  4127e0:	mov	x0, x19
  4127e4:	ldp	x19, x20, [sp, #16]
  4127e8:	ldp	x29, x30, [sp], #32
  4127ec:	ret
  4127f0:	ldr	w0, [x0, #24]
  4127f4:	add	w0, w0, #0x1
  4127f8:	str	w0, [x19, #24]
  4127fc:	mov	x0, x19
  412800:	ldp	x19, x20, [sp, #16]
  412804:	ldp	x29, x30, [sp], #32
  412808:	ret
  41280c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412810:	add	x1, x1, #0x5c0
  412814:	add	x1, x1, #0x320
  412818:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41281c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412820:	add	x2, x2, #0xd80
  412824:	add	x0, x0, #0xf78
  412828:	bl	419d28 <ferror@plt+0x15d98>
  41282c:	mov	x0, x19
  412830:	ldp	x19, x20, [sp, #16]
  412834:	ldp	x29, x30, [sp], #32
  412838:	ret
  41283c:	nop
  412840:	cbz	x0, 412878 <ferror@plt+0xe8e8>
  412844:	stp	x29, x30, [sp, #-48]!
  412848:	mov	x29, sp
  41284c:	stp	x19, x20, [sp, #16]
  412850:	mov	x19, x0
  412854:	ldr	x20, [x0, #32]
  412858:	cbnz	x20, 412898 <ferror@plt+0xe908>
  41285c:	ldr	w1, [x0, #24]
  412860:	sub	w1, w1, #0x1
  412864:	str	w1, [x0, #24]
  412868:	cbz	w1, 412968 <ferror@plt+0xe9d8>
  41286c:	ldp	x19, x20, [sp, #16]
  412870:	ldp	x29, x30, [sp], #48
  412874:	ret
  412878:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41287c:	add	x1, x1, #0x5c0
  412880:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412884:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412888:	add	x1, x1, #0x330
  41288c:	add	x2, x2, #0xd80
  412890:	add	x0, x0, #0xf78
  412894:	b	419d28 <ferror@plt+0x15d98>
  412898:	mov	x0, x20
  41289c:	stp	x21, x22, [sp, #32]
  4128a0:	bl	43b8c0 <ferror@plt+0x37930>
  4128a4:	ldr	w0, [x19, #24]
  4128a8:	sub	w0, w0, #0x1
  4128ac:	str	w0, [x19, #24]
  4128b0:	cbnz	w0, 4129e8 <ferror@plt+0xea58>
  4128b4:	ldr	w0, [x19, #44]
  4128b8:	ldp	x22, x21, [x19]
  4128bc:	stp	xzr, xzr, [x19]
  4128c0:	tbnz	w0, #0, 4129cc <ferror@plt+0xea3c>
  4128c4:	mov	x0, x19
  4128c8:	mov	x1, x20
  4128cc:	bl	40fb78 <ferror@plt+0xbbe8>
  4128d0:	ldr	x0, [x19, #16]
  4128d4:	ldr	x0, [x0, #24]
  4128d8:	cbz	x0, 4128fc <ferror@plt+0xe96c>
  4128dc:	mov	x0, x20
  4128e0:	bl	43b990 <ferror@plt+0x37a00>
  4128e4:	ldr	x1, [x19, #16]
  4128e8:	mov	x0, x19
  4128ec:	ldr	x1, [x1, #24]
  4128f0:	blr	x1
  4128f4:	mov	x0, x20
  4128f8:	bl	43b8c0 <ferror@plt+0x37930>
  4128fc:	ldr	x0, [x19, #80]
  412900:	bl	417d40 <ferror@plt+0x13db0>
  412904:	str	xzr, [x19, #80]
  412908:	ldr	x0, [x19, #56]
  41290c:	bl	427090 <ferror@plt+0x23100>
  412910:	ldr	x0, [x19, #88]
  412914:	adrp	x1, 417000 <ferror@plt+0x13070>
  412918:	add	x1, x1, #0xd40
  41291c:	ldr	x0, [x0, #24]
  412920:	str	xzr, [x19, #56]
  412924:	bl	4270b0 <ferror@plt+0x23120>
  412928:	ldr	x1, [x19, #88]
  41292c:	mov	x0, #0x20                  	// #32
  412930:	bl	426730 <ferror@plt+0x227a0>
  412934:	str	xzr, [x19, #88]
  412938:	mov	x0, x19
  41293c:	bl	417d40 <ferror@plt+0x13db0>
  412940:	mov	x0, x20
  412944:	bl	43b990 <ferror@plt+0x37a00>
  412948:	cbz	x21, 4129fc <ferror@plt+0xea6c>
  41294c:	mov	x0, x22
  412950:	ldr	x1, [x21, #8]
  412954:	ldp	x19, x20, [sp, #16]
  412958:	mov	x16, x1
  41295c:	ldp	x21, x22, [sp, #32]
  412960:	ldp	x29, x30, [sp], #48
  412964:	br	x16
  412968:	ldr	x1, [x19, #16]
  41296c:	stp	x21, x22, [sp, #32]
  412970:	ldp	x22, x21, [x19]
  412974:	stp	xzr, xzr, [x19]
  412978:	ldr	x1, [x1, #24]
  41297c:	cbz	x1, 412984 <ferror@plt+0xe9f4>
  412980:	blr	x1
  412984:	ldr	x0, [x19, #80]
  412988:	bl	417d40 <ferror@plt+0x13db0>
  41298c:	str	xzr, [x19, #80]
  412990:	ldr	x0, [x19, #56]
  412994:	bl	427090 <ferror@plt+0x23100>
  412998:	ldr	x0, [x19, #88]
  41299c:	adrp	x1, 417000 <ferror@plt+0x13070>
  4129a0:	add	x1, x1, #0xd40
  4129a4:	ldr	x0, [x0, #24]
  4129a8:	str	xzr, [x19, #56]
  4129ac:	bl	4270b0 <ferror@plt+0x23120>
  4129b0:	ldr	x1, [x19, #88]
  4129b4:	mov	x0, #0x20                  	// #32
  4129b8:	bl	426730 <ferror@plt+0x227a0>
  4129bc:	str	xzr, [x19, #88]
  4129c0:	mov	x0, x19
  4129c4:	bl	417d40 <ferror@plt+0x13db0>
  4129c8:	b	412948 <ferror@plt+0xe9b8>
  4129cc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4129d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4129d4:	add	x2, x2, #0xd90
  4129d8:	add	x0, x0, #0xf78
  4129dc:	mov	w1, #0x10                  	// #16
  4129e0:	bl	4199b8 <ferror@plt+0x15a28>
  4129e4:	b	4128c4 <ferror@plt+0xe934>
  4129e8:	mov	x0, x20
  4129ec:	ldp	x19, x20, [sp, #16]
  4129f0:	ldp	x21, x22, [sp, #32]
  4129f4:	ldp	x29, x30, [sp], #48
  4129f8:	b	43b990 <ferror@plt+0x37a00>
  4129fc:	ldp	x21, x22, [sp, #32]
  412a00:	b	41286c <ferror@plt+0xe8dc>
  412a04:	nop
  412a08:	stp	x29, x30, [sp, #-48]!
  412a0c:	mov	x29, sp
  412a10:	stp	x19, x20, [sp, #16]
  412a14:	cbnz	w1, 412a4c <ferror@plt+0xeabc>
  412a18:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412a1c:	add	x1, x1, #0x5c0
  412a20:	add	x1, x1, #0x340
  412a24:	mov	x19, #0x0                   	// #0
  412a28:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412a2c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412a30:	add	x2, x2, #0x1c0
  412a34:	add	x0, x0, #0xf78
  412a38:	bl	419d28 <ferror@plt+0x15d98>
  412a3c:	mov	x0, x19
  412a40:	ldp	x19, x20, [sp, #16]
  412a44:	ldp	x29, x30, [sp], #48
  412a48:	ret
  412a4c:	str	x21, [sp, #32]
  412a50:	mov	w20, w1
  412a54:	mov	x21, x0
  412a58:	cbz	x0, 412ad8 <ferror@plt+0xeb48>
  412a5c:	mov	x0, x21
  412a60:	bl	43b8c0 <ferror@plt+0x37930>
  412a64:	mov	x19, #0x0                   	// #0
  412a68:	mov	x2, #0x0                   	// #0
  412a6c:	nop
  412a70:	cbz	x2, 412ab0 <ferror@plt+0xeb20>
  412a74:	ldr	x2, [x2, #72]
  412a78:	cbz	x2, 412ab0 <ferror@plt+0xeb20>
  412a7c:	ldr	w3, [x2, #44]
  412a80:	tbz	w3, #0, 412a70 <ferror@plt+0xeae0>
  412a84:	ldr	w3, [x2, #48]
  412a88:	cmp	w3, w20
  412a8c:	b.ne	412a70 <ferror@plt+0xeae0>  // b.any
  412a90:	mov	x19, x2
  412a94:	mov	x0, x21
  412a98:	bl	43b990 <ferror@plt+0x37a00>
  412a9c:	mov	x0, x19
  412aa0:	ldp	x19, x20, [sp, #16]
  412aa4:	ldr	x21, [sp, #32]
  412aa8:	ldp	x29, x30, [sp], #48
  412aac:	ret
  412ab0:	cbz	x19, 412ad0 <ferror@plt+0xeb40>
  412ab4:	ldr	x19, [x19, #8]
  412ab8:	cbz	x19, 412a94 <ferror@plt+0xeb04>
  412abc:	ldr	x2, [x19]
  412ac0:	ldr	x2, [x2]
  412ac4:	cbnz	x2, 412a7c <ferror@plt+0xeaec>
  412ac8:	mov	x19, #0x0                   	// #0
  412acc:	b	412a94 <ferror@plt+0xeb04>
  412ad0:	ldr	x19, [x21, #80]
  412ad4:	b	412ab8 <ferror@plt+0xeb28>
  412ad8:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  412adc:	add	x19, x19, #0xa70
  412ae0:	add	x0, x19, #0x250
  412ae4:	bl	43b8c0 <ferror@plt+0x37930>
  412ae8:	ldr	x0, [x19, #600]
  412aec:	cbz	x0, 412b00 <ferror@plt+0xeb70>
  412af0:	add	x0, x19, #0x250
  412af4:	bl	43b990 <ferror@plt+0x37a00>
  412af8:	ldr	x21, [x19, #600]
  412afc:	b	412a5c <ferror@plt+0xeacc>
  412b00:	bl	411128 <ferror@plt+0xd198>
  412b04:	str	x0, [x19, #600]
  412b08:	b	412af0 <ferror@plt+0xeb60>
  412b0c:	nop
  412b10:	cbnz	w0, 412b34 <ferror@plt+0xeba4>
  412b14:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412b18:	add	x1, x1, #0x5c0
  412b1c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412b20:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412b24:	add	x1, x1, #0x368
  412b28:	add	x2, x2, #0x1d0
  412b2c:	add	x0, x0, #0xf78
  412b30:	b	419d28 <ferror@plt+0x15d98>
  412b34:	stp	x29, x30, [sp, #-32]!
  412b38:	mov	x29, sp
  412b3c:	stp	x19, x20, [sp, #16]
  412b40:	mov	x20, x1
  412b44:	mov	w1, w0
  412b48:	mov	x0, #0x0                   	// #0
  412b4c:	bl	412a08 <ferror@plt+0xea78>
  412b50:	mov	x19, x0
  412b54:	cbz	x0, 412b6c <ferror@plt+0xebdc>
  412b58:	ldr	x0, [x0, #80]
  412b5c:	bl	417d40 <ferror@plt+0x13db0>
  412b60:	mov	x0, x20
  412b64:	bl	427a88 <ferror@plt+0x23af8>
  412b68:	str	x0, [x19, #80]
  412b6c:	ldp	x19, x20, [sp, #16]
  412b70:	ldp	x29, x30, [sp], #32
  412b74:	ret
  412b78:	stp	x29, x30, [sp, #-80]!
  412b7c:	mov	x29, sp
  412b80:	stp	x19, x20, [sp, #16]
  412b84:	cbz	x1, 412c48 <ferror@plt+0xecb8>
  412b88:	stp	x21, x22, [sp, #32]
  412b8c:	mov	x22, x0
  412b90:	mov	x21, x1
  412b94:	str	x23, [sp, #48]
  412b98:	mov	x23, x2
  412b9c:	cbz	x0, 412c7c <ferror@plt+0xecec>
  412ba0:	mov	x19, #0x0                   	// #0
  412ba4:	mov	x20, #0x0                   	// #0
  412ba8:	mov	x0, x22
  412bac:	bl	43b8c0 <ferror@plt+0x37930>
  412bb0:	cbz	x19, 412c20 <ferror@plt+0xec90>
  412bb4:	ldr	x19, [x19, #72]
  412bb8:	cbz	x19, 412c20 <ferror@plt+0xec90>
  412bbc:	ldr	w3, [x19, #44]
  412bc0:	tbz	w3, #0, 412bb0 <ferror@plt+0xec20>
  412bc4:	ldr	x3, [x19, #16]
  412bc8:	cmp	x3, x21
  412bcc:	b.ne	412bb0 <ferror@plt+0xec20>  // b.any
  412bd0:	ldr	x1, [x19, #8]
  412bd4:	cbz	x1, 412bb0 <ferror@plt+0xec20>
  412bd8:	ldr	x0, [x19]
  412bdc:	add	x3, sp, #0x48
  412be0:	ldr	x4, [x1, #16]
  412be4:	add	x2, sp, #0x40
  412be8:	mov	x1, x19
  412bec:	blr	x4
  412bf0:	ldr	x0, [sp, #72]
  412bf4:	cmp	x0, x23
  412bf8:	b.ne	412bb0 <ferror@plt+0xec20>  // b.any
  412bfc:	mov	x20, x19
  412c00:	mov	x0, x22
  412c04:	bl	43b990 <ferror@plt+0x37a00>
  412c08:	mov	x0, x20
  412c0c:	ldp	x19, x20, [sp, #16]
  412c10:	ldp	x21, x22, [sp, #32]
  412c14:	ldr	x23, [sp, #48]
  412c18:	ldp	x29, x30, [sp], #80
  412c1c:	ret
  412c20:	cbz	x20, 412c40 <ferror@plt+0xecb0>
  412c24:	ldr	x20, [x20, #8]
  412c28:	cbz	x20, 412c00 <ferror@plt+0xec70>
  412c2c:	ldr	x3, [x20]
  412c30:	ldr	x19, [x3]
  412c34:	cbnz	x19, 412bbc <ferror@plt+0xec2c>
  412c38:	mov	x20, #0x0                   	// #0
  412c3c:	b	412c00 <ferror@plt+0xec70>
  412c40:	ldr	x20, [x22, #80]
  412c44:	b	412c28 <ferror@plt+0xec98>
  412c48:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412c4c:	add	x1, x1, #0x5c0
  412c50:	add	x1, x1, #0x380
  412c54:	mov	x20, #0x0                   	// #0
  412c58:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412c5c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412c60:	add	x2, x2, #0x1b0
  412c64:	add	x0, x0, #0xf78
  412c68:	bl	419d28 <ferror@plt+0x15d98>
  412c6c:	mov	x0, x20
  412c70:	ldp	x19, x20, [sp, #16]
  412c74:	ldp	x29, x30, [sp], #80
  412c78:	ret
  412c7c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  412c80:	add	x19, x19, #0xa70
  412c84:	add	x0, x19, #0x250
  412c88:	bl	43b8c0 <ferror@plt+0x37930>
  412c8c:	ldr	x0, [x19, #600]
  412c90:	cbz	x0, 412ca4 <ferror@plt+0xed14>
  412c94:	add	x0, x19, #0x250
  412c98:	bl	43b990 <ferror@plt+0x37a00>
  412c9c:	ldr	x22, [x19, #600]
  412ca0:	b	412ba0 <ferror@plt+0xec10>
  412ca4:	bl	411128 <ferror@plt+0xd198>
  412ca8:	str	x0, [x19, #600]
  412cac:	b	412c94 <ferror@plt+0xed04>
  412cb0:	stp	x29, x30, [sp, #-64]!
  412cb4:	mov	x29, sp
  412cb8:	stp	x19, x20, [sp, #16]
  412cbc:	stp	x21, x22, [sp, #32]
  412cc0:	mov	x22, x1
  412cc4:	mov	x21, x0
  412cc8:	cbz	x0, 412d6c <ferror@plt+0xeddc>
  412ccc:	mov	x19, #0x0                   	// #0
  412cd0:	mov	x20, #0x0                   	// #0
  412cd4:	mov	x0, x21
  412cd8:	bl	43b8c0 <ferror@plt+0x37930>
  412cdc:	nop
  412ce0:	cbz	x19, 412d44 <ferror@plt+0xedb4>
  412ce4:	ldr	x19, [x19, #72]
  412ce8:	cbz	x19, 412d44 <ferror@plt+0xedb4>
  412cec:	ldr	w2, [x19, #44]
  412cf0:	tbz	w2, #0, 412ce0 <ferror@plt+0xed50>
  412cf4:	ldr	x4, [x19, #8]
  412cf8:	add	x3, sp, #0x38
  412cfc:	add	x2, sp, #0x30
  412d00:	mov	x1, x19
  412d04:	cbz	x4, 412ce0 <ferror@plt+0xed50>
  412d08:	ldr	x0, [x19]
  412d0c:	str	xzr, [sp, #56]
  412d10:	ldr	x4, [x4, #16]
  412d14:	blr	x4
  412d18:	ldr	x2, [sp, #56]
  412d1c:	cmp	x2, x22
  412d20:	b.ne	412ce0 <ferror@plt+0xed50>  // b.any
  412d24:	mov	x20, x19
  412d28:	mov	x0, x21
  412d2c:	bl	43b990 <ferror@plt+0x37a00>
  412d30:	mov	x0, x20
  412d34:	ldp	x19, x20, [sp, #16]
  412d38:	ldp	x21, x22, [sp, #32]
  412d3c:	ldp	x29, x30, [sp], #64
  412d40:	ret
  412d44:	cbz	x20, 412d64 <ferror@plt+0xedd4>
  412d48:	ldr	x20, [x20, #8]
  412d4c:	cbz	x20, 412d28 <ferror@plt+0xed98>
  412d50:	ldr	x2, [x20]
  412d54:	ldr	x19, [x2]
  412d58:	cbnz	x19, 412cec <ferror@plt+0xed5c>
  412d5c:	mov	x20, #0x0                   	// #0
  412d60:	b	412d28 <ferror@plt+0xed98>
  412d64:	ldr	x20, [x21, #80]
  412d68:	b	412d4c <ferror@plt+0xedbc>
  412d6c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  412d70:	add	x19, x19, #0xa70
  412d74:	add	x0, x19, #0x250
  412d78:	bl	43b8c0 <ferror@plt+0x37930>
  412d7c:	ldr	x0, [x19, #600]
  412d80:	cbz	x0, 412d94 <ferror@plt+0xee04>
  412d84:	add	x0, x19, #0x250
  412d88:	bl	43b990 <ferror@plt+0x37a00>
  412d8c:	ldr	x21, [x19, #600]
  412d90:	b	412ccc <ferror@plt+0xed3c>
  412d94:	bl	411128 <ferror@plt+0xd198>
  412d98:	str	x0, [x19, #600]
  412d9c:	b	412d84 <ferror@plt+0xedf4>
  412da0:	stp	x29, x30, [sp, #-32]!
  412da4:	mov	x29, sp
  412da8:	cbnz	w0, 412dd8 <ferror@plt+0xee48>
  412dac:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412db0:	add	x1, x1, #0x5c0
  412db4:	add	x1, x1, #0x3b0
  412db8:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412dbc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412dc0:	add	x2, x2, #0x1d0
  412dc4:	add	x0, x0, #0xf78
  412dc8:	bl	419d28 <ferror@plt+0x15d98>
  412dcc:	mov	w0, #0x0                   	// #0
  412dd0:	ldp	x29, x30, [sp], #32
  412dd4:	ret
  412dd8:	mov	w1, w0
  412ddc:	mov	x0, #0x0                   	// #0
  412de0:	str	x19, [sp, #16]
  412de4:	bl	412a08 <ferror@plt+0xea78>
  412de8:	mov	x19, x0
  412dec:	cbz	x0, 412e00 <ferror@plt+0xee70>
  412df0:	ldr	x1, [x0, #32]
  412df4:	cbz	x1, 412e14 <ferror@plt+0xee84>
  412df8:	mov	w2, #0x0                   	// #0
  412dfc:	bl	410750 <ferror@plt+0xc7c0>
  412e00:	cmp	x19, #0x0
  412e04:	ldr	x19, [sp, #16]
  412e08:	cset	w0, ne  // ne = any
  412e0c:	ldp	x29, x30, [sp], #32
  412e10:	ret
  412e14:	ldr	w0, [x0, #44]
  412e18:	cmp	x19, #0x0
  412e1c:	and	w0, w0, #0xfffffffe
  412e20:	str	w0, [x19, #44]
  412e24:	cset	w0, ne  // ne = any
  412e28:	ldr	x19, [sp, #16]
  412e2c:	b	412e0c <ferror@plt+0xee7c>
  412e30:	stp	x29, x30, [sp, #-16]!
  412e34:	mov	x1, x0
  412e38:	mov	x0, #0x0                   	// #0
  412e3c:	mov	x29, sp
  412e40:	bl	412cb0 <ferror@plt+0xed20>
  412e44:	cbz	x0, 412e80 <ferror@plt+0xeef0>
  412e48:	ldr	x1, [x0, #32]
  412e4c:	mov	x2, x0
  412e50:	cbz	x1, 412e68 <ferror@plt+0xeed8>
  412e54:	mov	w2, #0x0                   	// #0
  412e58:	bl	410750 <ferror@plt+0xc7c0>
  412e5c:	mov	w0, #0x1                   	// #1
  412e60:	ldp	x29, x30, [sp], #16
  412e64:	ret
  412e68:	ldr	w1, [x2, #44]
  412e6c:	mov	w0, #0x1                   	// #1
  412e70:	and	w1, w1, #0xfffffffe
  412e74:	str	w1, [x2, #44]
  412e78:	ldp	x29, x30, [sp], #16
  412e7c:	ret
  412e80:	mov	w0, #0x0                   	// #0
  412e84:	ldp	x29, x30, [sp], #16
  412e88:	ret
  412e8c:	nop
  412e90:	stp	x29, x30, [sp, #-16]!
  412e94:	mov	x29, sp
  412e98:	cbz	x0, 412ed0 <ferror@plt+0xef40>
  412e9c:	mov	x2, x1
  412ea0:	mov	x1, x0
  412ea4:	mov	x0, #0x0                   	// #0
  412ea8:	bl	412b78 <ferror@plt+0xebe8>
  412eac:	mov	x2, x0
  412eb0:	cbz	x0, 412ef0 <ferror@plt+0xef60>
  412eb4:	ldr	x1, [x0, #32]
  412eb8:	cbz	x1, 412efc <ferror@plt+0xef6c>
  412ebc:	mov	w2, #0x0                   	// #0
  412ec0:	bl	410750 <ferror@plt+0xc7c0>
  412ec4:	mov	w0, #0x1                   	// #1
  412ec8:	ldp	x29, x30, [sp], #16
  412ecc:	ret
  412ed0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412ed4:	add	x1, x1, #0x5c0
  412ed8:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  412edc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412ee0:	add	x1, x1, #0x3c0
  412ee4:	add	x2, x2, #0x1b0
  412ee8:	add	x0, x0, #0xf78
  412eec:	bl	419d28 <ferror@plt+0x15d98>
  412ef0:	mov	w0, #0x0                   	// #0
  412ef4:	ldp	x29, x30, [sp], #16
  412ef8:	ret
  412efc:	ldr	w1, [x2, #44]
  412f00:	mov	w0, #0x1                   	// #1
  412f04:	and	w1, w1, #0xfffffffe
  412f08:	str	w1, [x2, #44]
  412f0c:	ldp	x29, x30, [sp], #16
  412f10:	ret
  412f14:	nop
  412f18:	stp	x29, x30, [sp, #-64]!
  412f1c:	mov	x29, sp
  412f20:	stp	x19, x20, [sp, #16]
  412f24:	cbz	x0, 412fd4 <ferror@plt+0xf044>
  412f28:	mov	x20, x0
  412f2c:	ldr	w0, [x0, #44]
  412f30:	tbz	w0, #0, 413090 <ferror@plt+0xf100>
  412f34:	mov	x0, #0x8                   	// #8
  412f38:	stp	x21, x22, [sp, #32]
  412f3c:	mov	w22, w1
  412f40:	mov	w21, w2
  412f44:	str	x23, [sp, #48]
  412f48:	bl	417c00 <ferror@plt+0x13c70>
  412f4c:	str	w22, [x0]
  412f50:	ldr	x23, [x20, #32]
  412f54:	strh	w21, [x0, #4]
  412f58:	strh	wzr, [x0, #6]
  412f5c:	mov	x19, x0
  412f60:	cbz	x23, 412fa8 <ferror@plt+0xf018>
  412f64:	mov	x0, x23
  412f68:	bl	43b8c0 <ferror@plt+0x37930>
  412f6c:	ldr	x21, [x20, #88]
  412f70:	mov	x1, x19
  412f74:	ldr	x0, [x21, #24]
  412f78:	bl	427148 <ferror@plt+0x231b8>
  412f7c:	ldr	w1, [x20, #44]
  412f80:	str	x0, [x21, #24]
  412f84:	tbz	w1, #6, 413008 <ferror@plt+0xf078>
  412f88:	mov	x0, x23
  412f8c:	bl	43b990 <ferror@plt+0x37a00>
  412f90:	ldp	x21, x22, [sp, #32]
  412f94:	ldr	x23, [sp, #48]
  412f98:	mov	x0, x19
  412f9c:	ldp	x19, x20, [sp, #16]
  412fa0:	ldp	x29, x30, [sp], #64
  412fa4:	ret
  412fa8:	ldr	x20, [x20, #88]
  412fac:	mov	x1, x0
  412fb0:	ldr	x0, [x20, #24]
  412fb4:	bl	427148 <ferror@plt+0x231b8>
  412fb8:	ldp	x21, x22, [sp, #32]
  412fbc:	ldr	x23, [sp, #48]
  412fc0:	str	x0, [x20, #24]
  412fc4:	mov	x0, x19
  412fc8:	ldp	x19, x20, [sp, #16]
  412fcc:	ldp	x29, x30, [sp], #64
  412fd0:	ret
  412fd4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  412fd8:	add	x1, x1, #0x5c0
  412fdc:	add	x1, x1, #0x3e8
  412fe0:	mov	x19, #0x0                   	// #0
  412fe4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  412fe8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  412fec:	add	x2, x2, #0xd80
  412ff0:	add	x0, x0, #0xf78
  412ff4:	bl	419d28 <ferror@plt+0x15d98>
  412ff8:	mov	x0, x19
  412ffc:	ldp	x19, x20, [sp, #16]
  413000:	ldp	x29, x30, [sp], #64
  413004:	ret
  413008:	ldr	w20, [x20, #40]
  41300c:	mov	x0, #0x20                  	// #32
  413010:	bl	426140 <ferror@plt+0x221b0>
  413014:	strh	wzr, [x19, #6]
  413018:	ldr	x1, [x23, #104]
  41301c:	str	x19, [x0]
  413020:	str	w20, [x0, #24]
  413024:	mov	x3, #0x0                   	// #0
  413028:	cbnz	x1, 413040 <ferror@plt+0xf0b0>
  41302c:	b	41307c <ferror@plt+0xf0ec>
  413030:	ldr	x2, [x1, #8]
  413034:	mov	x3, x1
  413038:	mov	x1, x2
  41303c:	cbz	x2, 4130b8 <ferror@plt+0xf128>
  413040:	ldr	w2, [x1, #24]
  413044:	cmp	w20, w2
  413048:	b.lt	413030 <ferror@plt+0xf0a0>  // b.tstop
  41304c:	str	x0, [x1, #16]
  413050:	stp	x1, x3, [x0, #8]
  413054:	cbz	x3, 413088 <ferror@plt+0xf0f8>
  413058:	str	x0, [x3, #8]
  41305c:	ldr	w1, [x23, #112]
  413060:	mov	w2, #0x1                   	// #1
  413064:	ldr	x0, [x23, #136]
  413068:	add	w1, w1, w2
  41306c:	str	w1, [x23, #112]
  413070:	str	w2, [x23, #152]
  413074:	bl	43a970 <ferror@plt+0x369e0>
  413078:	b	412f88 <ferror@plt+0xeff8>
  41307c:	str	x0, [x23, #96]
  413080:	stp	xzr, xzr, [x0, #8]
  413084:	nop
  413088:	str	x0, [x23, #104]
  41308c:	b	41305c <ferror@plt+0xf0cc>
  413090:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413094:	add	x1, x1, #0x5c0
  413098:	add	x1, x1, #0x3e8
  41309c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4130a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4130a4:	add	x2, x2, #0xe60
  4130a8:	add	x0, x0, #0xf78
  4130ac:	mov	x19, #0x0                   	// #0
  4130b0:	bl	419d28 <ferror@plt+0x15d98>
  4130b4:	b	412f98 <ferror@plt+0xf008>
  4130b8:	str	x0, [x23, #96]
  4130bc:	stp	xzr, x3, [x0, #8]
  4130c0:	b	413058 <ferror@plt+0xf0c8>
  4130c4:	nop
  4130c8:	cbz	x0, 413128 <ferror@plt+0xf198>
  4130cc:	stp	x29, x30, [sp, #-48]!
  4130d0:	mov	x29, sp
  4130d4:	stp	x19, x20, [sp, #16]
  4130d8:	mov	x19, x0
  4130dc:	mov	x20, x1
  4130e0:	ldr	x0, [x0, #88]
  4130e4:	ldr	x0, [x0, #24]
  4130e8:	str	x21, [sp, #32]
  4130ec:	mov	w21, w2
  4130f0:	bl	427718 <ferror@plt+0x23788>
  4130f4:	cbz	x0, 413148 <ferror@plt+0xf1b8>
  4130f8:	ldr	x0, [x19, #32]
  4130fc:	strh	w21, [x20, #4]
  413100:	cbz	x0, 4131a0 <ferror@plt+0xf210>
  413104:	dmb	ish
  413108:	ldr	w1, [x0, #48]
  41310c:	cmp	w1, #0x0
  413110:	b.le	413174 <ferror@plt+0xf1e4>
  413114:	ldp	x19, x20, [sp, #16]
  413118:	ldr	x21, [sp, #32]
  41311c:	ldp	x29, x30, [sp], #48
  413120:	ldr	x0, [x0, #136]
  413124:	b	43a970 <ferror@plt+0x369e0>
  413128:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41312c:	add	x1, x1, #0x5c0
  413130:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  413134:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413138:	add	x1, x1, #0x400
  41313c:	add	x2, x2, #0xd80
  413140:	add	x0, x0, #0xf78
  413144:	b	419d28 <ferror@plt+0x15d98>
  413148:	ldp	x19, x20, [sp, #16]
  41314c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413150:	ldr	x21, [sp, #32]
  413154:	add	x1, x1, #0x5c0
  413158:	ldp	x29, x30, [sp], #48
  41315c:	add	x1, x1, #0x400
  413160:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  413164:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413168:	add	x2, x2, #0x1d8
  41316c:	add	x0, x0, #0xf78
  413170:	b	419d28 <ferror@plt+0x15d98>
  413174:	ldp	x19, x20, [sp, #16]
  413178:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41317c:	ldr	x21, [sp, #32]
  413180:	add	x1, x1, #0x5c0
  413184:	ldp	x29, x30, [sp], #48
  413188:	add	x1, x1, #0x418
  41318c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  413190:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413194:	add	x2, x2, #0xfc0
  413198:	add	x0, x0, #0xf78
  41319c:	b	419d28 <ferror@plt+0x15d98>
  4131a0:	ldp	x19, x20, [sp, #16]
  4131a4:	ldr	x21, [sp, #32]
  4131a8:	ldp	x29, x30, [sp], #48
  4131ac:	ret
  4131b0:	cbz	x0, 41324c <ferror@plt+0xf2bc>
  4131b4:	stp	x29, x30, [sp, #-48]!
  4131b8:	mov	x29, sp
  4131bc:	stp	x19, x20, [sp, #16]
  4131c0:	mov	x19, x0
  4131c4:	mov	x20, x1
  4131c8:	ldr	x0, [x0, #88]
  4131cc:	ldr	x0, [x0, #24]
  4131d0:	bl	427718 <ferror@plt+0x23788>
  4131d4:	cbz	x0, 41326c <ferror@plt+0xf2dc>
  4131d8:	stp	x21, x22, [sp, #32]
  4131dc:	ldr	x21, [x19, #32]
  4131e0:	cbz	x21, 413224 <ferror@plt+0xf294>
  4131e4:	mov	x0, x21
  4131e8:	bl	43b8c0 <ferror@plt+0x37930>
  4131ec:	ldr	x22, [x19, #88]
  4131f0:	mov	x1, x20
  4131f4:	ldr	x0, [x22, #24]
  4131f8:	bl	427388 <ferror@plt+0x233f8>
  4131fc:	ldr	w1, [x19, #44]
  413200:	str	x0, [x22, #24]
  413204:	tbz	w1, #6, 413294 <ferror@plt+0xf304>
  413208:	mov	x0, x21
  41320c:	bl	43b990 <ferror@plt+0x37a00>
  413210:	mov	x0, x20
  413214:	ldp	x19, x20, [sp, #16]
  413218:	ldp	x21, x22, [sp, #32]
  41321c:	ldp	x29, x30, [sp], #48
  413220:	b	417d40 <ferror@plt+0x13db0>
  413224:	ldr	x19, [x19, #88]
  413228:	mov	x1, x20
  41322c:	ldr	x0, [x19, #24]
  413230:	bl	427388 <ferror@plt+0x233f8>
  413234:	str	x0, [x19, #24]
  413238:	mov	x0, x20
  41323c:	ldp	x19, x20, [sp, #16]
  413240:	ldp	x21, x22, [sp, #32]
  413244:	ldp	x29, x30, [sp], #48
  413248:	b	417d40 <ferror@plt+0x13db0>
  41324c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413250:	add	x1, x1, #0x5c0
  413254:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  413258:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41325c:	add	x1, x1, #0x430
  413260:	add	x2, x2, #0xd80
  413264:	add	x0, x0, #0xf78
  413268:	b	419d28 <ferror@plt+0x15d98>
  41326c:	ldp	x19, x20, [sp, #16]
  413270:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413274:	ldp	x29, x30, [sp], #48
  413278:	add	x1, x1, #0x5c0
  41327c:	add	x1, x1, #0x430
  413280:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  413284:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413288:	add	x2, x2, #0x1d8
  41328c:	add	x0, x0, #0xf78
  413290:	b	419d28 <ferror@plt+0x15d98>
  413294:	ldr	x1, [x21, #96]
  413298:	mov	x3, #0x0                   	// #0
  41329c:	nop
  4132a0:	cbz	x1, 4132e4 <ferror@plt+0xf354>
  4132a4:	ldr	x2, [x1]
  4132a8:	ldr	x0, [x1, #16]
  4132ac:	cmp	x20, x2
  4132b0:	b.eq	4132c0 <ferror@plt+0xf330>  // b.none
  4132b4:	mov	x3, x1
  4132b8:	mov	x1, x0
  4132bc:	b	4132a0 <ferror@plt+0xf310>
  4132c0:	cbz	x3, 4132f8 <ferror@plt+0xf368>
  4132c4:	str	x0, [x3, #16]
  4132c8:	cbz	x0, 413300 <ferror@plt+0xf370>
  4132cc:	str	x3, [x0, #8]
  4132d0:	mov	x0, #0x20                  	// #32
  4132d4:	bl	426730 <ferror@plt+0x227a0>
  4132d8:	ldr	w0, [x21, #112]
  4132dc:	sub	w0, w0, #0x1
  4132e0:	str	w0, [x21, #112]
  4132e4:	ldr	x0, [x21, #136]
  4132e8:	mov	w1, #0x1                   	// #1
  4132ec:	str	w1, [x21, #152]
  4132f0:	bl	43a970 <ferror@plt+0x369e0>
  4132f4:	b	413208 <ferror@plt+0xf278>
  4132f8:	str	x0, [x21, #96]
  4132fc:	b	4132c8 <ferror@plt+0xf338>
  413300:	str	x3, [x21, #104]
  413304:	b	4132d0 <ferror@plt+0xf340>
  413308:	stp	x29, x30, [sp, #-32]!
  41330c:	mov	x29, sp
  413310:	cbz	x0, 41333c <ferror@plt+0xf3ac>
  413314:	ldr	x0, [x0, #88]
  413318:	ldr	x0, [x0, #24]
  41331c:	str	x19, [sp, #16]
  413320:	mov	x19, x1
  413324:	bl	427718 <ferror@plt+0x23788>
  413328:	cbz	x0, 413368 <ferror@plt+0xf3d8>
  41332c:	ldrh	w0, [x19, #6]
  413330:	ldr	x19, [sp, #16]
  413334:	ldp	x29, x30, [sp], #32
  413338:	ret
  41333c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413340:	add	x1, x1, #0x5c0
  413344:	add	x1, x1, #0x448
  413348:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41334c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413350:	add	x2, x2, #0xd80
  413354:	add	x0, x0, #0xf78
  413358:	bl	419d28 <ferror@plt+0x15d98>
  41335c:	mov	w0, #0x0                   	// #0
  413360:	ldp	x29, x30, [sp], #32
  413364:	ret
  413368:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41336c:	add	x1, x1, #0x5c0
  413370:	add	x1, x1, #0x448
  413374:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  413378:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41337c:	add	x2, x2, #0x1d8
  413380:	add	x0, x0, #0xf78
  413384:	bl	419d28 <ferror@plt+0x15d98>
  413388:	mov	w0, #0x0                   	// #0
  41338c:	ldr	x19, [sp, #16]
  413390:	ldp	x29, x30, [sp], #32
  413394:	ret
  413398:	stp	x29, x30, [sp, #-48]!
  41339c:	mov	x29, sp
  4133a0:	cbz	x0, 4133cc <ferror@plt+0xf43c>
  4133a4:	mov	x1, #0x0                   	// #0
  4133a8:	str	x19, [sp, #16]
  4133ac:	mov	x19, x0
  4133b0:	add	x0, sp, #0x20
  4133b4:	bl	4038b0 <gettimeofday@plt>
  4133b8:	ldr	q0, [sp, #32]
  4133bc:	str	q0, [x19]
  4133c0:	ldr	x19, [sp, #16]
  4133c4:	ldp	x29, x30, [sp], #48
  4133c8:	ret
  4133cc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4133d0:	add	x1, x1, #0x5c0
  4133d4:	add	x1, x1, #0x460
  4133d8:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4133dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4133e0:	add	x2, x2, #0x200
  4133e4:	add	x0, x0, #0xf78
  4133e8:	bl	419d28 <ferror@plt+0x15d98>
  4133ec:	ldp	x29, x30, [sp], #48
  4133f0:	ret
  4133f4:	nop
  4133f8:	stp	x29, x30, [sp, #-32]!
  4133fc:	mov	x1, #0x0                   	// #0
  413400:	mov	x29, sp
  413404:	add	x0, sp, #0x10
  413408:	bl	4038b0 <gettimeofday@plt>
  41340c:	ldp	x2, x1, [sp, #16]
  413410:	mov	x0, #0x4240                	// #16960
  413414:	movk	x0, #0xf, lsl #16
  413418:	ldp	x29, x30, [sp], #32
  41341c:	madd	x0, x2, x0, x1
  413420:	ret
  413424:	nop
  413428:	stp	x29, x30, [sp, #-32]!
  41342c:	mov	w0, #0x1                   	// #1
  413430:	mov	x29, sp
  413434:	add	x1, sp, #0x10
  413438:	bl	403650 <clock_gettime@plt>
  41343c:	mov	x0, #0x5fff                	// #24575
  413440:	mov	x1, #0xbffe                	// #49150
  413444:	ldr	x2, [sp, #16]
  413448:	movk	x0, #0x758a, lsl #16
  41344c:	movk	x0, #0x20ce, lsl #32
  413450:	movk	x1, #0xeb14, lsl #16
  413454:	movk	x0, #0x461, lsl #48
  413458:	movk	x1, #0x419c, lsl #32
  41345c:	add	x0, x2, x0
  413460:	movk	x1, #0x8c2, lsl #48
  413464:	cmp	x0, x1
  413468:	b.ls	413498 <ferror@plt+0xf508>  // b.plast
  41346c:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  413470:	add	x3, x3, #0x5c0
  413474:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  413478:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  41347c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413480:	add	x3, x3, #0xa0
  413484:	add	x4, x4, #0xef0
  413488:	add	x1, x1, #0xd60
  41348c:	add	x0, x0, #0xf78
  413490:	mov	w2, #0xa0c                 	// #2572
  413494:	bl	430e98 <ferror@plt+0x2cf08>
  413498:	mov	x1, #0xf7cf                	// #63439
  41349c:	mov	x3, #0x4240                	// #16960
  4134a0:	movk	x1, #0xe353, lsl #16
  4134a4:	movk	x3, #0xf, lsl #16
  4134a8:	ldr	x0, [sp, #24]
  4134ac:	movk	x1, #0x9ba5, lsl #32
  4134b0:	movk	x1, #0x20c4, lsl #48
  4134b4:	ldp	x29, x30, [sp], #32
  4134b8:	smulh	x1, x0, x1
  4134bc:	asr	x1, x1, #7
  4134c0:	sub	x0, x1, x0, asr #63
  4134c4:	madd	x0, x2, x3, x0
  4134c8:	ret
  4134cc:	nop
  4134d0:	stp	x29, x30, [sp, #-32]!
  4134d4:	mov	x29, sp
  4134d8:	stp	x19, x20, [sp, #16]
  4134dc:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4134e0:	add	x19, x19, #0x600
  4134e4:	add	x19, x19, #0x50
  4134e8:	mov	x0, x19
  4134ec:	bl	43c728 <ferror@plt+0x38798>
  4134f0:	mov	x20, x0
  4134f4:	cbz	x0, 413508 <ferror@plt+0xf578>
  4134f8:	ldr	w0, [x20]
  4134fc:	ldp	x19, x20, [sp, #16]
  413500:	ldp	x29, x30, [sp], #32
  413504:	ret
  413508:	mov	x0, #0x10                  	// #16
  41350c:	bl	4266b0 <ferror@plt+0x22720>
  413510:	mov	x20, x0
  413514:	mov	x0, x19
  413518:	mov	x1, x20
  41351c:	bl	43c758 <ferror@plt+0x387c8>
  413520:	ldr	w0, [x20]
  413524:	ldp	x19, x20, [sp, #16]
  413528:	ldp	x29, x30, [sp], #32
  41352c:	ret
  413530:	stp	x29, x30, [sp, #-32]!
  413534:	mov	x29, sp
  413538:	stp	x19, x20, [sp, #16]
  41353c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  413540:	add	x19, x19, #0x600
  413544:	add	x19, x19, #0x50
  413548:	mov	x0, x19
  41354c:	bl	43c728 <ferror@plt+0x38798>
  413550:	mov	x20, x0
  413554:	cbz	x0, 413570 <ferror@plt+0xf5e0>
  413558:	ldr	x0, [x20, #8]
  41355c:	cbz	x0, 413564 <ferror@plt+0xf5d4>
  413560:	ldr	x0, [x0]
  413564:	ldp	x19, x20, [sp, #16]
  413568:	ldp	x29, x30, [sp], #32
  41356c:	ret
  413570:	mov	x0, #0x10                  	// #16
  413574:	bl	4266b0 <ferror@plt+0x22720>
  413578:	mov	x20, x0
  41357c:	mov	x0, x19
  413580:	mov	x1, x20
  413584:	bl	43c758 <ferror@plt+0x387c8>
  413588:	b	413558 <ferror@plt+0xf5c8>
  41358c:	nop
  413590:	ldr	w0, [x0, #44]
  413594:	mvn	w0, w0
  413598:	and	w0, w0, #0x1
  41359c:	ret
  4135a0:	stp	x29, x30, [sp, #-32]!
  4135a4:	mov	x29, sp
  4135a8:	stp	x19, x20, [sp, #16]
  4135ac:	mov	x19, x0
  4135b0:	bl	432408 <ferror@plt+0x2e478>
  4135b4:	mov	x20, x0
  4135b8:	cbz	x19, 41364c <ferror@plt+0xf6bc>
  4135bc:	mov	x0, x19
  4135c0:	bl	43b8c0 <ferror@plt+0x37930>
  4135c4:	ldr	x0, [x19, #24]
  4135c8:	cbz	x0, 4135f0 <ferror@plt+0xf660>
  4135cc:	cmp	x0, x20
  4135d0:	mov	w20, #0x0                   	// #0
  4135d4:	b.eq	413674 <ferror@plt+0xf6e4>  // b.none
  4135d8:	mov	x0, x19
  4135dc:	bl	43b990 <ferror@plt+0x37a00>
  4135e0:	mov	w0, w20
  4135e4:	ldp	x19, x20, [sp, #16]
  4135e8:	ldp	x29, x30, [sp], #32
  4135ec:	ret
  4135f0:	ldr	w0, [x19, #32]
  4135f4:	str	x20, [x19, #24]
  4135f8:	cbnz	w0, 413620 <ferror@plt+0xf690>
  4135fc:	add	w0, w0, #0x1
  413600:	mov	w20, #0x1                   	// #1
  413604:	str	w0, [x19, #32]
  413608:	mov	x0, x19
  41360c:	bl	43b990 <ferror@plt+0x37a00>
  413610:	mov	w0, w20
  413614:	ldp	x19, x20, [sp, #16]
  413618:	ldp	x29, x30, [sp], #32
  41361c:	ret
  413620:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  413624:	add	x3, x3, #0x5c0
  413628:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  41362c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  413630:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413634:	add	x3, x3, #0x108
  413638:	add	x4, x4, #0xff0
  41363c:	add	x1, x1, #0xd60
  413640:	add	x0, x0, #0xf78
  413644:	mov	w2, #0xc3c                 	// #3132
  413648:	bl	430e98 <ferror@plt+0x2cf08>
  41364c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  413650:	add	x19, x19, #0xa70
  413654:	add	x0, x19, #0x250
  413658:	bl	43b8c0 <ferror@plt+0x37930>
  41365c:	ldr	x0, [x19, #600]
  413660:	cbz	x0, 413688 <ferror@plt+0xf6f8>
  413664:	add	x0, x19, #0x250
  413668:	bl	43b990 <ferror@plt+0x37a00>
  41366c:	ldr	x19, [x19, #600]
  413670:	b	4135bc <ferror@plt+0xf62c>
  413674:	ldr	w0, [x19, #32]
  413678:	mov	w20, #0x1                   	// #1
  41367c:	add	w0, w0, #0x1
  413680:	str	w0, [x19, #32]
  413684:	b	413608 <ferror@plt+0xf678>
  413688:	bl	411128 <ferror@plt+0xd198>
  41368c:	str	x0, [x19, #600]
  413690:	b	413664 <ferror@plt+0xf6d4>
  413694:	nop
  413698:	stp	x29, x30, [sp, #-48]!
  41369c:	mov	x29, sp
  4136a0:	stp	x19, x20, [sp, #16]
  4136a4:	mov	x19, x0
  4136a8:	cbz	x0, 413738 <ferror@plt+0xf7a8>
  4136ac:	mov	x0, x19
  4136b0:	bl	43b8c0 <ferror@plt+0x37930>
  4136b4:	ldr	w0, [x19, #32]
  4136b8:	sub	w0, w0, #0x1
  4136bc:	str	w0, [x19, #32]
  4136c0:	cbnz	w0, 41370c <ferror@plt+0xf77c>
  4136c4:	ldr	x1, [x19, #40]
  4136c8:	str	xzr, [x19, #24]
  4136cc:	cbz	x1, 41370c <ferror@plt+0xf77c>
  4136d0:	ldr	x20, [x1]
  4136d4:	str	x21, [sp, #32]
  4136d8:	mov	x0, x1
  4136dc:	ldr	x21, [x20, #8]
  4136e0:	bl	4274c8 <ferror@plt+0x23538>
  4136e4:	str	x0, [x19, #40]
  4136e8:	cmp	x19, x21
  4136ec:	b.eq	41371c <ferror@plt+0xf78c>  // b.none
  4136f0:	ldr	x0, [x20, #8]
  4136f4:	bl	43b8c0 <ferror@plt+0x37930>
  4136f8:	ldr	x0, [x20]
  4136fc:	bl	43c3b8 <ferror@plt+0x38428>
  413700:	ldr	x0, [x20, #8]
  413704:	bl	43b990 <ferror@plt+0x37a00>
  413708:	ldr	x21, [sp, #32]
  41370c:	mov	x0, x19
  413710:	ldp	x19, x20, [sp, #16]
  413714:	ldp	x29, x30, [sp], #48
  413718:	b	43b990 <ferror@plt+0x37a00>
  41371c:	ldr	x0, [x20]
  413720:	bl	43c3b8 <ferror@plt+0x38428>
  413724:	mov	x0, x19
  413728:	ldp	x19, x20, [sp, #16]
  41372c:	ldr	x21, [sp, #32]
  413730:	ldp	x29, x30, [sp], #48
  413734:	b	43b990 <ferror@plt+0x37a00>
  413738:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41373c:	add	x19, x19, #0xa70
  413740:	add	x0, x19, #0x250
  413744:	bl	43b8c0 <ferror@plt+0x37930>
  413748:	ldr	x0, [x19, #600]
  41374c:	cbz	x0, 413760 <ferror@plt+0xf7d0>
  413750:	add	x0, x19, #0x250
  413754:	bl	43b990 <ferror@plt+0x37a00>
  413758:	ldr	x19, [x19, #600]
  41375c:	b	4136ac <ferror@plt+0xf71c>
  413760:	bl	411128 <ferror@plt+0xd198>
  413764:	str	x0, [x19, #600]
  413768:	b	413750 <ferror@plt+0xf7c0>
  41376c:	nop
  413770:	stp	x29, x30, [sp, #-32]!
  413774:	mov	x29, sp
  413778:	stp	x19, x20, [sp, #16]
  41377c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  413780:	add	x20, x20, #0xa70
  413784:	mov	x19, x0
  413788:	add	x0, x20, #0x250
  41378c:	bl	43b8c0 <ferror@plt+0x37930>
  413790:	ldr	x0, [x20, #600]
  413794:	cbz	x0, 413870 <ferror@plt+0xf8e0>
  413798:	add	x0, x20, #0x250
  41379c:	bl	43b990 <ferror@plt+0x37a00>
  4137a0:	ldr	x1, [x20, #600]
  4137a4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4137a8:	add	x0, x0, #0x600
  4137ac:	cmp	x19, x1
  4137b0:	add	x0, x0, #0x10
  4137b4:	csel	x19, x19, xzr, ne  // ne = any
  4137b8:	bl	43c728 <ferror@plt+0x38798>
  4137bc:	mov	x20, x0
  4137c0:	cbz	x0, 413848 <ferror@plt+0xf8b8>
  4137c4:	bl	4231e0 <ferror@plt+0x1f250>
  4137c8:	cmp	x19, x0
  4137cc:	b.eq	4137f8 <ferror@plt+0xf868>  // b.none
  4137d0:	ldp	x19, x20, [sp, #16]
  4137d4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4137d8:	ldp	x29, x30, [sp], #32
  4137dc:	add	x1, x1, #0x5c0
  4137e0:	add	x1, x1, #0x478
  4137e4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4137e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4137ec:	add	x2, x2, #0x220
  4137f0:	add	x0, x0, #0xf78
  4137f4:	b	419d28 <ferror@plt+0x15d98>
  4137f8:	mov	x0, x20
  4137fc:	bl	422ad0 <ferror@plt+0x1eb40>
  413800:	mov	x0, x19
  413804:	bl	413698 <ferror@plt+0xf708>
  413808:	cbz	x19, 41383c <ferror@plt+0xf8ac>
  41380c:	dmb	ish
  413810:	ldr	w0, [x19, #48]
  413814:	cmp	w0, #0x0
  413818:	b.le	41387c <ferror@plt+0xf8ec>
  41381c:	add	x0, x19, #0x30
  413820:	ldxr	w1, [x0]
  413824:	sub	w2, w1, #0x1
  413828:	stlxr	w3, w2, [x0]
  41382c:	cbnz	w3, 413820 <ferror@plt+0xf890>
  413830:	dmb	ish
  413834:	cmp	w1, #0x1
  413838:	b.eq	4138a4 <ferror@plt+0xf914>  // b.none
  41383c:	ldp	x19, x20, [sp, #16]
  413840:	ldp	x29, x30, [sp], #32
  413844:	ret
  413848:	ldp	x19, x20, [sp, #16]
  41384c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413850:	ldp	x29, x30, [sp], #32
  413854:	add	x1, x1, #0x5c0
  413858:	add	x1, x1, #0x478
  41385c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  413860:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413864:	add	x2, x2, #0x210
  413868:	add	x0, x0, #0xf78
  41386c:	b	419d28 <ferror@plt+0x15d98>
  413870:	bl	411128 <ferror@plt+0xd198>
  413874:	str	x0, [x20, #600]
  413878:	b	413798 <ferror@plt+0xf808>
  41387c:	ldp	x19, x20, [sp, #16]
  413880:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  413884:	ldp	x29, x30, [sp], #32
  413888:	add	x1, x1, #0x5c0
  41388c:	add	x1, x1, #0xf0
  413890:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  413894:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413898:	add	x2, x2, #0xfc0
  41389c:	add	x0, x0, #0xf78
  4138a0:	b	419d28 <ferror@plt+0x15d98>
  4138a4:	mov	x0, x19
  4138a8:	ldp	x19, x20, [sp, #16]
  4138ac:	ldp	x29, x30, [sp], #32
  4138b0:	b	4109e0 <ferror@plt+0xca50>
  4138b4:	nop
  4138b8:	stp	x29, x30, [sp, #-80]!
  4138bc:	mov	x29, sp
  4138c0:	stp	x19, x20, [sp, #16]
  4138c4:	mov	x19, x0
  4138c8:	mov	x20, x2
  4138cc:	stp	x21, x22, [sp, #32]
  4138d0:	mov	x22, x1
  4138d4:	bl	432408 <ferror@plt+0x2e478>
  4138d8:	mov	x21, x0
  4138dc:	cbz	x19, 413a10 <ferror@plt+0xfa80>
  4138e0:	cmp	x19, x20
  4138e4:	b.eq	4139a4 <ferror@plt+0xfa14>  // b.none
  4138e8:	mov	x0, x19
  4138ec:	bl	43b8c0 <ferror@plt+0x37930>
  4138f0:	ldr	x2, [x19, #24]
  4138f4:	cmp	x2, #0x0
  4138f8:	ccmp	x21, x2, #0x4, ne  // ne = any
  4138fc:	b.ne	413934 <ferror@plt+0xf9a4>  // b.any
  413900:	cbz	x2, 413988 <ferror@plt+0xf9f8>
  413904:	cmp	x21, x2
  413908:	mov	w21, #0x0                   	// #0
  41390c:	b.eq	413a38 <ferror@plt+0xfaa8>  // b.none
  413910:	cmp	x19, x20
  413914:	b.eq	413920 <ferror@plt+0xf990>  // b.none
  413918:	mov	x0, x19
  41391c:	bl	43b990 <ferror@plt+0x37a00>
  413920:	mov	w0, w21
  413924:	ldp	x19, x20, [sp, #16]
  413928:	ldp	x21, x22, [sp, #32]
  41392c:	ldp	x29, x30, [sp], #80
  413930:	ret
  413934:	ldr	x0, [x19, #40]
  413938:	str	x23, [sp, #48]
  41393c:	add	x23, sp, #0x40
  413940:	stp	x22, x20, [sp, #64]
  413944:	mov	x1, x23
  413948:	bl	427100 <ferror@plt+0x23170>
  41394c:	str	x0, [x19, #40]
  413950:	mov	x0, x19
  413954:	bl	43b990 <ferror@plt+0x37a00>
  413958:	mov	x1, x20
  41395c:	mov	x0, x22
  413960:	bl	43c250 <ferror@plt+0x382c0>
  413964:	mov	x0, x19
  413968:	bl	43b8c0 <ferror@plt+0x37930>
  41396c:	ldr	x0, [x19, #40]
  413970:	mov	x1, x23
  413974:	bl	427388 <ferror@plt+0x233f8>
  413978:	ldr	x2, [x19, #24]
  41397c:	ldr	x23, [sp, #48]
  413980:	str	x0, [x19, #40]
  413984:	cbnz	x2, 413904 <ferror@plt+0xf974>
  413988:	ldr	w0, [x19, #32]
  41398c:	str	x21, [x19, #24]
  413990:	cbnz	w0, 4139e0 <ferror@plt+0xfa50>
  413994:	add	w0, w0, #0x1
  413998:	mov	w21, #0x1                   	// #1
  41399c:	str	w0, [x19, #32]
  4139a0:	b	413910 <ferror@plt+0xf980>
  4139a4:	ldr	x2, [x19, #24]
  4139a8:	cmp	x2, #0x0
  4139ac:	ccmp	x21, x2, #0x4, ne  // ne = any
  4139b0:	b.eq	413900 <ferror@plt+0xf970>  // b.none
  4139b4:	ldr	x0, [x19, #40]
  4139b8:	str	x23, [sp, #48]
  4139bc:	add	x23, sp, #0x40
  4139c0:	stp	x22, x19, [sp, #64]
  4139c4:	mov	x1, x23
  4139c8:	bl	427100 <ferror@plt+0x23170>
  4139cc:	str	x0, [x19, #40]
  4139d0:	mov	x1, x19
  4139d4:	mov	x0, x22
  4139d8:	bl	43c250 <ferror@plt+0x382c0>
  4139dc:	b	41396c <ferror@plt+0xf9dc>
  4139e0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  4139e4:	add	x3, x3, #0x5c0
  4139e8:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  4139ec:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4139f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4139f4:	add	x3, x3, #0x4a0
  4139f8:	add	x4, x4, #0xff0
  4139fc:	add	x1, x1, #0xd60
  413a00:	add	x0, x0, #0xf78
  413a04:	mov	w2, #0xca8                 	// #3240
  413a08:	str	x23, [sp, #48]
  413a0c:	bl	430e98 <ferror@plt+0x2cf08>
  413a10:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  413a14:	add	x19, x19, #0xa70
  413a18:	add	x0, x19, #0x250
  413a1c:	bl	43b8c0 <ferror@plt+0x37930>
  413a20:	ldr	x0, [x19, #600]
  413a24:	cbz	x0, 413a4c <ferror@plt+0xfabc>
  413a28:	add	x0, x19, #0x250
  413a2c:	bl	43b990 <ferror@plt+0x37a00>
  413a30:	ldr	x19, [x19, #600]
  413a34:	b	4138e0 <ferror@plt+0xf950>
  413a38:	ldr	w0, [x19, #32]
  413a3c:	mov	w21, #0x1                   	// #1
  413a40:	add	w0, w0, #0x1
  413a44:	str	w0, [x19, #32]
  413a48:	b	413910 <ferror@plt+0xf980>
  413a4c:	bl	411128 <ferror@plt+0xd198>
  413a50:	str	x0, [x19, #600]
  413a54:	b	413a28 <ferror@plt+0xfa98>
  413a58:	stp	x29, x30, [sp, #-128]!
  413a5c:	mov	x29, sp
  413a60:	stp	x21, x22, [sp, #32]
  413a64:	mov	x22, x1
  413a68:	stp	x27, x28, [sp, #80]
  413a6c:	mov	x27, x0
  413a70:	cbz	x0, 413eb4 <ferror@plt+0xff24>
  413a74:	mov	x0, x27
  413a78:	bl	43b8c0 <ferror@plt+0x37930>
  413a7c:	ldr	w0, [x27, #88]
  413a80:	str	wzr, [x27, #176]
  413a84:	cbnz	w0, 413e44 <ferror@plt+0xfeb4>
  413a88:	ldr	x2, [x27, #56]
  413a8c:	stp	x19, x20, [sp, #16]
  413a90:	mov	x19, #0x0                   	// #0
  413a94:	stp	x23, x24, [sp, #48]
  413a98:	ldr	w3, [x2, #8]
  413a9c:	stp	x25, x26, [sp, #64]
  413aa0:	cbnz	w3, 413abc <ferror@plt+0xfb2c>
  413aa4:	b	413af8 <ferror@plt+0xfb68>
  413aa8:	sub	w1, w1, #0x1
  413aac:	str	w1, [x0, #24]
  413ab0:	add	x19, x19, #0x1
  413ab4:	cmp	w3, w19
  413ab8:	b.ls	413af8 <ferror@plt+0xfb68>  // b.plast
  413abc:	ldr	x1, [x2]
  413ac0:	ldr	x0, [x1, x19, lsl #3]
  413ac4:	cbz	x0, 413ab0 <ferror@plt+0xfb20>
  413ac8:	ldr	w1, [x0, #24]
  413acc:	cmp	w1, #0x1
  413ad0:	b.hi	413aa8 <ferror@plt+0xfb18>  // b.pmore
  413ad4:	mov	w2, #0x1                   	// #1
  413ad8:	mov	x1, x27
  413adc:	bl	40fc70 <ferror@plt+0xbce0>
  413ae0:	add	x19, x19, #0x1
  413ae4:	ldr	x2, [x27, #56]
  413ae8:	ldr	w3, [x2, #8]
  413aec:	cmp	w3, w19
  413af0:	b.hi	413abc <ferror@plt+0xfb2c>  // b.pmore
  413af4:	nop
  413af8:	mov	x23, #0xf7cf                	// #63439
  413afc:	mov	x25, #0x5fff                	// #24575
  413b00:	movk	x23, #0xe353, lsl #16
  413b04:	movk	x25, #0x758a, lsl #16
  413b08:	mov	x0, x2
  413b0c:	mov	w1, #0x0                   	// #0
  413b10:	movk	x23, #0x9ba5, lsl #32
  413b14:	bl	440c48 <ferror@plt+0x3ccb8>
  413b18:	movk	x25, #0x20ce, lsl #32
  413b1c:	mov	w0, #0xffffffff            	// #-1
  413b20:	mov	w26, #0x0                   	// #0
  413b24:	mov	x20, #0x0                   	// #0
  413b28:	mov	x28, #0x0                   	// #0
  413b2c:	mov	w21, #0x7fffffff            	// #2147483647
  413b30:	movk	x23, #0x20c4, lsl #48
  413b34:	movk	x25, #0x461, lsl #48
  413b38:	str	w0, [x27, #64]
  413b3c:	nop
  413b40:	cbz	x20, 413bb8 <ferror@plt+0xfc28>
  413b44:	ldr	x19, [x20, #72]
  413b48:	cbz	x19, 413bb8 <ferror@plt+0xfc28>
  413b4c:	ldr	w0, [x20, #24]
  413b50:	cmp	w0, #0x1
  413b54:	b.ls	413dac <ferror@plt+0xfe1c>  // b.plast
  413b58:	sub	w0, w0, #0x1
  413b5c:	str	w0, [x20, #24]
  413b60:	mov	x20, x19
  413b64:	cbz	x19, 413cd4 <ferror@plt+0xfd44>
  413b68:	ldr	w3, [x19, #24]
  413b6c:	mov	w4, #0xffffffff            	// #-1
  413b70:	ldr	w0, [x19, #44]
  413b74:	mov	w2, #0x41                  	// #65
  413b78:	add	w1, w3, #0x1
  413b7c:	str	w1, [x19, #24]
  413b80:	str	w4, [sp, #108]
  413b84:	and	w2, w0, w2
  413b88:	cmp	w2, #0x1
  413b8c:	b.ne	413b40 <ferror@plt+0xfbb0>  // b.any
  413b90:	cbz	w26, 413ba0 <ferror@plt+0xfc10>
  413b94:	ldr	w4, [x19, #40]
  413b98:	cmp	w4, w21
  413b9c:	b.gt	413bd8 <ferror@plt+0xfc48>
  413ba0:	tbz	w0, #4, 413be8 <ferror@plt+0xfc58>
  413ba4:	ldr	w21, [x19, #40]
  413ba8:	add	w26, w26, #0x1
  413bac:	str	wzr, [x27, #64]
  413bb0:	cbnz	x20, 413b44 <ferror@plt+0xfbb4>
  413bb4:	nop
  413bb8:	cbz	x28, 413cc8 <ferror@plt+0xfd38>
  413bbc:	ldr	x28, [x28, #8]
  413bc0:	cbz	x28, 413cd0 <ferror@plt+0xfd40>
  413bc4:	ldr	x0, [x28]
  413bc8:	ldr	x19, [x0]
  413bcc:	cbnz	x20, 413b4c <ferror@plt+0xfbbc>
  413bd0:	mov	x20, x19
  413bd4:	b	413b64 <ferror@plt+0xfbd4>
  413bd8:	cmp	w1, #0x1
  413bdc:	b.ls	413ea4 <ferror@plt+0xff14>  // b.plast
  413be0:	str	w3, [x19, #24]
  413be4:	b	413cd4 <ferror@plt+0xfd44>
  413be8:	ldr	x0, [x19, #16]
  413bec:	ldr	x24, [x0]
  413bf0:	cbz	x24, 413d08 <ferror@plt+0xfd78>
  413bf4:	ldr	w1, [x27, #88]
  413bf8:	mov	x0, x27
  413bfc:	add	w1, w1, #0x1
  413c00:	str	w1, [x27, #88]
  413c04:	bl	43b990 <ferror@plt+0x37a00>
  413c08:	add	x1, sp, #0x6c
  413c0c:	mov	x0, x19
  413c10:	blr	x24
  413c14:	mov	w24, w0
  413c18:	mov	x0, x27
  413c1c:	bl	43b8c0 <ferror@plt+0x37930>
  413c20:	ldr	w0, [x27, #88]
  413c24:	sub	w0, w0, #0x1
  413c28:	str	w0, [x27, #88]
  413c2c:	cbnz	w24, 413ddc <ferror@plt+0xfe4c>
  413c30:	ldr	x2, [x19, #88]
  413c34:	ldr	x0, [x2, #16]
  413c38:	cmn	x0, #0x1
  413c3c:	b.eq	413e1c <ferror@plt+0xfe8c>  // b.none
  413c40:	ldr	w1, [x27, #176]
  413c44:	cbz	w1, 413d20 <ferror@plt+0xfd90>
  413c48:	ldr	x3, [x27, #168]
  413c4c:	ldr	w1, [x19, #44]
  413c50:	cmp	x0, x3
  413c54:	b.le	413d88 <ferror@plt+0xfdf8>
  413c58:	sub	x0, x0, x3
  413c5c:	ldr	w2, [sp, #108]
  413c60:	add	x0, x0, #0x3e7
  413c64:	and	w1, w1, #0x10
  413c68:	cmp	w2, #0x0
  413c6c:	lsr	x0, x0, #3
  413c70:	umulh	x0, x0, x23
  413c74:	lsr	x0, x0, #4
  413c78:	mov	w3, w0
  413c7c:	ccmp	w2, w0, #0x0, ge  // ge = tcont
  413c80:	b.le	413e2c <ferror@plt+0xfe9c>
  413c84:	str	w0, [sp, #108]
  413c88:	cbnz	w1, 413ca0 <ferror@plt+0xfd10>
  413c8c:	tbnz	w3, #31, 413b40 <ferror@plt+0xfbb0>
  413c90:	ldr	w0, [x27, #64]
  413c94:	tbz	w0, #31, 413cb8 <ferror@plt+0xfd28>
  413c98:	str	w3, [x27, #64]
  413c9c:	b	413b40 <ferror@plt+0xfbb0>
  413ca0:	ldr	w21, [x19, #40]
  413ca4:	add	w26, w26, #0x1
  413ca8:	str	wzr, [x27, #64]
  413cac:	tbnz	w3, #31, 413b40 <ferror@plt+0xfbb0>
  413cb0:	mov	w0, #0x0                   	// #0
  413cb4:	nop
  413cb8:	cmp	w0, w3
  413cbc:	csel	w0, w0, w3, le
  413cc0:	str	w0, [x27, #64]
  413cc4:	b	413b40 <ferror@plt+0xfbb0>
  413cc8:	ldr	x28, [x27, #80]
  413ccc:	cbnz	x28, 413bc4 <ferror@plt+0xfc34>
  413cd0:	cbnz	x20, 413dc4 <ferror@plt+0xfe34>
  413cd4:	mov	x0, x27
  413cd8:	bl	43b990 <ferror@plt+0x37a00>
  413cdc:	cbz	x22, 413ce4 <ferror@plt+0xfd54>
  413ce0:	str	w21, [x22]
  413ce4:	cmp	w26, #0x0
  413ce8:	cset	w0, gt
  413cec:	ldp	x19, x20, [sp, #16]
  413cf0:	ldp	x21, x22, [sp, #32]
  413cf4:	ldp	x23, x24, [sp, #48]
  413cf8:	ldp	x25, x26, [sp, #64]
  413cfc:	ldp	x27, x28, [sp, #80]
  413d00:	ldp	x29, x30, [sp], #128
  413d04:	ret
  413d08:	ldr	x2, [x19, #88]
  413d0c:	ldr	x0, [x2, #16]
  413d10:	cmn	x0, #0x1
  413d14:	b.eq	413b40 <ferror@plt+0xfbb0>  // b.none
  413d18:	ldr	w1, [x27, #176]
  413d1c:	cbnz	w1, 413c48 <ferror@plt+0xfcb8>
  413d20:	add	x1, sp, #0x70
  413d24:	mov	w0, #0x1                   	// #1
  413d28:	bl	403650 <clock_gettime@plt>
  413d2c:	ldr	x3, [sp, #112]
  413d30:	mov	x1, #0xbffe                	// #49150
  413d34:	movk	x1, #0xeb14, lsl #16
  413d38:	add	x0, x3, x25
  413d3c:	movk	x1, #0x419c, lsl #32
  413d40:	movk	x1, #0x8c2, lsl #48
  413d44:	cmp	x0, x1
  413d48:	b.hi	413e78 <ferror@plt+0xfee8>  // b.pmore
  413d4c:	ldr	x1, [sp, #120]
  413d50:	mov	w0, #0x1                   	// #1
  413d54:	ldr	x2, [x19, #88]
  413d58:	str	w0, [x27, #176]
  413d5c:	smulh	x4, x1, x23
  413d60:	ldr	x0, [x2, #16]
  413d64:	asr	x4, x4, #7
  413d68:	sub	x1, x4, x1, asr #63
  413d6c:	mov	x4, #0x4240                	// #16960
  413d70:	movk	x4, #0xf, lsl #16
  413d74:	madd	x3, x3, x4, x1
  413d78:	ldr	w1, [x19, #44]
  413d7c:	str	x3, [x27, #168]
  413d80:	cmp	x0, x3
  413d84:	b.gt	413c58 <ferror@plt+0xfcc8>
  413d88:	orr	w0, w1, #0x10
  413d8c:	str	wzr, [sp, #108]
  413d90:	ldr	x1, [x2, #8]
  413d94:	str	w0, [x19, #44]
  413d98:	mov	w3, #0x0                   	// #0
  413d9c:	cbnz	x1, 413df8 <ferror@plt+0xfe68>
  413da0:	ldr	w1, [x19, #44]
  413da4:	and	w1, w1, #0x10
  413da8:	b	413c88 <ferror@plt+0xfcf8>
  413dac:	mov	x0, x20
  413db0:	mov	x1, x27
  413db4:	mov	x20, x19
  413db8:	mov	w2, #0x1                   	// #1
  413dbc:	bl	40fc70 <ferror@plt+0xbce0>
  413dc0:	b	413b64 <ferror@plt+0xfbd4>
  413dc4:	ldr	w0, [x20, #24]
  413dc8:	cmp	w0, #0x1
  413dcc:	b.ls	413ee4 <ferror@plt+0xff54>  // b.plast
  413dd0:	sub	w0, w0, #0x1
  413dd4:	str	w0, [x20, #24]
  413dd8:	b	413cd4 <ferror@plt+0xfd44>
  413ddc:	ldr	x2, [x19, #88]
  413de0:	ldr	w1, [x19, #44]
  413de4:	ldr	w3, [sp, #108]
  413de8:	orr	w0, w1, #0x10
  413dec:	ldr	x1, [x2, #8]
  413df0:	str	w0, [x19, #44]
  413df4:	cbz	x1, 413da0 <ferror@plt+0xfe10>
  413df8:	ldr	x2, [x1, #88]
  413dfc:	ldr	w0, [x1, #44]
  413e00:	orr	w0, w0, #0x10
  413e04:	str	w0, [x1, #44]
  413e08:	ldr	x1, [x2, #8]
  413e0c:	cbnz	x1, 413df8 <ferror@plt+0xfe68>
  413e10:	ldr	w1, [x19, #44]
  413e14:	and	w1, w1, #0x10
  413e18:	b	413c88 <ferror@plt+0xfcf8>
  413e1c:	ldr	w1, [x19, #44]
  413e20:	ldr	w3, [sp, #108]
  413e24:	and	w1, w1, #0x10
  413e28:	b	413c88 <ferror@plt+0xfcf8>
  413e2c:	mov	w3, w2
  413e30:	cbz	w1, 413c90 <ferror@plt+0xfd00>
  413e34:	ldr	w21, [x19, #40]
  413e38:	add	w26, w26, #0x1
  413e3c:	mov	w0, #0x0                   	// #0
  413e40:	b	413cb8 <ferror@plt+0xfd28>
  413e44:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  413e48:	add	x2, x2, #0x248
  413e4c:	mov	w1, #0x10                  	// #16
  413e50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413e54:	add	x0, x0, #0xf78
  413e58:	bl	4199b8 <ferror@plt+0x15a28>
  413e5c:	mov	x0, x27
  413e60:	bl	43b990 <ferror@plt+0x37a00>
  413e64:	mov	w0, #0x0                   	// #0
  413e68:	ldp	x21, x22, [sp, #32]
  413e6c:	ldp	x27, x28, [sp, #80]
  413e70:	ldp	x29, x30, [sp], #128
  413e74:	ret
  413e78:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  413e7c:	add	x3, x3, #0x5c0
  413e80:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  413e84:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  413e88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  413e8c:	add	x3, x3, #0xa0
  413e90:	add	x4, x4, #0xef0
  413e94:	add	x1, x1, #0xd60
  413e98:	add	x0, x0, #0xf78
  413e9c:	mov	w2, #0xa0c                 	// #2572
  413ea0:	bl	430e98 <ferror@plt+0x2cf08>
  413ea4:	mov	x0, x19
  413ea8:	mov	x1, x27
  413eac:	bl	40fc70 <ferror@plt+0xbce0>
  413eb0:	b	413cd4 <ferror@plt+0xfd44>
  413eb4:	stp	x19, x20, [sp, #16]
  413eb8:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  413ebc:	add	x19, x19, #0xa70
  413ec0:	add	x0, x19, #0x250
  413ec4:	bl	43b8c0 <ferror@plt+0x37930>
  413ec8:	ldr	x0, [x19, #600]
  413ecc:	cbz	x0, 413ef8 <ferror@plt+0xff68>
  413ed0:	add	x0, x19, #0x250
  413ed4:	bl	43b990 <ferror@plt+0x37a00>
  413ed8:	ldr	x27, [x19, #600]
  413edc:	ldp	x19, x20, [sp, #16]
  413ee0:	b	413a74 <ferror@plt+0xfae4>
  413ee4:	mov	x0, x20
  413ee8:	mov	x1, x27
  413eec:	mov	w2, #0x1                   	// #1
  413ef0:	bl	40fc70 <ferror@plt+0xbce0>
  413ef4:	b	413cd4 <ferror@plt+0xfd44>
  413ef8:	bl	411128 <ferror@plt+0xd198>
  413efc:	str	x0, [x19, #600]
  413f00:	b	413ed0 <ferror@plt+0xff40>
  413f04:	nop
  413f08:	stp	x29, x30, [sp, #-64]!
  413f0c:	mov	x29, sp
  413f10:	stp	x21, x22, [sp, #32]
  413f14:	mov	x22, x0
  413f18:	mov	w21, w4
  413f1c:	stp	x19, x20, [sp, #16]
  413f20:	mov	w20, w1
  413f24:	mov	x19, x3
  413f28:	str	x23, [sp, #48]
  413f2c:	mov	x23, x2
  413f30:	bl	43b8c0 <ferror@plt+0x37930>
  413f34:	ldr	x5, [x22, #96]
  413f38:	cbz	x5, 413fd4 <ferror@plt+0x10044>
  413f3c:	mov	x3, x19
  413f40:	mov	w19, #0x0                   	// #0
  413f44:	nop
  413f48:	ldr	w6, [x5, #24]
  413f4c:	cmp	w6, w20
  413f50:	b.gt	413f88 <ferror@plt+0xfff8>
  413f54:	cmp	w21, w19
  413f58:	b.le	413fc0 <ferror@plt+0x10030>
  413f5c:	ldr	x7, [x5]
  413f60:	add	w19, w19, #0x1
  413f64:	ldr	x5, [x5, #16]
  413f68:	add	x3, x3, #0x8
  413f6c:	ldrh	w6, [x7, #4]
  413f70:	ldr	w1, [x7]
  413f74:	and	w6, w6, #0xffffffc7
  413f78:	stur	w1, [x3, #-8]
  413f7c:	sturh	w6, [x3, #-4]
  413f80:	sturh	wzr, [x3, #-2]
  413f84:	cbnz	x5, 413f48 <ferror@plt+0xffb8>
  413f88:	str	wzr, [x22, #152]
  413f8c:	cbz	x23, 413fa0 <ferror@plt+0x10010>
  413f90:	ldr	w0, [x22, #64]
  413f94:	str	w0, [x23]
  413f98:	cbz	w0, 413fa0 <ferror@plt+0x10010>
  413f9c:	str	wzr, [x22, #176]
  413fa0:	mov	x0, x22
  413fa4:	bl	43b990 <ferror@plt+0x37a00>
  413fa8:	mov	w0, w19
  413fac:	ldp	x19, x20, [sp, #16]
  413fb0:	ldp	x21, x22, [sp, #32]
  413fb4:	ldr	x23, [sp, #48]
  413fb8:	ldp	x29, x30, [sp], #64
  413fbc:	ret
  413fc0:	ldr	x5, [x5, #16]
  413fc4:	add	w19, w19, #0x1
  413fc8:	add	x3, x3, #0x8
  413fcc:	cbnz	x5, 413f48 <ferror@plt+0xffb8>
  413fd0:	b	413f88 <ferror@plt+0xfff8>
  413fd4:	mov	w19, #0x0                   	// #0
  413fd8:	b	413f88 <ferror@plt+0xfff8>
  413fdc:	nop
  413fe0:	stp	x29, x30, [sp, #-112]!
  413fe4:	mov	x29, sp
  413fe8:	stp	x21, x22, [sp, #32]
  413fec:	mov	x21, x0
  413ff0:	stp	x19, x20, [sp, #16]
  413ff4:	mov	x19, x2
  413ff8:	mov	w20, w3
  413ffc:	stp	x25, x26, [sp, #64]
  414000:	mov	w25, w1
  414004:	bl	43b8c0 <ferror@plt+0x37930>
  414008:	ldr	w22, [x21, #88]
  41400c:	cbnz	w22, 414328 <ferror@plt+0x10398>
  414010:	ldrh	w0, [x21, #150]
  414014:	stp	x27, x28, [sp, #80]
  414018:	cbnz	w0, 4142f4 <ferror@plt+0x10364>
  41401c:	ldr	w27, [x21, #152]
  414020:	cbnz	w27, 414304 <ferror@plt+0x10374>
  414024:	stp	x23, x24, [sp, #48]
  414028:	cmp	w20, #0x0
  41402c:	ldr	x1, [x21, #96]
  414030:	b.le	414068 <ferror@plt+0x100d8>
  414034:	sub	w3, w20, #0x1
  414038:	add	x2, x19, #0xe
  41403c:	add	x0, x19, #0x6
  414040:	add	x3, x2, w3, uxtw #3
  414044:	nop
  414048:	ldr	x2, [x1]
  41404c:	ldrh	w4, [x2, #4]
  414050:	cbz	w4, 414134 <ferror@plt+0x101a4>
  414054:	ldrh	w4, [x0], #8
  414058:	strh	w4, [x2, #6]
  41405c:	cmp	x0, x3
  414060:	ldr	x1, [x1, #16]
  414064:	b.ne	414048 <ferror@plt+0x100b8>  // b.any
  414068:	mov	x23, #0x5fff                	// #24575
  41406c:	mov	x22, #0xbffe                	// #49150
  414070:	movk	x23, #0x758a, lsl #16
  414074:	movk	x22, #0xeb14, lsl #16
  414078:	movk	x23, #0x20ce, lsl #32
  41407c:	movk	x22, #0x419c, lsl #32
  414080:	mov	x20, #0x0                   	// #0
  414084:	mov	x26, #0x0                   	// #0
  414088:	movk	x23, #0x461, lsl #48
  41408c:	movk	x22, #0x8c2, lsl #48
  414090:	mov	w28, #0x41                  	// #65
  414094:	nop
  414098:	cbz	x20, 414114 <ferror@plt+0x10184>
  41409c:	ldr	x19, [x20, #72]
  4140a0:	cbz	x19, 414114 <ferror@plt+0x10184>
  4140a4:	ldr	w0, [x20, #24]
  4140a8:	cmp	w0, #0x1
  4140ac:	b.ls	414254 <ferror@plt+0x102c4>  // b.plast
  4140b0:	sub	w0, w0, #0x1
  4140b4:	str	w0, [x20, #24]
  4140b8:	mov	x20, x19
  4140bc:	cbz	x19, 4141d8 <ferror@plt+0x10248>
  4140c0:	ldr	w1, [x19, #24]
  4140c4:	ldr	w0, [x19, #44]
  4140c8:	add	w3, w1, #0x1
  4140cc:	str	w3, [x19, #24]
  4140d0:	and	w2, w0, w28
  4140d4:	cmp	w2, #0x1
  4140d8:	b.ne	414098 <ferror@plt+0x10108>  // b.any
  4140dc:	cbz	w27, 4140ec <ferror@plt+0x1015c>
  4140e0:	ldr	w4, [x19, #40]
  4140e4:	cmp	w4, w25
  4140e8:	b.gt	4142e4 <ferror@plt+0x10354>
  4140ec:	tbz	w0, #4, 414148 <ferror@plt+0x101b8>
  4140f0:	ldr	x0, [x21, #56]
  4140f4:	add	w3, w3, #0x1
  4140f8:	str	w3, [x19, #24]
  4140fc:	mov	x1, x19
  414100:	add	w27, w27, #0x1
  414104:	mov	w28, #0x41                  	// #65
  414108:	bl	440f00 <ferror@plt+0x3cf70>
  41410c:	ldr	w25, [x19, #40]
  414110:	b	414098 <ferror@plt+0x10108>
  414114:	cbz	x26, 4141cc <ferror@plt+0x1023c>
  414118:	ldr	x26, [x26, #8]
  41411c:	cbz	x26, 4141d4 <ferror@plt+0x10244>
  414120:	ldr	x0, [x26]
  414124:	ldr	x19, [x0]
  414128:	cbnz	x20, 4140a4 <ferror@plt+0x10114>
  41412c:	mov	x20, x19
  414130:	b	4140bc <ferror@plt+0x1012c>
  414134:	add	x0, x0, #0x8
  414138:	cmp	x3, x0
  41413c:	ldr	x1, [x1, #16]
  414140:	b.ne	414048 <ferror@plt+0x100b8>  // b.any
  414144:	b	414068 <ferror@plt+0x100d8>
  414148:	ldr	x0, [x19, #16]
  41414c:	ldr	x24, [x0, #8]
  414150:	cbz	x24, 414208 <ferror@plt+0x10278>
  414154:	ldr	w1, [x21, #88]
  414158:	mov	x0, x21
  41415c:	add	w1, w1, #0x1
  414160:	str	w1, [x21, #88]
  414164:	bl	43b990 <ferror@plt+0x37a00>
  414168:	mov	x0, x19
  41416c:	blr	x24
  414170:	mov	w24, w0
  414174:	mov	x0, x21
  414178:	bl	43b8c0 <ferror@plt+0x37930>
  41417c:	ldr	w0, [x21, #88]
  414180:	sub	w0, w0, #0x1
  414184:	str	w0, [x21, #88]
  414188:	cbz	w24, 414208 <ferror@plt+0x10278>
  41418c:	ldr	x1, [x19, #88]
  414190:	ldr	w0, [x19, #44]
  414194:	ldr	x2, [x1, #8]
  414198:	orr	w0, w0, #0x10
  41419c:	str	w0, [x19, #44]
  4141a0:	cbz	x2, 4141c0 <ferror@plt+0x10230>
  4141a4:	ldr	x1, [x2, #88]
  4141a8:	ldr	w0, [x2, #44]
  4141ac:	orr	w0, w0, #0x10
  4141b0:	str	w0, [x2, #44]
  4141b4:	ldr	x2, [x1, #8]
  4141b8:	cbnz	x2, 4141a4 <ferror@plt+0x10214>
  4141bc:	ldr	w0, [x19, #44]
  4141c0:	tbz	w0, #4, 414098 <ferror@plt+0x10108>
  4141c4:	ldr	w3, [x19, #24]
  4141c8:	b	4140f0 <ferror@plt+0x10160>
  4141cc:	ldr	x26, [x21, #80]
  4141d0:	cbnz	x26, 414120 <ferror@plt+0x10190>
  4141d4:	cbnz	x20, 41426c <ferror@plt+0x102dc>
  4141d8:	mov	x0, x21
  4141dc:	bl	43b990 <ferror@plt+0x37a00>
  4141e0:	cmp	w27, #0x0
  4141e4:	cset	w22, gt
  4141e8:	mov	w0, w22
  4141ec:	ldp	x19, x20, [sp, #16]
  4141f0:	ldp	x21, x22, [sp, #32]
  4141f4:	ldp	x23, x24, [sp, #48]
  4141f8:	ldp	x25, x26, [sp, #64]
  4141fc:	ldp	x27, x28, [sp, #80]
  414200:	ldp	x29, x30, [sp], #112
  414204:	ret
  414208:	ldr	x1, [x19, #88]
  41420c:	ldr	x2, [x1, #24]
  414210:	cbz	x2, 41422c <ferror@plt+0x1029c>
  414214:	nop
  414218:	ldr	x0, [x2]
  41421c:	ldrh	w0, [x0, #6]
  414220:	cbnz	w0, 414190 <ferror@plt+0x10200>
  414224:	ldr	x2, [x2, #8]
  414228:	cbnz	x2, 414218 <ferror@plt+0x10288>
  41422c:	ldr	x0, [x1, #16]
  414230:	cmn	x0, #0x1
  414234:	b.eq	4141bc <ferror@plt+0x1022c>  // b.none
  414238:	ldr	w2, [x21, #176]
  41423c:	cbz	w2, 414284 <ferror@plt+0x102f4>
  414240:	ldr	x2, [x21, #168]
  414244:	cmp	x2, x0
  414248:	b.ge	414190 <ferror@plt+0x10200>  // b.tcont
  41424c:	ldr	w0, [x19, #44]
  414250:	b	4141c0 <ferror@plt+0x10230>
  414254:	mov	x0, x20
  414258:	mov	x1, x21
  41425c:	mov	x20, x19
  414260:	mov	w2, #0x1                   	// #1
  414264:	bl	40fc70 <ferror@plt+0xbce0>
  414268:	b	4140bc <ferror@plt+0x1012c>
  41426c:	ldr	w0, [x20, #24]
  414270:	cmp	w0, #0x1
  414274:	b.ls	414364 <ferror@plt+0x103d4>  // b.plast
  414278:	sub	w0, w0, #0x1
  41427c:	str	w0, [x20, #24]
  414280:	b	4141d8 <ferror@plt+0x10248>
  414284:	add	x1, sp, #0x60
  414288:	mov	w0, #0x1                   	// #1
  41428c:	bl	403650 <clock_gettime@plt>
  414290:	ldr	x2, [sp, #96]
  414294:	add	x0, x2, x23
  414298:	cmp	x0, x22
  41429c:	b.hi	414378 <ferror@plt+0x103e8>  // b.pmore
  4142a0:	mov	x4, #0xf7cf                	// #63439
  4142a4:	mov	x5, #0x4240                	// #16960
  4142a8:	movk	x4, #0xe353, lsl #16
  4142ac:	movk	x5, #0xf, lsl #16
  4142b0:	ldr	x3, [sp, #104]
  4142b4:	movk	x4, #0x9ba5, lsl #32
  4142b8:	movk	x4, #0x20c4, lsl #48
  4142bc:	mov	w0, #0x1                   	// #1
  4142c0:	ldr	x1, [x19, #88]
  4142c4:	smulh	x4, x3, x4
  4142c8:	str	w0, [x21, #176]
  4142cc:	asr	x4, x4, #7
  4142d0:	sub	x3, x4, x3, asr #63
  4142d4:	ldr	x0, [x1, #16]
  4142d8:	madd	x2, x2, x5, x3
  4142dc:	str	x2, [x21, #168]
  4142e0:	b	414244 <ferror@plt+0x102b4>
  4142e4:	cmp	w3, #0x1
  4142e8:	b.ls	4143a4 <ferror@plt+0x10414>  // b.plast
  4142ec:	str	w1, [x19, #24]
  4142f0:	b	4141d8 <ferror@plt+0x10248>
  4142f4:	ldr	x0, [x21, #136]
  4142f8:	bl	43a938 <ferror@plt+0x369a8>
  4142fc:	ldr	w27, [x21, #152]
  414300:	cbz	w27, 414024 <ferror@plt+0x10094>
  414304:	mov	x0, x21
  414308:	bl	43b990 <ferror@plt+0x37a00>
  41430c:	mov	w0, w22
  414310:	ldp	x19, x20, [sp, #16]
  414314:	ldp	x21, x22, [sp, #32]
  414318:	ldp	x25, x26, [sp, #64]
  41431c:	ldp	x27, x28, [sp, #80]
  414320:	ldp	x29, x30, [sp], #112
  414324:	ret
  414328:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41432c:	add	x2, x2, #0x2a8
  414330:	mov	w1, #0x10                  	// #16
  414334:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414338:	add	x0, x0, #0xf78
  41433c:	bl	4199b8 <ferror@plt+0x15a28>
  414340:	mov	x0, x21
  414344:	mov	w22, #0x0                   	// #0
  414348:	bl	43b990 <ferror@plt+0x37a00>
  41434c:	mov	w0, w22
  414350:	ldp	x19, x20, [sp, #16]
  414354:	ldp	x21, x22, [sp, #32]
  414358:	ldp	x25, x26, [sp, #64]
  41435c:	ldp	x29, x30, [sp], #112
  414360:	ret
  414364:	mov	x0, x20
  414368:	mov	x1, x21
  41436c:	mov	w2, #0x1                   	// #1
  414370:	bl	40fc70 <ferror@plt+0xbce0>
  414374:	b	4141d8 <ferror@plt+0x10248>
  414378:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  41437c:	add	x3, x3, #0x5c0
  414380:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  414384:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  414388:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41438c:	add	x3, x3, #0xa0
  414390:	add	x4, x4, #0xef0
  414394:	add	x1, x1, #0xd60
  414398:	add	x0, x0, #0xf78
  41439c:	mov	w2, #0xa0c                 	// #2572
  4143a0:	bl	430e98 <ferror@plt+0x2cf08>
  4143a4:	mov	x0, x19
  4143a8:	mov	x1, x21
  4143ac:	bl	40fc70 <ferror@plt+0xbce0>
  4143b0:	b	4141d8 <ferror@plt+0x10248>
  4143b4:	nop
  4143b8:	stp	x29, x30, [sp, #-128]!
  4143bc:	mov	x29, sp
  4143c0:	stp	x19, x20, [sp, #16]
  4143c4:	mov	x20, x0
  4143c8:	bl	43b8c0 <ferror@plt+0x37930>
  4143cc:	ldr	x0, [x20, #56]
  4143d0:	ldr	w0, [x0, #8]
  4143d4:	cbnz	w0, 4143ec <ferror@plt+0x1045c>
  4143d8:	mov	x0, x20
  4143dc:	bl	43b990 <ferror@plt+0x37a00>
  4143e0:	ldp	x19, x20, [sp, #16]
  4143e4:	ldp	x29, x30, [sp], #128
  4143e8:	ret
  4143ec:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4143f0:	add	x19, x19, #0x600
  4143f4:	add	x19, x19, #0x50
  4143f8:	stp	x21, x22, [sp, #32]
  4143fc:	mov	x0, x19
  414400:	bl	43c728 <ferror@plt+0x38798>
  414404:	mov	x21, x0
  414408:	cbz	x0, 414690 <ferror@plt+0x10700>
  41440c:	ldr	x0, [x20, #56]
  414410:	ldr	w1, [x0, #8]
  414414:	cbz	w1, 414554 <ferror@plt+0x105c4>
  414418:	stp	x23, x24, [sp, #48]
  41441c:	add	x24, sp, #0x70
  414420:	mov	w23, #0x0                   	// #0
  414424:	stp	x25, x26, [sp, #64]
  414428:	mov	w25, #0x41                  	// #65
  41442c:	stp	x27, x28, [sp, #80]
  414430:	mov	w1, w23
  414434:	ldr	x0, [x0]
  414438:	ldr	x19, [x0, x1, lsl #3]
  41443c:	str	xzr, [x0, x1, lsl #3]
  414440:	cbz	x19, 4145f0 <ferror@plt+0x10660>
  414444:	ldr	w22, [x19, #44]
  414448:	and	w0, w22, #0xffffffef
  41444c:	str	w0, [x19, #44]
  414450:	tbz	w22, #0, 414520 <ferror@plt+0x10590>
  414454:	ldp	x28, x27, [x19]
  414458:	stp	xzr, xzr, [sp, #96]
  41445c:	ldr	x1, [x19, #16]
  414460:	ldr	x26, [x1, #16]
  414464:	cbz	x27, 414644 <ferror@plt+0x106b4>
  414468:	ldr	x1, [x27]
  41446c:	mov	x0, x28
  414470:	blr	x1
  414474:	ldr	w22, [x19, #44]
  414478:	tbz	w22, #5, 414680 <ferror@plt+0x106f0>
  41447c:	ldr	x4, [x27, #16]
  414480:	orr	w0, w22, #0x2
  414484:	str	w0, [x19, #44]
  414488:	and	w22, w22, #0x2
  41448c:	add	x3, sp, #0x60
  414490:	add	x2, sp, #0x68
  414494:	mov	x1, x19
  414498:	mov	x0, x28
  41449c:	blr	x4
  4144a0:	mov	x0, x20
  4144a4:	bl	43b990 <ferror@plt+0x37a00>
  4144a8:	ldr	w1, [x21]
  4144ac:	mov	x0, x19
  4144b0:	ldr	x3, [x21, #8]
  4144b4:	add	w1, w1, #0x1
  4144b8:	ldr	x2, [sp, #96]
  4144bc:	str	w1, [x21]
  4144c0:	ldr	x1, [sp, #104]
  4144c4:	stp	x19, x3, [sp, #112]
  4144c8:	str	x24, [x21, #8]
  4144cc:	blr	x26
  4144d0:	mov	w26, w0
  4144d4:	ldr	x1, [x21, #8]
  4144d8:	cmp	x1, x24
  4144dc:	b.eq	414564 <ferror@plt+0x105d4>  // b.none
  4144e0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  4144e4:	add	x3, x3, #0x5c0
  4144e8:	adrp	x4, 44f000 <ferror@plt+0x4b070>
  4144ec:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4144f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4144f4:	add	x3, x3, #0x4b8
  4144f8:	add	x4, x4, #0x310
  4144fc:	add	x1, x1, #0xd60
  414500:	add	x0, x0, #0xf78
  414504:	mov	w2, #0xbfd                 	// #3069
  414508:	bl	430e98 <ferror@plt+0x2cf08>
  41450c:	mov	x1, x20
  414510:	mov	x0, x19
  414514:	mov	w2, #0x1                   	// #1
  414518:	bl	410750 <ferror@plt+0xc7c0>
  41451c:	nop
  414520:	ldr	w1, [x19, #24]
  414524:	cmp	w1, #0x1
  414528:	b.ls	41461c <ferror@plt+0x1068c>  // b.plast
  41452c:	ldr	x0, [x20, #56]
  414530:	sub	w1, w1, #0x1
  414534:	str	w1, [x19, #24]
  414538:	add	w23, w23, #0x1
  41453c:	ldr	w1, [x0, #8]
  414540:	cmp	w1, w23
  414544:	b.hi	414430 <ferror@plt+0x104a0>  // b.pmore
  414548:	ldp	x23, x24, [sp, #48]
  41454c:	ldp	x25, x26, [sp, #64]
  414550:	ldp	x27, x28, [sp, #80]
  414554:	mov	w1, #0x0                   	// #0
  414558:	bl	440c48 <ferror@plt+0x3ccb8>
  41455c:	ldp	x21, x22, [sp, #32]
  414560:	b	4143d8 <ferror@plt+0x10448>
  414564:	ldr	w0, [x21]
  414568:	ldr	x1, [sp, #120]
  41456c:	sub	w0, w0, #0x1
  414570:	str	w0, [x21]
  414574:	str	x1, [x21, #8]
  414578:	cbz	x27, 414588 <ferror@plt+0x105f8>
  41457c:	ldr	x1, [x27, #8]
  414580:	mov	x0, x28
  414584:	blr	x1
  414588:	mov	x0, x20
  41458c:	bl	43b8c0 <ferror@plt+0x37930>
  414590:	ldr	w1, [x19, #44]
  414594:	cbnz	w22, 4145a0 <ferror@plt+0x10610>
  414598:	and	w1, w1, #0xfffffffd
  41459c:	str	w1, [x19, #44]
  4145a0:	and	w1, w1, w25
  4145a4:	cmp	w1, #0x41
  4145a8:	b.eq	414658 <ferror@plt+0x106c8>  // b.none
  4145ac:	cbnz	w26, 414520 <ferror@plt+0x10590>
  4145b0:	ldr	w0, [x19, #44]
  4145b4:	tbz	w0, #0, 414520 <ferror@plt+0x10590>
  4145b8:	ldr	x0, [x19, #32]
  4145bc:	cmp	x20, x0
  4145c0:	b.eq	41450c <ferror@plt+0x1057c>  // b.none
  4145c4:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  4145c8:	add	x3, x3, #0x5c0
  4145cc:	adrp	x4, 44f000 <ferror@plt+0x4b070>
  4145d0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4145d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4145d8:	add	x3, x3, #0x4b8
  4145dc:	add	x4, x4, #0x348
  4145e0:	add	x1, x1, #0xd60
  4145e4:	add	x0, x0, #0xf78
  4145e8:	mov	w2, #0xc11                 	// #3089
  4145ec:	bl	430e98 <ferror@plt+0x2cf08>
  4145f0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  4145f4:	add	x3, x3, #0x5c0
  4145f8:	adrp	x4, 44f000 <ferror@plt+0x4b070>
  4145fc:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  414600:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414604:	add	x3, x3, #0x4b8
  414608:	add	x4, x4, #0x308
  41460c:	add	x1, x1, #0xd60
  414610:	add	x0, x0, #0xf78
  414614:	mov	w2, #0xbc9                 	// #3017
  414618:	bl	430e98 <ferror@plt+0x2cf08>
  41461c:	mov	x0, x19
  414620:	mov	x1, x20
  414624:	mov	w2, #0x1                   	// #1
  414628:	bl	40fc70 <ferror@plt+0xbce0>
  41462c:	ldr	x0, [x20, #56]
  414630:	add	w23, w23, #0x1
  414634:	ldr	w1, [x0, #8]
  414638:	cmp	w23, w1
  41463c:	b.cc	414430 <ferror@plt+0x104a0>  // b.lo, b.ul, b.last
  414640:	b	414548 <ferror@plt+0x105b8>
  414644:	tbz	w22, #5, 414664 <ferror@plt+0x106d4>
  414648:	orr	w0, w0, #0x2
  41464c:	and	w22, w22, #0x2
  414650:	str	w0, [x19, #44]
  414654:	b	4144a0 <ferror@plt+0x10510>
  414658:	mov	x0, x19
  41465c:	bl	4102a0 <ferror@plt+0xc310>
  414660:	b	4145ac <ferror@plt+0x1061c>
  414664:	mov	x0, x19
  414668:	bl	4100d8 <ferror@plt+0xc148>
  41466c:	ldr	w22, [x19, #44]
  414670:	orr	w0, w22, #0x2
  414674:	and	w22, w22, #0x2
  414678:	str	w0, [x19, #44]
  41467c:	b	4144a0 <ferror@plt+0x10510>
  414680:	mov	x0, x19
  414684:	bl	4100d8 <ferror@plt+0xc148>
  414688:	ldr	w22, [x19, #44]
  41468c:	b	41447c <ferror@plt+0x104ec>
  414690:	mov	x0, #0x10                  	// #16
  414694:	bl	4266b0 <ferror@plt+0x22720>
  414698:	mov	x21, x0
  41469c:	mov	x0, x19
  4146a0:	mov	x1, x21
  4146a4:	bl	43c758 <ferror@plt+0x387c8>
  4146a8:	b	41440c <ferror@plt+0x1047c>
  4146ac:	nop
  4146b0:	stp	x29, x30, [sp, #-96]!
  4146b4:	mov	x29, sp
  4146b8:	stp	x19, x20, [sp, #16]
  4146bc:	mov	x19, x0
  4146c0:	stp	x21, x22, [sp, #32]
  4146c4:	mov	x22, x19
  4146c8:	mov	x21, x19
  4146cc:	stp	x23, x24, [sp, #48]
  4146d0:	mov	w23, w1
  4146d4:	mov	w24, w2
  4146d8:	bl	43b990 <ferror@plt+0x37a00>
  4146dc:	bl	432408 <ferror@plt+0x2e478>
  4146e0:	mov	x20, x0
  4146e4:	cbz	x19, 4149a4 <ferror@plt+0x10a14>
  4146e8:	mov	x0, x22
  4146ec:	bl	43b8c0 <ferror@plt+0x37930>
  4146f0:	ldr	x0, [x21, #24]
  4146f4:	cbz	x0, 414770 <ferror@plt+0x107e0>
  4146f8:	cmp	x20, x0
  4146fc:	b.eq	4149d0 <ferror@plt+0x10a40>  // b.none
  414700:	mov	x0, x22
  414704:	bl	43b990 <ferror@plt+0x37a00>
  414708:	mov	x0, x19
  41470c:	bl	43b8c0 <ferror@plt+0x37930>
  414710:	cbnz	w23, 414730 <ferror@plt+0x107a0>
  414714:	mov	w20, #0x0                   	// #0
  414718:	mov	w0, w20
  41471c:	ldp	x19, x20, [sp, #16]
  414720:	ldp	x21, x22, [sp, #32]
  414724:	ldp	x23, x24, [sp, #48]
  414728:	ldp	x29, x30, [sp], #96
  41472c:	ret
  414730:	mov	x2, x19
  414734:	add	x1, x19, #0x8
  414738:	mov	x0, x19
  41473c:	bl	4138b8 <ferror@plt+0xf928>
  414740:	cbz	w0, 414714 <ferror@plt+0x10784>
  414744:	ldr	x21, [x19, #120]
  414748:	str	x25, [sp, #64]
  41474c:	cbnz	x21, 4147a0 <ferror@plt+0x10810>
  414750:	ldr	w0, [x19, #112]
  414754:	mov	x1, #0x8                   	// #8
  414758:	str	w0, [x19, #128]
  41475c:	mov	w0, w0
  414760:	bl	417e30 <ferror@plt+0x13ea0>
  414764:	mov	x21, x0
  414768:	str	x0, [x19, #120]
  41476c:	b	4147a0 <ferror@plt+0x10810>
  414770:	ldr	w0, [x21, #32]
  414774:	str	x25, [sp, #64]
  414778:	str	x20, [x21, #24]
  41477c:	cbnz	w0, 414978 <ferror@plt+0x109e8>
  414780:	add	w0, w0, #0x1
  414784:	str	w0, [x21, #32]
  414788:	mov	x0, x22
  41478c:	bl	43b990 <ferror@plt+0x37a00>
  414790:	mov	x0, x19
  414794:	bl	43b8c0 <ferror@plt+0x37930>
  414798:	ldr	x21, [x19, #120]
  41479c:	cbz	x21, 414750 <ferror@plt+0x107c0>
  4147a0:	mov	x0, x19
  4147a4:	ldr	w22, [x19, #128]
  4147a8:	bl	43b990 <ferror@plt+0x37a00>
  4147ac:	add	x1, sp, #0x5c
  4147b0:	mov	x0, x19
  4147b4:	bl	413a58 <ferror@plt+0xfac8>
  4147b8:	ldr	w25, [sp, #92]
  4147bc:	mov	x0, x19
  4147c0:	bl	43b8c0 <ferror@plt+0x37930>
  4147c4:	ldr	x3, [x19, #96]
  4147c8:	cbz	x3, 414880 <ferror@plt+0x108f0>
  4147cc:	nop
  4147d0:	mov	x4, x21
  4147d4:	mov	w20, #0x0                   	// #0
  4147d8:	ldr	w0, [x3, #24]
  4147dc:	cmp	w25, w0
  4147e0:	b.lt	414818 <ferror@plt+0x10888>  // b.tstop
  4147e4:	cmp	w22, w20
  4147e8:	b.le	4148fc <ferror@plt+0x1096c>
  4147ec:	ldr	x1, [x3]
  4147f0:	add	w20, w20, #0x1
  4147f4:	ldr	x3, [x3, #16]
  4147f8:	add	x4, x4, #0x8
  4147fc:	ldrh	w0, [x1, #4]
  414800:	ldr	w1, [x1]
  414804:	and	w0, w0, #0xffffffc7
  414808:	stur	w1, [x4, #-8]
  41480c:	sturh	w0, [x4, #-4]
  414810:	sturh	wzr, [x4, #-2]
  414814:	cbnz	x3, 4147d8 <ferror@plt+0x10848>
  414818:	ldr	w25, [x19, #64]
  41481c:	str	wzr, [x19, #152]
  414820:	cbz	w25, 414890 <ferror@plt+0x10900>
  414824:	str	wzr, [x19, #176]
  414828:	mov	x0, x19
  41482c:	bl	43b990 <ferror@plt+0x37a00>
  414830:	cmp	w20, w22
  414834:	b.le	4148a0 <ferror@plt+0x10910>
  414838:	mov	x0, x19
  41483c:	bl	43b8c0 <ferror@plt+0x37930>
  414840:	mov	x0, x21
  414844:	bl	417d40 <ferror@plt+0x13db0>
  414848:	str	w20, [x19, #128]
  41484c:	mov	x1, #0x8                   	// #8
  414850:	sxtw	x0, w20
  414854:	mov	w22, w20
  414858:	bl	417e30 <ferror@plt+0x13ea0>
  41485c:	mov	x21, x0
  414860:	str	x21, [x19, #120]
  414864:	mov	x0, x19
  414868:	bl	43b990 <ferror@plt+0x37a00>
  41486c:	ldr	w25, [sp, #92]
  414870:	mov	x0, x19
  414874:	bl	43b8c0 <ferror@plt+0x37930>
  414878:	ldr	x3, [x19, #96]
  41487c:	cbnz	x3, 4147d0 <ferror@plt+0x10840>
  414880:	ldr	w25, [x19, #64]
  414884:	mov	w20, #0x0                   	// #0
  414888:	str	wzr, [x19, #152]
  41488c:	cbnz	w25, 414824 <ferror@plt+0x10894>
  414890:	mov	x0, x19
  414894:	bl	43b990 <ferror@plt+0x37a00>
  414898:	cmp	w20, w22
  41489c:	b.gt	414838 <ferror@plt+0x108a8>
  4148a0:	mov	w0, w20
  4148a4:	cbz	w23, 4148b0 <ferror@plt+0x10920>
  4148a8:	orr	w0, w20, w25
  4148ac:	mov	w23, w25
  4148b0:	cbnz	w0, 41491c <ferror@plt+0x1098c>
  4148b4:	ldr	w1, [sp, #92]
  4148b8:	mov	w3, w20
  4148bc:	mov	x2, x21
  4148c0:	mov	x0, x19
  4148c4:	bl	413fe0 <ferror@plt+0x10050>
  4148c8:	mov	w20, w0
  4148cc:	cbnz	w24, 414910 <ferror@plt+0x10980>
  4148d0:	mov	x0, x19
  4148d4:	bl	413698 <ferror@plt+0xf708>
  4148d8:	mov	x0, x19
  4148dc:	bl	43b8c0 <ferror@plt+0x37930>
  4148e0:	mov	w0, w20
  4148e4:	ldp	x19, x20, [sp, #16]
  4148e8:	ldp	x21, x22, [sp, #32]
  4148ec:	ldp	x23, x24, [sp, #48]
  4148f0:	ldr	x25, [sp, #64]
  4148f4:	ldp	x29, x30, [sp], #96
  4148f8:	ret
  4148fc:	ldr	x3, [x3, #16]
  414900:	add	w20, w20, #0x1
  414904:	add	x4, x4, #0x8
  414908:	cbnz	x3, 4147d8 <ferror@plt+0x10848>
  41490c:	b	414818 <ferror@plt+0x10888>
  414910:	mov	x0, x19
  414914:	bl	4143b8 <ferror@plt+0x10428>
  414918:	b	4148d0 <ferror@plt+0x10940>
  41491c:	mov	x0, x19
  414920:	bl	43b8c0 <ferror@plt+0x37930>
  414924:	ldr	x22, [x19, #160]
  414928:	mov	x0, x19
  41492c:	bl	43b990 <ferror@plt+0x37a00>
  414930:	mov	w2, w23
  414934:	mov	w1, w20
  414938:	mov	x0, x21
  41493c:	blr	x22
  414940:	tbz	w0, #31, 4148b4 <ferror@plt+0x10924>
  414944:	bl	403e80 <__errno_location@plt>
  414948:	ldr	w0, [x0]
  41494c:	cmp	w0, #0x4
  414950:	b.eq	4148b4 <ferror@plt+0x10924>  // b.none
  414954:	bl	4283c8 <ferror@plt+0x24438>
  414958:	mov	x3, x0
  41495c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  414960:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414964:	add	x2, x2, #0x368
  414968:	add	x0, x0, #0xf78
  41496c:	mov	w1, #0x10                  	// #16
  414970:	bl	4199b8 <ferror@plt+0x15a28>
  414974:	b	4148b4 <ferror@plt+0x10924>
  414978:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  41497c:	add	x3, x3, #0x5c0
  414980:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  414984:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  414988:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41498c:	add	x3, x3, #0x108
  414990:	add	x4, x4, #0xff0
  414994:	add	x1, x1, #0xd60
  414998:	add	x0, x0, #0xf78
  41499c:	mov	w2, #0xc3c                 	// #3132
  4149a0:	bl	430e98 <ferror@plt+0x2cf08>
  4149a4:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  4149a8:	add	x21, x21, #0xa70
  4149ac:	add	x0, x21, #0x250
  4149b0:	bl	43b8c0 <ferror@plt+0x37930>
  4149b4:	ldr	x0, [x21, #600]
  4149b8:	cbz	x0, 4149dc <ferror@plt+0x10a4c>
  4149bc:	add	x0, x21, #0x250
  4149c0:	bl	43b990 <ferror@plt+0x37a00>
  4149c4:	ldr	x21, [x21, #600]
  4149c8:	mov	x22, x21
  4149cc:	b	4146e8 <ferror@plt+0x10758>
  4149d0:	ldr	w0, [x21, #32]
  4149d4:	str	x25, [sp, #64]
  4149d8:	b	414780 <ferror@plt+0x107f0>
  4149dc:	bl	411128 <ferror@plt+0xd198>
  4149e0:	str	x0, [x21, #600]
  4149e4:	b	4149bc <ferror@plt+0x10a2c>
  4149e8:	stp	x29, x30, [sp, #-112]!
  4149ec:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  4149f0:	mov	x29, sp
  4149f4:	stp	x19, x20, [sp, #16]
  4149f8:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4149fc:	add	x19, x19, #0xa70
  414a00:	stp	x23, x24, [sp, #48]
  414a04:	add	x24, x19, #0x250
  414a08:	stp	x25, x26, [sp, #64]
  414a0c:	adrp	x26, 44f000 <ferror@plt+0x4b070>
  414a10:	adrp	x25, 44d000 <ferror@plt+0x49070>
  414a14:	add	x26, x26, #0x388
  414a18:	add	x25, x25, #0xf78
  414a1c:	str	d8, [sp, #96]
  414a20:	ldr	d8, [x0, #1464]
  414a24:	stp	x21, x22, [sp, #32]
  414a28:	stp	x27, x28, [sp, #80]
  414a2c:	nop
  414a30:	ldr	x20, [x19, #264]
  414a34:	cbz	x20, 414ba8 <ferror@plt+0x10c18>
  414a38:	mov	x0, x20
  414a3c:	bl	43b8c0 <ferror@plt+0x37930>
  414a40:	bl	432408 <ferror@plt+0x2e478>
  414a44:	mov	w2, #0x1                   	// #1
  414a48:	mov	w1, w2
  414a4c:	mov	x0, x20
  414a50:	bl	4146b0 <ferror@plt+0x10720>
  414a54:	mov	x0, x20
  414a58:	bl	43b990 <ferror@plt+0x37a00>
  414a5c:	ldr	w0, [x19, #260]
  414a60:	cbz	w0, 414a30 <ferror@plt+0x10aa0>
  414a64:	add	x0, x19, #0x110
  414a68:	str	wzr, [x19, #260]
  414a6c:	bl	43b8c0 <ferror@plt+0x37930>
  414a70:	ldr	w0, [x19, #68]
  414a74:	cbz	w0, 414b28 <ferror@plt+0x10b98>
  414a78:	ldr	x21, [x19, #560]
  414a7c:	cbz	x21, 414b28 <ferror@plt+0x10b98>
  414a80:	add	x22, x19, #0x238
  414a84:	mov	w27, #0x1                   	// #1
  414a88:	b	414a98 <ferror@plt+0x10b08>
  414a8c:	ldr	x21, [x21, #8]
  414a90:	cbz	x21, 414b28 <ferror@plt+0x10b98>
  414a94:	nop
  414a98:	ldr	x20, [x21]
  414a9c:	ldr	w0, [x20, #104]
  414aa0:	cbnz	w0, 414a8c <ferror@plt+0x10afc>
  414aa4:	ldr	w0, [x20, #96]
  414aa8:	add	x23, x20, #0x64
  414aac:	mov	x1, x23
  414ab0:	mov	w2, #0x1                   	// #1
  414ab4:	bl	403f00 <waitpid@plt>
  414ab8:	cmp	w0, #0x0
  414abc:	b.gt	414afc <ferror@plt+0x10b6c>
  414ac0:	cmn	w0, #0x1
  414ac4:	b.ne	414a8c <ferror@plt+0x10afc>  // b.any
  414ac8:	bl	403e80 <__errno_location@plt>
  414acc:	mov	x28, x0
  414ad0:	ldr	w0, [x0]
  414ad4:	cmp	w0, #0xa
  414ad8:	b.eq	414bc8 <ferror@plt+0x10c38>  // b.none
  414adc:	cmp	w0, #0x4
  414ae0:	b.ne	414a8c <ferror@plt+0x10afc>  // b.any
  414ae4:	ldr	w0, [x20, #96]
  414ae8:	mov	x1, x23
  414aec:	mov	w2, #0x1                   	// #1
  414af0:	bl	403f00 <waitpid@plt>
  414af4:	cmp	w0, #0x0
  414af8:	b.le	414ac0 <ferror@plt+0x10b30>
  414afc:	str	w27, [x20, #104]
  414b00:	mov	x0, x22
  414b04:	bl	43b8c0 <ferror@plt+0x37930>
  414b08:	ldr	x0, [x20, #32]
  414b0c:	cbz	x0, 414b18 <ferror@plt+0x10b88>
  414b10:	ldr	x0, [x0, #136]
  414b14:	bl	43a970 <ferror@plt+0x369e0>
  414b18:	mov	x0, x22
  414b1c:	bl	43b990 <ferror@plt+0x37a00>
  414b20:	ldr	x21, [x21, #8]
  414b24:	cbnz	x21, 414a98 <ferror@plt+0x10b08>
  414b28:	ldr	x20, [x19, #552]
  414b2c:	add	x22, x19, #0x238
  414b30:	mov	w23, #0x1                   	// #1
  414b34:	cbnz	x20, 414b44 <ferror@plt+0x10bb4>
  414b38:	b	414b88 <ferror@plt+0x10bf8>
  414b3c:	ldr	x20, [x20, #8]
  414b40:	cbz	x20, 414b88 <ferror@plt+0x10bf8>
  414b44:	ldr	x21, [x20]
  414b48:	ldr	w0, [x21, #100]
  414b4c:	cbnz	w0, 414b3c <ferror@plt+0x10bac>
  414b50:	ldrsw	x0, [x21, #96]
  414b54:	ldr	w0, [x19, x0, lsl #2]
  414b58:	cbz	w0, 414b3c <ferror@plt+0x10bac>
  414b5c:	str	w23, [x21, #100]
  414b60:	mov	x0, x22
  414b64:	bl	43b8c0 <ferror@plt+0x37930>
  414b68:	ldr	x0, [x21, #32]
  414b6c:	cbz	x0, 414b78 <ferror@plt+0x10be8>
  414b70:	ldr	x0, [x0, #136]
  414b74:	bl	43a970 <ferror@plt+0x369e0>
  414b78:	mov	x0, x22
  414b7c:	bl	43b990 <ferror@plt+0x37a00>
  414b80:	ldr	x20, [x20, #8]
  414b84:	cbnz	x20, 414b44 <ferror@plt+0x10bb4>
  414b88:	mov	x2, #0x104                 	// #260
  414b8c:	mov	w1, #0x0                   	// #0
  414b90:	mov	x0, x19
  414b94:	bl	403880 <memset@plt>
  414b98:	add	x0, x19, #0x110
  414b9c:	bl	43b990 <ferror@plt+0x37a00>
  414ba0:	ldr	x20, [x19, #264]
  414ba4:	cbnz	x20, 414a38 <ferror@plt+0x10aa8>
  414ba8:	mov	x0, x24
  414bac:	bl	43b8c0 <ferror@plt+0x37930>
  414bb0:	ldr	x0, [x19, #600]
  414bb4:	cbz	x0, 414c04 <ferror@plt+0x10c74>
  414bb8:	mov	x0, x24
  414bbc:	bl	43b990 <ferror@plt+0x37a00>
  414bc0:	ldr	x20, [x19, #600]
  414bc4:	b	414a38 <ferror@plt+0x10aa8>
  414bc8:	mov	x2, x26
  414bcc:	mov	w1, #0x10                  	// #16
  414bd0:	mov	x0, x25
  414bd4:	bl	4199b8 <ferror@plt+0x15a28>
  414bd8:	mov	x0, x22
  414bdc:	stur	d8, [x20, #100]
  414be0:	bl	43b8c0 <ferror@plt+0x37930>
  414be4:	ldr	x0, [x20, #32]
  414be8:	cbz	x0, 414bf4 <ferror@plt+0x10c64>
  414bec:	ldr	x0, [x0, #136]
  414bf0:	bl	43a970 <ferror@plt+0x369e0>
  414bf4:	mov	x0, x22
  414bf8:	bl	43b990 <ferror@plt+0x37a00>
  414bfc:	ldr	w0, [x28]
  414c00:	b	414adc <ferror@plt+0x10b4c>
  414c04:	bl	411128 <ferror@plt+0xd198>
  414c08:	str	x0, [x19, #600]
  414c0c:	b	414bb8 <ferror@plt+0x10c28>
  414c10:	stp	x29, x30, [sp, #-32]!
  414c14:	mov	x29, sp
  414c18:	str	x19, [sp, #16]
  414c1c:	mov	x19, x0
  414c20:	cbz	x0, 414c60 <ferror@plt+0x10cd0>
  414c24:	mov	x0, x19
  414c28:	bl	43b8c0 <ferror@plt+0x37930>
  414c2c:	bl	432408 <ferror@plt+0x2e478>
  414c30:	mov	w1, #0x0                   	// #0
  414c34:	mov	w2, #0x0                   	// #0
  414c38:	mov	x0, x19
  414c3c:	bl	4146b0 <ferror@plt+0x10720>
  414c40:	mov	w1, w0
  414c44:	mov	x0, x19
  414c48:	mov	w19, w1
  414c4c:	bl	43b990 <ferror@plt+0x37a00>
  414c50:	mov	w0, w19
  414c54:	ldr	x19, [sp, #16]
  414c58:	ldp	x29, x30, [sp], #32
  414c5c:	ret
  414c60:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  414c64:	add	x19, x19, #0xa70
  414c68:	add	x0, x19, #0x250
  414c6c:	bl	43b8c0 <ferror@plt+0x37930>
  414c70:	ldr	x0, [x19, #600]
  414c74:	cbz	x0, 414c88 <ferror@plt+0x10cf8>
  414c78:	add	x0, x19, #0x250
  414c7c:	bl	43b990 <ferror@plt+0x37a00>
  414c80:	ldr	x19, [x19, #600]
  414c84:	b	414c24 <ferror@plt+0x10c94>
  414c88:	bl	411128 <ferror@plt+0xd198>
  414c8c:	str	x0, [x19, #600]
  414c90:	b	414c78 <ferror@plt+0x10ce8>
  414c94:	nop
  414c98:	stp	x29, x30, [sp, #-32]!
  414c9c:	mov	x29, sp
  414ca0:	stp	x19, x20, [sp, #16]
  414ca4:	mov	w20, w1
  414ca8:	mov	x19, x0
  414cac:	cbz	x0, 414cec <ferror@plt+0x10d5c>
  414cb0:	mov	x0, x19
  414cb4:	bl	43b8c0 <ferror@plt+0x37930>
  414cb8:	bl	432408 <ferror@plt+0x2e478>
  414cbc:	mov	w1, w20
  414cc0:	mov	w2, #0x1                   	// #1
  414cc4:	mov	x0, x19
  414cc8:	bl	4146b0 <ferror@plt+0x10720>
  414ccc:	mov	w1, w0
  414cd0:	mov	x0, x19
  414cd4:	mov	w19, w1
  414cd8:	bl	43b990 <ferror@plt+0x37a00>
  414cdc:	mov	w0, w19
  414ce0:	ldp	x19, x20, [sp, #16]
  414ce4:	ldp	x29, x30, [sp], #32
  414ce8:	ret
  414cec:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  414cf0:	add	x19, x19, #0xa70
  414cf4:	add	x0, x19, #0x250
  414cf8:	bl	43b8c0 <ferror@plt+0x37930>
  414cfc:	ldr	x0, [x19, #600]
  414d00:	cbz	x0, 414d14 <ferror@plt+0x10d84>
  414d04:	add	x0, x19, #0x250
  414d08:	bl	43b990 <ferror@plt+0x37a00>
  414d0c:	ldr	x19, [x19, #600]
  414d10:	b	414cb0 <ferror@plt+0x10d20>
  414d14:	bl	411128 <ferror@plt+0xd198>
  414d18:	str	x0, [x19, #600]
  414d1c:	b	414d04 <ferror@plt+0x10d74>
  414d20:	stp	x29, x30, [sp, #-32]!
  414d24:	mov	x29, sp
  414d28:	stp	x19, x20, [sp, #16]
  414d2c:	mov	w20, w1
  414d30:	mov	x19, x0
  414d34:	cbz	x0, 414dac <ferror@plt+0x10e1c>
  414d38:	dmb	ish
  414d3c:	ldr	w0, [x19, #48]
  414d40:	cmp	w0, #0x0
  414d44:	b.le	414d88 <ferror@plt+0x10df8>
  414d48:	add	x0, x19, #0x30
  414d4c:	ldxr	w1, [x0]
  414d50:	add	w1, w1, #0x1
  414d54:	stlxr	w2, w1, [x0]
  414d58:	cbnz	w2, 414d4c <ferror@plt+0x10dbc>
  414d5c:	dmb	ish
  414d60:	mov	x0, #0x10                  	// #16
  414d64:	bl	417c60 <ferror@plt+0x13cd0>
  414d68:	cmp	w20, #0x0
  414d6c:	mov	w2, #0x1                   	// #1
  414d70:	cset	w3, ne  // ne = any
  414d74:	str	x19, [x0]
  414d78:	stp	w3, w2, [x0, #8]
  414d7c:	ldp	x19, x20, [sp, #16]
  414d80:	ldp	x29, x30, [sp], #32
  414d84:	ret
  414d88:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414d8c:	add	x1, x1, #0x5c0
  414d90:	add	x1, x1, #0xd8
  414d94:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  414d98:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414d9c:	add	x2, x2, #0xfc0
  414da0:	add	x0, x0, #0xf78
  414da4:	bl	419d28 <ferror@plt+0x15d98>
  414da8:	b	414d60 <ferror@plt+0x10dd0>
  414dac:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  414db0:	add	x19, x19, #0xa70
  414db4:	add	x0, x19, #0x250
  414db8:	bl	43b8c0 <ferror@plt+0x37930>
  414dbc:	ldr	x0, [x19, #600]
  414dc0:	cbz	x0, 414df8 <ferror@plt+0x10e68>
  414dc4:	add	x0, x19, #0x250
  414dc8:	bl	43b990 <ferror@plt+0x37a00>
  414dcc:	ldr	x19, [x19, #600]
  414dd0:	cbnz	x19, 414d38 <ferror@plt+0x10da8>
  414dd4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414dd8:	add	x1, x1, #0x5c0
  414ddc:	add	x1, x1, #0xd8
  414de0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  414de4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414de8:	add	x2, x2, #0xee0
  414dec:	add	x0, x0, #0xf78
  414df0:	bl	419d28 <ferror@plt+0x15d98>
  414df4:	b	414d60 <ferror@plt+0x10dd0>
  414df8:	bl	411128 <ferror@plt+0xd198>
  414dfc:	str	x0, [x19, #600]
  414e00:	b	414dc4 <ferror@plt+0x10e34>
  414e04:	nop
  414e08:	stp	x29, x30, [sp, #-32]!
  414e0c:	mov	x29, sp
  414e10:	str	x19, [sp, #16]
  414e14:	mov	x19, x0
  414e18:	cbz	x0, 414e88 <ferror@plt+0x10ef8>
  414e1c:	dmb	ish
  414e20:	ldr	w0, [x0, #12]
  414e24:	cmp	w0, #0x0
  414e28:	b.le	414e54 <ferror@plt+0x10ec4>
  414e2c:	add	x0, x19, #0xc
  414e30:	ldxr	w1, [x0]
  414e34:	add	w1, w1, #0x1
  414e38:	stlxr	w2, w1, [x0]
  414e3c:	cbnz	w2, 414e30 <ferror@plt+0x10ea0>
  414e40:	mov	x0, x19
  414e44:	dmb	ish
  414e48:	ldr	x19, [sp, #16]
  414e4c:	ldp	x29, x30, [sp], #32
  414e50:	ret
  414e54:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414e58:	add	x1, x1, #0x5c0
  414e5c:	add	x1, x1, #0x4c8
  414e60:	mov	x19, #0x0                   	// #0
  414e64:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  414e68:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414e6c:	add	x2, x2, #0x4f0
  414e70:	add	x0, x0, #0xf78
  414e74:	bl	419d28 <ferror@plt+0x15d98>
  414e78:	mov	x0, x19
  414e7c:	ldr	x19, [sp, #16]
  414e80:	ldp	x29, x30, [sp], #32
  414e84:	ret
  414e88:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414e8c:	add	x1, x1, #0x5c0
  414e90:	add	x1, x1, #0x4c8
  414e94:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  414e98:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414e9c:	add	x2, x2, #0x4e0
  414ea0:	add	x0, x0, #0xf78
  414ea4:	bl	419d28 <ferror@plt+0x15d98>
  414ea8:	mov	x0, x19
  414eac:	ldr	x19, [sp, #16]
  414eb0:	ldp	x29, x30, [sp], #32
  414eb4:	ret
  414eb8:	cbz	x0, 414f30 <ferror@plt+0x10fa0>
  414ebc:	stp	x29, x30, [sp, #-32]!
  414ec0:	mov	x29, sp
  414ec4:	str	x19, [sp, #16]
  414ec8:	mov	x19, x0
  414ecc:	dmb	ish
  414ed0:	ldr	w0, [x0, #12]
  414ed4:	cmp	w0, #0x0
  414ed8:	b.le	414f08 <ferror@plt+0x10f78>
  414edc:	add	x0, x19, #0xc
  414ee0:	ldxr	w1, [x0]
  414ee4:	sub	w2, w1, #0x1
  414ee8:	stlxr	w3, w2, [x0]
  414eec:	cbnz	w3, 414ee0 <ferror@plt+0x10f50>
  414ef0:	dmb	ish
  414ef4:	cmp	w1, #0x1
  414ef8:	b.eq	414f50 <ferror@plt+0x10fc0>  // b.none
  414efc:	ldr	x19, [sp, #16]
  414f00:	ldp	x29, x30, [sp], #32
  414f04:	ret
  414f08:	ldr	x19, [sp, #16]
  414f0c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414f10:	ldp	x29, x30, [sp], #32
  414f14:	add	x1, x1, #0x5c0
  414f18:	add	x1, x1, #0x4d8
  414f1c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  414f20:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414f24:	add	x2, x2, #0x4f0
  414f28:	add	x0, x0, #0xf78
  414f2c:	b	419d28 <ferror@plt+0x15d98>
  414f30:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414f34:	add	x1, x1, #0x5c0
  414f38:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  414f3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414f40:	add	x1, x1, #0x4d8
  414f44:	add	x2, x2, #0x4e0
  414f48:	add	x0, x0, #0xf78
  414f4c:	b	419d28 <ferror@plt+0x15d98>
  414f50:	ldr	x0, [x19]
  414f54:	cbz	x0, 414fbc <ferror@plt+0x1102c>
  414f58:	dmb	ish
  414f5c:	ldr	w1, [x0, #48]
  414f60:	cmp	w1, #0x0
  414f64:	b.le	414f98 <ferror@plt+0x11008>
  414f68:	add	x1, x0, #0x30
  414f6c:	ldxr	w2, [x1]
  414f70:	sub	w3, w2, #0x1
  414f74:	stlxr	w4, w3, [x1]
  414f78:	cbnz	w4, 414f6c <ferror@plt+0x10fdc>
  414f7c:	dmb	ish
  414f80:	cmp	w2, #0x1
  414f84:	b.eq	414fe0 <ferror@plt+0x11050>  // b.none
  414f88:	mov	x0, x19
  414f8c:	ldr	x19, [sp, #16]
  414f90:	ldp	x29, x30, [sp], #32
  414f94:	b	417d40 <ferror@plt+0x13db0>
  414f98:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414f9c:	add	x1, x1, #0x5c0
  414fa0:	add	x1, x1, #0xf0
  414fa4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  414fa8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414fac:	add	x2, x2, #0xfc0
  414fb0:	add	x0, x0, #0xf78
  414fb4:	bl	419d28 <ferror@plt+0x15d98>
  414fb8:	b	414f88 <ferror@plt+0x10ff8>
  414fbc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  414fc0:	add	x1, x1, #0x5c0
  414fc4:	add	x1, x1, #0xf0
  414fc8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  414fcc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  414fd0:	add	x2, x2, #0xee0
  414fd4:	add	x0, x0, #0xf78
  414fd8:	bl	419d28 <ferror@plt+0x15d98>
  414fdc:	b	414f88 <ferror@plt+0x10ff8>
  414fe0:	bl	4109e0 <ferror@plt+0xca50>
  414fe4:	b	414f88 <ferror@plt+0x10ff8>
  414fe8:	stp	x29, x30, [sp, #-48]!
  414fec:	mov	x29, sp
  414ff0:	stp	x19, x20, [sp, #16]
  414ff4:	mov	x19, x0
  414ff8:	bl	432408 <ferror@plt+0x2e478>
  414ffc:	cbz	x19, 4151d0 <ferror@plt+0x11240>
  415000:	dmb	ish
  415004:	ldr	w0, [x19, #12]
  415008:	cmp	w0, #0x0
  41500c:	b.le	4151a8 <ferror@plt+0x11218>
  415010:	ldr	x20, [x19]
  415014:	str	x21, [sp, #32]
  415018:	bl	432408 <ferror@plt+0x2e478>
  41501c:	mov	x21, x0
  415020:	cbz	x20, 41525c <ferror@plt+0x112cc>
  415024:	mov	x0, x20
  415028:	bl	43b8c0 <ferror@plt+0x37930>
  41502c:	ldr	x0, [x20, #24]
  415030:	cbz	x0, 4151f8 <ferror@plt+0x11268>
  415034:	cmp	x21, x0
  415038:	b.eq	4150d8 <ferror@plt+0x11148>  // b.none
  41503c:	mov	x21, x19
  415040:	mov	x0, x20
  415044:	bl	43b990 <ferror@plt+0x37a00>
  415048:	ldr	x0, [x21], #12
  41504c:	bl	43b8c0 <ferror@plt+0x37930>
  415050:	ldxr	w0, [x21]
  415054:	add	w0, w0, #0x1
  415058:	stlxr	w1, w0, [x21]
  41505c:	cbnz	w1, 415050 <ferror@plt+0x110c0>
  415060:	dmb	ish
  415064:	ldr	w0, [x19, #8]
  415068:	cbnz	w0, 415094 <ferror@plt+0x11104>
  41506c:	ldr	x2, [x19]
  415070:	mov	w0, #0x1                   	// #1
  415074:	str	w0, [x19, #8]
  415078:	add	x1, x2, #0x8
  41507c:	mov	x0, x2
  415080:	bl	4138b8 <ferror@plt+0xf928>
  415084:	mov	w20, w0
  415088:	ldr	w1, [x19, #8]
  41508c:	cbz	w1, 4150b0 <ferror@plt+0x11120>
  415090:	cbnz	w0, 4150f4 <ferror@plt+0x11164>
  415094:	ldr	x2, [x19]
  415098:	add	x1, x2, #0x8
  41509c:	mov	x0, x2
  4150a0:	bl	4138b8 <ferror@plt+0xf928>
  4150a4:	mov	w20, w0
  4150a8:	ldr	w1, [x19, #8]
  4150ac:	cbnz	w1, 415090 <ferror@plt+0x11100>
  4150b0:	ldr	x0, [x19]
  4150b4:	bl	43b990 <ferror@plt+0x37a00>
  4150b8:	cbz	w20, 4150c4 <ferror@plt+0x11134>
  4150bc:	ldr	x0, [x19]
  4150c0:	bl	413698 <ferror@plt+0xf708>
  4150c4:	mov	x0, x19
  4150c8:	ldp	x19, x20, [sp, #16]
  4150cc:	ldr	x21, [sp, #32]
  4150d0:	ldp	x29, x30, [sp], #48
  4150d4:	b	414eb8 <ferror@plt+0x10f28>
  4150d8:	ldr	w0, [x20, #32]
  4150dc:	add	w0, w0, #0x1
  4150e0:	str	w0, [x20, #32]
  4150e4:	mov	x0, x20
  4150e8:	bl	43b990 <ferror@plt+0x37a00>
  4150ec:	ldr	x0, [x19]
  4150f0:	bl	43b8c0 <ferror@plt+0x37930>
  4150f4:	ldr	x0, [x19]
  4150f8:	add	x20, x19, #0xc
  4150fc:	ldr	w0, [x0, #88]
  415100:	cbnz	w0, 415184 <ferror@plt+0x111f4>
  415104:	ldxr	w0, [x20]
  415108:	add	w0, w0, #0x1
  41510c:	stlxr	w1, w0, [x20]
  415110:	cbnz	w1, 415104 <ferror@plt+0x11174>
  415114:	dmb	ish
  415118:	mov	w0, #0x1                   	// #1
  41511c:	str	w0, [x19, #8]
  415120:	ldr	x0, [x19]
  415124:	mov	w2, #0x1                   	// #1
  415128:	mov	w1, w2
  41512c:	bl	4146b0 <ferror@plt+0x10720>
  415130:	ldr	w0, [x19, #8]
  415134:	cbnz	w0, 415120 <ferror@plt+0x11190>
  415138:	ldr	x0, [x19]
  41513c:	bl	43b990 <ferror@plt+0x37a00>
  415140:	ldr	x0, [x19]
  415144:	bl	413698 <ferror@plt+0xf708>
  415148:	dmb	ish
  41514c:	ldr	w0, [x19, #12]
  415150:	cmp	w0, #0x0
  415154:	b.le	415230 <ferror@plt+0x112a0>
  415158:	ldxr	w0, [x20]
  41515c:	sub	w1, w0, #0x1
  415160:	stlxr	w2, w1, [x20]
  415164:	cbnz	w2, 415158 <ferror@plt+0x111c8>
  415168:	dmb	ish
  41516c:	cmp	w0, #0x1
  415170:	b.eq	415284 <ferror@plt+0x112f4>  // b.none
  415174:	ldp	x19, x20, [sp, #16]
  415178:	ldr	x21, [sp, #32]
  41517c:	ldp	x29, x30, [sp], #48
  415180:	ret
  415184:	ldp	x19, x20, [sp, #16]
  415188:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41518c:	ldr	x21, [sp, #32]
  415190:	add	x2, x2, #0x518
  415194:	ldp	x29, x30, [sp], #48
  415198:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41519c:	mov	w1, #0x10                  	// #16
  4151a0:	add	x0, x0, #0xf78
  4151a4:	b	4199b8 <ferror@plt+0x15a28>
  4151a8:	ldp	x19, x20, [sp, #16]
  4151ac:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4151b0:	ldp	x29, x30, [sp], #48
  4151b4:	add	x1, x1, #0x5c0
  4151b8:	add	x1, x1, #0x4f0
  4151bc:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4151c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4151c4:	add	x2, x2, #0x4f0
  4151c8:	add	x0, x0, #0xf78
  4151cc:	b	419d28 <ferror@plt+0x15d98>
  4151d0:	ldp	x19, x20, [sp, #16]
  4151d4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4151d8:	ldp	x29, x30, [sp], #48
  4151dc:	add	x1, x1, #0x5c0
  4151e0:	add	x1, x1, #0x4f0
  4151e4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4151e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4151ec:	add	x2, x2, #0x4e0
  4151f0:	add	x0, x0, #0xf78
  4151f4:	b	419d28 <ferror@plt+0x15d98>
  4151f8:	ldr	w0, [x20, #32]
  4151fc:	str	x21, [x20, #24]
  415200:	cbz	w0, 4150dc <ferror@plt+0x1114c>
  415204:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  415208:	add	x3, x3, #0x5c0
  41520c:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  415210:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  415214:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415218:	add	x3, x3, #0x108
  41521c:	add	x4, x4, #0xff0
  415220:	add	x1, x1, #0xd60
  415224:	add	x0, x0, #0xf78
  415228:	mov	w2, #0xc3c                 	// #3132
  41522c:	bl	430e98 <ferror@plt+0x2cf08>
  415230:	ldp	x19, x20, [sp, #16]
  415234:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415238:	ldr	x21, [sp, #32]
  41523c:	add	x1, x1, #0x5c0
  415240:	ldp	x29, x30, [sp], #48
  415244:	add	x1, x1, #0x4d8
  415248:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41524c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415250:	add	x2, x2, #0x4f0
  415254:	add	x0, x0, #0xf78
  415258:	b	419d28 <ferror@plt+0x15d98>
  41525c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  415260:	add	x20, x20, #0xa70
  415264:	add	x0, x20, #0x250
  415268:	bl	43b8c0 <ferror@plt+0x37930>
  41526c:	ldr	x0, [x20, #600]
  415270:	cbz	x0, 415320 <ferror@plt+0x11390>
  415274:	add	x0, x20, #0x250
  415278:	bl	43b990 <ferror@plt+0x37a00>
  41527c:	ldr	x20, [x20, #600]
  415280:	b	415024 <ferror@plt+0x11094>
  415284:	ldr	x0, [x19]
  415288:	cbz	x0, 4152f4 <ferror@plt+0x11364>
  41528c:	dmb	ish
  415290:	ldr	w1, [x0, #48]
  415294:	cmp	w1, #0x0
  415298:	b.le	4152d0 <ferror@plt+0x11340>
  41529c:	add	x1, x0, #0x30
  4152a0:	ldxr	w2, [x1]
  4152a4:	sub	w3, w2, #0x1
  4152a8:	stlxr	w4, w3, [x1]
  4152ac:	cbnz	w4, 4152a0 <ferror@plt+0x11310>
  4152b0:	dmb	ish
  4152b4:	cmp	w2, #0x1
  4152b8:	b.eq	415318 <ferror@plt+0x11388>  // b.none
  4152bc:	mov	x0, x19
  4152c0:	ldp	x19, x20, [sp, #16]
  4152c4:	ldr	x21, [sp, #32]
  4152c8:	ldp	x29, x30, [sp], #48
  4152cc:	b	417d40 <ferror@plt+0x13db0>
  4152d0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4152d4:	add	x1, x1, #0x5c0
  4152d8:	add	x1, x1, #0xf0
  4152dc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4152e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4152e4:	add	x2, x2, #0xfc0
  4152e8:	add	x0, x0, #0xf78
  4152ec:	bl	419d28 <ferror@plt+0x15d98>
  4152f0:	b	4152bc <ferror@plt+0x1132c>
  4152f4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4152f8:	add	x1, x1, #0x5c0
  4152fc:	add	x1, x1, #0xf0
  415300:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  415304:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415308:	add	x2, x2, #0xee0
  41530c:	add	x0, x0, #0xf78
  415310:	bl	419d28 <ferror@plt+0x15d98>
  415314:	b	4152bc <ferror@plt+0x1132c>
  415318:	bl	4109e0 <ferror@plt+0xca50>
  41531c:	b	4152bc <ferror@plt+0x1132c>
  415320:	bl	411128 <ferror@plt+0xd198>
  415324:	str	x0, [x20, #600]
  415328:	b	415274 <ferror@plt+0x112e4>
  41532c:	nop
  415330:	cbz	x0, 4153b0 <ferror@plt+0x11420>
  415334:	stp	x29, x30, [sp, #-32]!
  415338:	mov	x29, sp
  41533c:	str	x19, [sp, #16]
  415340:	mov	x19, x0
  415344:	dmb	ish
  415348:	ldr	w0, [x0, #12]
  41534c:	cmp	w0, #0x0
  415350:	b.le	415388 <ferror@plt+0x113f8>
  415354:	ldr	x0, [x19]
  415358:	bl	43b8c0 <ferror@plt+0x37930>
  41535c:	ldr	x0, [x19]
  415360:	ldr	x0, [x0, #136]
  415364:	str	wzr, [x19, #8]
  415368:	bl	43a970 <ferror@plt+0x369e0>
  41536c:	ldr	x0, [x19]
  415370:	add	x0, x0, #0x8
  415374:	bl	43c488 <ferror@plt+0x384f8>
  415378:	ldr	x0, [x19]
  41537c:	ldr	x19, [sp, #16]
  415380:	ldp	x29, x30, [sp], #32
  415384:	b	43b990 <ferror@plt+0x37a00>
  415388:	ldr	x19, [sp, #16]
  41538c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415390:	ldp	x29, x30, [sp], #32
  415394:	add	x1, x1, #0x5c0
  415398:	add	x1, x1, #0x500
  41539c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4153a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4153a4:	add	x2, x2, #0x4f0
  4153a8:	add	x0, x0, #0xf78
  4153ac:	b	419d28 <ferror@plt+0x15d98>
  4153b0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4153b4:	add	x1, x1, #0x5c0
  4153b8:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4153bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4153c0:	add	x1, x1, #0x500
  4153c4:	add	x2, x2, #0x4e0
  4153c8:	add	x0, x0, #0xf78
  4153cc:	b	419d28 <ferror@plt+0x15d98>
  4153d0:	stp	x29, x30, [sp, #-16]!
  4153d4:	mov	x29, sp
  4153d8:	cbz	x0, 415424 <ferror@plt+0x11494>
  4153dc:	dmb	ish
  4153e0:	ldr	w1, [x0, #12]
  4153e4:	cmp	w1, #0x0
  4153e8:	b.le	4153f8 <ferror@plt+0x11468>
  4153ec:	ldr	w0, [x0, #8]
  4153f0:	ldp	x29, x30, [sp], #16
  4153f4:	ret
  4153f8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4153fc:	add	x1, x1, #0x5c0
  415400:	add	x1, x1, #0x518
  415404:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  415408:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41540c:	add	x2, x2, #0x4f0
  415410:	add	x0, x0, #0xf78
  415414:	bl	419d28 <ferror@plt+0x15d98>
  415418:	mov	w0, #0x0                   	// #0
  41541c:	ldp	x29, x30, [sp], #16
  415420:	ret
  415424:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415428:	add	x1, x1, #0x5c0
  41542c:	add	x1, x1, #0x518
  415430:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  415434:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415438:	add	x2, x2, #0x4e0
  41543c:	add	x0, x0, #0xf78
  415440:	bl	419d28 <ferror@plt+0x15d98>
  415444:	mov	w0, #0x0                   	// #0
  415448:	ldp	x29, x30, [sp], #16
  41544c:	ret
  415450:	stp	x29, x30, [sp, #-16]!
  415454:	mov	x29, sp
  415458:	cbz	x0, 4154a4 <ferror@plt+0x11514>
  41545c:	dmb	ish
  415460:	ldr	w1, [x0, #12]
  415464:	cmp	w1, #0x0
  415468:	b.le	415478 <ferror@plt+0x114e8>
  41546c:	ldp	x29, x30, [sp], #16
  415470:	ldr	x0, [x0]
  415474:	ret
  415478:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41547c:	add	x1, x1, #0x5c0
  415480:	add	x1, x1, #0x530
  415484:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  415488:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41548c:	add	x2, x2, #0x4f0
  415490:	add	x0, x0, #0xf78
  415494:	bl	419d28 <ferror@plt+0x15d98>
  415498:	mov	x0, #0x0                   	// #0
  41549c:	ldp	x29, x30, [sp], #16
  4154a0:	ret
  4154a4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4154a8:	add	x1, x1, #0x5c0
  4154ac:	add	x1, x1, #0x530
  4154b0:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4154b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4154b8:	add	x2, x2, #0x4e0
  4154bc:	add	x0, x0, #0xf78
  4154c0:	bl	419d28 <ferror@plt+0x15d98>
  4154c4:	mov	x0, #0x0                   	// #0
  4154c8:	ldp	x29, x30, [sp], #16
  4154cc:	ret
  4154d0:	stp	x29, x30, [sp, #-48]!
  4154d4:	mov	x29, sp
  4154d8:	stp	x19, x20, [sp, #16]
  4154dc:	mov	x20, x1
  4154e0:	mov	x19, x0
  4154e4:	str	x21, [sp, #32]
  4154e8:	mov	w21, w2
  4154ec:	cbz	x0, 415604 <ferror@plt+0x11674>
  4154f0:	dmb	ish
  4154f4:	ldr	w0, [x19, #48]
  4154f8:	cmp	w0, #0x0
  4154fc:	b.le	4155a0 <ferror@plt+0x11610>
  415500:	cbz	x20, 4155cc <ferror@plt+0x1163c>
  415504:	mov	x0, x19
  415508:	bl	43b8c0 <ferror@plt+0x37930>
  41550c:	mov	x0, #0x20                  	// #32
  415510:	bl	426140 <ferror@plt+0x221b0>
  415514:	ldr	x3, [x19, #104]
  415518:	str	x20, [x0]
  41551c:	strh	wzr, [x20, #6]
  415520:	mov	x1, #0x0                   	// #0
  415524:	str	w21, [x0, #24]
  415528:	cbnz	x3, 415540 <ferror@plt+0x115b0>
  41552c:	b	41558c <ferror@plt+0x115fc>
  415530:	ldr	x2, [x3, #8]
  415534:	mov	x1, x3
  415538:	mov	x3, x2
  41553c:	cbz	x2, 4155f8 <ferror@plt+0x11668>
  415540:	ldr	w2, [x3, #24]
  415544:	cmp	w21, w2
  415548:	b.lt	415530 <ferror@plt+0x115a0>  // b.tstop
  41554c:	str	x0, [x3, #16]
  415550:	stp	x3, x1, [x0, #8]
  415554:	cbz	x1, 415598 <ferror@plt+0x11608>
  415558:	str	x0, [x1, #8]
  41555c:	ldr	w1, [x19, #112]
  415560:	mov	w2, #0x1                   	// #1
  415564:	ldr	x0, [x19, #136]
  415568:	add	w1, w1, w2
  41556c:	str	w1, [x19, #112]
  415570:	str	w2, [x19, #152]
  415574:	bl	43a970 <ferror@plt+0x369e0>
  415578:	mov	x0, x19
  41557c:	ldp	x19, x20, [sp, #16]
  415580:	ldr	x21, [sp, #32]
  415584:	ldp	x29, x30, [sp], #48
  415588:	b	43b990 <ferror@plt+0x37a00>
  41558c:	str	x0, [x19, #96]
  415590:	stp	xzr, xzr, [x0, #8]
  415594:	nop
  415598:	str	x0, [x19, #104]
  41559c:	b	41555c <ferror@plt+0x115cc>
  4155a0:	ldp	x19, x20, [sp, #16]
  4155a4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4155a8:	ldr	x21, [sp, #32]
  4155ac:	add	x1, x1, #0x5c0
  4155b0:	ldp	x29, x30, [sp], #48
  4155b4:	add	x1, x1, #0x548
  4155b8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4155bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4155c0:	add	x2, x2, #0xfc0
  4155c4:	add	x0, x0, #0xf78
  4155c8:	b	419d28 <ferror@plt+0x15d98>
  4155cc:	ldp	x19, x20, [sp, #16]
  4155d0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4155d4:	ldr	x21, [sp, #32]
  4155d8:	add	x1, x1, #0x5c0
  4155dc:	ldp	x29, x30, [sp], #48
  4155e0:	add	x1, x1, #0x548
  4155e4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4155e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4155ec:	add	x2, x2, #0x590
  4155f0:	add	x0, x0, #0xf78
  4155f4:	b	419d28 <ferror@plt+0x15d98>
  4155f8:	str	x0, [x19, #96]
  4155fc:	stp	xzr, x1, [x0, #8]
  415600:	b	415558 <ferror@plt+0x115c8>
  415604:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  415608:	add	x19, x19, #0xa70
  41560c:	add	x0, x19, #0x250
  415610:	bl	43b8c0 <ferror@plt+0x37930>
  415614:	ldr	x0, [x19, #600]
  415618:	cbz	x0, 41562c <ferror@plt+0x1169c>
  41561c:	add	x0, x19, #0x250
  415620:	bl	43b990 <ferror@plt+0x37a00>
  415624:	ldr	x19, [x19, #600]
  415628:	b	4154f0 <ferror@plt+0x11560>
  41562c:	bl	411128 <ferror@plt+0xd198>
  415630:	str	x0, [x19, #600]
  415634:	b	41561c <ferror@plt+0x1168c>
  415638:	stp	x29, x30, [sp, #-32]!
  41563c:	mov	x29, sp
  415640:	stp	x19, x20, [sp, #16]
  415644:	mov	x20, x1
  415648:	mov	x19, x0
  41564c:	cbz	x0, 415748 <ferror@plt+0x117b8>
  415650:	dmb	ish
  415654:	ldr	w0, [x19, #48]
  415658:	cmp	w0, #0x0
  41565c:	b.le	4156b4 <ferror@plt+0x11724>
  415660:	cbz	x20, 415720 <ferror@plt+0x11790>
  415664:	mov	x0, x19
  415668:	bl	43b8c0 <ferror@plt+0x37930>
  41566c:	ldr	x1, [x19, #96]
  415670:	mov	x2, #0x0                   	// #0
  415674:	cbz	x1, 415694 <ferror@plt+0x11704>
  415678:	ldr	x3, [x1]
  41567c:	ldr	x0, [x1, #16]
  415680:	cmp	x20, x3
  415684:	b.eq	4156dc <ferror@plt+0x1174c>  // b.none
  415688:	mov	x2, x1
  41568c:	mov	x1, x0
  415690:	cbnz	x1, 415678 <ferror@plt+0x116e8>
  415694:	ldr	x0, [x19, #136]
  415698:	mov	w1, #0x1                   	// #1
  41569c:	str	w1, [x19, #152]
  4156a0:	bl	43a970 <ferror@plt+0x369e0>
  4156a4:	mov	x0, x19
  4156a8:	ldp	x19, x20, [sp, #16]
  4156ac:	ldp	x29, x30, [sp], #32
  4156b0:	b	43b990 <ferror@plt+0x37a00>
  4156b4:	ldp	x19, x20, [sp, #16]
  4156b8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4156bc:	ldp	x29, x30, [sp], #32
  4156c0:	add	x1, x1, #0x5c0
  4156c4:	add	x1, x1, #0x560
  4156c8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4156cc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4156d0:	add	x2, x2, #0xfc0
  4156d4:	add	x0, x0, #0xf78
  4156d8:	b	419d28 <ferror@plt+0x15d98>
  4156dc:	cbz	x2, 415778 <ferror@plt+0x117e8>
  4156e0:	str	x0, [x2, #16]
  4156e4:	cbz	x0, 415770 <ferror@plt+0x117e0>
  4156e8:	str	x2, [x0, #8]
  4156ec:	mov	x0, #0x20                  	// #32
  4156f0:	bl	426730 <ferror@plt+0x227a0>
  4156f4:	ldr	w0, [x19, #112]
  4156f8:	mov	w1, #0x1                   	// #1
  4156fc:	str	w1, [x19, #152]
  415700:	sub	w0, w0, #0x1
  415704:	str	w0, [x19, #112]
  415708:	ldr	x0, [x19, #136]
  41570c:	bl	43a970 <ferror@plt+0x369e0>
  415710:	mov	x0, x19
  415714:	ldp	x19, x20, [sp, #16]
  415718:	ldp	x29, x30, [sp], #32
  41571c:	b	43b990 <ferror@plt+0x37a00>
  415720:	ldp	x19, x20, [sp, #16]
  415724:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415728:	ldp	x29, x30, [sp], #32
  41572c:	add	x1, x1, #0x5c0
  415730:	add	x1, x1, #0x560
  415734:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  415738:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41573c:	add	x2, x2, #0x590
  415740:	add	x0, x0, #0xf78
  415744:	b	419d28 <ferror@plt+0x15d98>
  415748:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41574c:	add	x19, x19, #0xa70
  415750:	add	x0, x19, #0x250
  415754:	bl	43b8c0 <ferror@plt+0x37930>
  415758:	ldr	x0, [x19, #600]
  41575c:	cbz	x0, 415780 <ferror@plt+0x117f0>
  415760:	add	x0, x19, #0x250
  415764:	bl	43b990 <ferror@plt+0x37a00>
  415768:	ldr	x19, [x19, #600]
  41576c:	b	415650 <ferror@plt+0x116c0>
  415770:	str	x2, [x19, #104]
  415774:	b	4156ec <ferror@plt+0x1175c>
  415778:	str	x0, [x19, #96]
  41577c:	b	4156e4 <ferror@plt+0x11754>
  415780:	bl	411128 <ferror@plt+0xd198>
  415784:	str	x0, [x19, #600]
  415788:	b	415760 <ferror@plt+0x117d0>
  41578c:	nop
  415790:	stp	x29, x30, [sp, #-48]!
  415794:	mov	x29, sp
  415798:	cbz	x1, 4157c4 <ferror@plt+0x11834>
  41579c:	add	x0, sp, #0x20
  4157a0:	str	x19, [sp, #16]
  4157a4:	mov	x19, x1
  4157a8:	mov	x1, #0x0                   	// #0
  4157ac:	bl	4038b0 <gettimeofday@plt>
  4157b0:	ldr	q0, [sp, #32]
  4157b4:	str	q0, [x19]
  4157b8:	ldr	x19, [sp, #16]
  4157bc:	ldp	x29, x30, [sp], #48
  4157c0:	ret
  4157c4:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4157c8:	add	x1, x1, #0x5c0
  4157cc:	add	x1, x1, #0x460
  4157d0:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4157d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4157d8:	add	x2, x2, #0x200
  4157dc:	add	x0, x0, #0xf78
  4157e0:	bl	419d28 <ferror@plt+0x15d98>
  4157e4:	ldp	x29, x30, [sp], #48
  4157e8:	ret
  4157ec:	nop
  4157f0:	stp	x29, x30, [sp, #-48]!
  4157f4:	mov	x29, sp
  4157f8:	stp	x19, x20, [sp, #16]
  4157fc:	ldr	x19, [x0, #32]
  415800:	cbz	x19, 415830 <ferror@plt+0x118a0>
  415804:	mov	x0, x19
  415808:	bl	43b8c0 <ferror@plt+0x37930>
  41580c:	ldr	w0, [x19, #176]
  415810:	cbz	w0, 415864 <ferror@plt+0x118d4>
  415814:	ldr	x20, [x19, #168]
  415818:	mov	x0, x19
  41581c:	bl	43b990 <ferror@plt+0x37a00>
  415820:	mov	x0, x20
  415824:	ldp	x19, x20, [sp, #16]
  415828:	ldp	x29, x30, [sp], #48
  41582c:	ret
  415830:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415834:	add	x1, x1, #0x5c0
  415838:	add	x1, x1, #0x88
  41583c:	mov	x20, #0x0                   	// #0
  415840:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  415844:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415848:	add	x2, x2, #0xed8
  41584c:	add	x0, x0, #0xf78
  415850:	bl	419d28 <ferror@plt+0x15d98>
  415854:	mov	x0, x20
  415858:	ldp	x19, x20, [sp, #16]
  41585c:	ldp	x29, x30, [sp], #48
  415860:	ret
  415864:	add	x1, sp, #0x20
  415868:	mov	w0, #0x1                   	// #1
  41586c:	bl	403650 <clock_gettime@plt>
  415870:	mov	x0, #0x5fff                	// #24575
  415874:	mov	x1, #0xbffe                	// #49150
  415878:	ldr	x20, [sp, #32]
  41587c:	movk	x0, #0x758a, lsl #16
  415880:	movk	x0, #0x20ce, lsl #32
  415884:	movk	x1, #0xeb14, lsl #16
  415888:	movk	x0, #0x461, lsl #48
  41588c:	movk	x1, #0x419c, lsl #32
  415890:	add	x0, x20, x0
  415894:	movk	x1, #0x8c2, lsl #48
  415898:	cmp	x0, x1
  41589c:	b.hi	4158dc <ferror@plt+0x1194c>  // b.pmore
  4158a0:	mov	x0, #0xf7cf                	// #63439
  4158a4:	mov	x2, #0x4240                	// #16960
  4158a8:	movk	x0, #0xe353, lsl #16
  4158ac:	movk	x2, #0xf, lsl #16
  4158b0:	ldr	x1, [sp, #40]
  4158b4:	movk	x0, #0x9ba5, lsl #32
  4158b8:	movk	x0, #0x20c4, lsl #48
  4158bc:	mov	w3, #0x1                   	// #1
  4158c0:	str	w3, [x19, #176]
  4158c4:	smulh	x0, x1, x0
  4158c8:	asr	x0, x0, #7
  4158cc:	sub	x0, x0, x1, asr #63
  4158d0:	madd	x20, x20, x2, x0
  4158d4:	str	x20, [x19, #168]
  4158d8:	b	415818 <ferror@plt+0x11888>
  4158dc:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  4158e0:	add	x3, x3, #0x5c0
  4158e4:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  4158e8:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4158ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4158f0:	add	x3, x3, #0xa0
  4158f4:	add	x4, x4, #0xef0
  4158f8:	add	x1, x1, #0xd60
  4158fc:	add	x0, x0, #0xf78
  415900:	mov	w2, #0xa0c                 	// #2572
  415904:	bl	430e98 <ferror@plt+0x2cf08>
  415908:	stp	x29, x30, [sp, #-32]!
  41590c:	mov	x29, sp
  415910:	stp	x19, x20, [sp, #16]
  415914:	mov	x20, x1
  415918:	mov	x19, x0
  41591c:	cbz	x0, 415984 <ferror@plt+0x119f4>
  415920:	dmb	ish
  415924:	ldr	w0, [x19, #48]
  415928:	cmp	w0, #0x0
  41592c:	b.le	41595c <ferror@plt+0x119cc>
  415930:	mov	x0, x19
  415934:	bl	43b8c0 <ferror@plt+0x37930>
  415938:	cmp	x20, #0x0
  41593c:	adrp	x1, 421000 <ferror@plt+0x1d070>
  415940:	add	x1, x1, #0x818
  415944:	mov	x0, x19
  415948:	csel	x20, x1, x20, eq  // eq = none
  41594c:	str	x20, [x19, #160]
  415950:	ldp	x19, x20, [sp, #16]
  415954:	ldp	x29, x30, [sp], #32
  415958:	b	43b990 <ferror@plt+0x37a00>
  41595c:	ldp	x19, x20, [sp, #16]
  415960:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415964:	ldp	x29, x30, [sp], #32
  415968:	add	x1, x1, #0x5c0
  41596c:	add	x1, x1, #0x580
  415970:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  415974:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415978:	add	x2, x2, #0xfc0
  41597c:	add	x0, x0, #0xf78
  415980:	b	419d28 <ferror@plt+0x15d98>
  415984:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  415988:	add	x19, x19, #0xa70
  41598c:	add	x0, x19, #0x250
  415990:	bl	43b8c0 <ferror@plt+0x37930>
  415994:	ldr	x0, [x19, #600]
  415998:	cbz	x0, 4159ac <ferror@plt+0x11a1c>
  41599c:	add	x0, x19, #0x250
  4159a0:	bl	43b990 <ferror@plt+0x37a00>
  4159a4:	ldr	x19, [x19, #600]
  4159a8:	b	415920 <ferror@plt+0x11990>
  4159ac:	bl	411128 <ferror@plt+0xd198>
  4159b0:	str	x0, [x19, #600]
  4159b4:	b	41599c <ferror@plt+0x11a0c>
  4159b8:	stp	x29, x30, [sp, #-32]!
  4159bc:	mov	x29, sp
  4159c0:	str	x19, [sp, #16]
  4159c4:	mov	x19, x0
  4159c8:	cbz	x0, 415a34 <ferror@plt+0x11aa4>
  4159cc:	dmb	ish
  4159d0:	ldr	w0, [x19, #48]
  4159d4:	cmp	w0, #0x0
  4159d8:	b.le	415a00 <ferror@plt+0x11a70>
  4159dc:	mov	x0, x19
  4159e0:	bl	43b8c0 <ferror@plt+0x37930>
  4159e4:	mov	x0, x19
  4159e8:	ldr	x19, [x19, #160]
  4159ec:	bl	43b990 <ferror@plt+0x37a00>
  4159f0:	mov	x0, x19
  4159f4:	ldr	x19, [sp, #16]
  4159f8:	ldp	x29, x30, [sp], #32
  4159fc:	ret
  415a00:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415a04:	add	x1, x1, #0x5c0
  415a08:	add	x1, x1, #0x5a0
  415a0c:	mov	x19, #0x0                   	// #0
  415a10:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  415a14:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415a18:	add	x2, x2, #0xfc0
  415a1c:	add	x0, x0, #0xf78
  415a20:	bl	419d28 <ferror@plt+0x15d98>
  415a24:	mov	x0, x19
  415a28:	ldr	x19, [sp, #16]
  415a2c:	ldp	x29, x30, [sp], #32
  415a30:	ret
  415a34:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  415a38:	add	x19, x19, #0xa70
  415a3c:	add	x0, x19, #0x250
  415a40:	bl	43b8c0 <ferror@plt+0x37930>
  415a44:	ldr	x0, [x19, #600]
  415a48:	cbz	x0, 415a5c <ferror@plt+0x11acc>
  415a4c:	add	x0, x19, #0x250
  415a50:	bl	43b990 <ferror@plt+0x37a00>
  415a54:	ldr	x19, [x19, #600]
  415a58:	b	4159cc <ferror@plt+0x11a3c>
  415a5c:	bl	411128 <ferror@plt+0xd198>
  415a60:	str	x0, [x19, #600]
  415a64:	b	415a4c <ferror@plt+0x11abc>
  415a68:	cbz	x0, 415aa4 <ferror@plt+0x11b14>
  415a6c:	dmb	ish
  415a70:	ldr	w1, [x0, #48]
  415a74:	cmp	w1, #0x0
  415a78:	b.le	415a84 <ferror@plt+0x11af4>
  415a7c:	ldr	x0, [x0, #136]
  415a80:	b	43a970 <ferror@plt+0x369e0>
  415a84:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415a88:	add	x1, x1, #0x5c0
  415a8c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  415a90:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415a94:	add	x1, x1, #0x418
  415a98:	add	x2, x2, #0xfc0
  415a9c:	add	x0, x0, #0xf78
  415aa0:	b	419d28 <ferror@plt+0x15d98>
  415aa4:	stp	x29, x30, [sp, #-32]!
  415aa8:	mov	x29, sp
  415aac:	str	x19, [sp, #16]
  415ab0:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  415ab4:	add	x19, x19, #0xa70
  415ab8:	add	x0, x19, #0x250
  415abc:	bl	43b8c0 <ferror@plt+0x37930>
  415ac0:	ldr	x0, [x19, #600]
  415ac4:	cbz	x0, 415b1c <ferror@plt+0x11b8c>
  415ac8:	add	x0, x19, #0x250
  415acc:	bl	43b990 <ferror@plt+0x37a00>
  415ad0:	ldr	x0, [x19, #600]
  415ad4:	dmb	ish
  415ad8:	ldr	w1, [x0, #48]
  415adc:	cmp	w1, #0x0
  415ae0:	b.le	415af4 <ferror@plt+0x11b64>
  415ae4:	ldr	x19, [sp, #16]
  415ae8:	ldp	x29, x30, [sp], #32
  415aec:	ldr	x0, [x0, #136]
  415af0:	b	43a970 <ferror@plt+0x369e0>
  415af4:	ldr	x19, [sp, #16]
  415af8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415afc:	ldp	x29, x30, [sp], #32
  415b00:	add	x1, x1, #0x5c0
  415b04:	add	x1, x1, #0x418
  415b08:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  415b0c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415b10:	add	x2, x2, #0xfc0
  415b14:	add	x0, x0, #0xf78
  415b18:	b	419d28 <ferror@plt+0x15d98>
  415b1c:	bl	411128 <ferror@plt+0xd198>
  415b20:	str	x0, [x19, #600]
  415b24:	b	415ac8 <ferror@plt+0x11b38>
  415b28:	stp	x29, x30, [sp, #-32]!
  415b2c:	mov	x29, sp
  415b30:	stp	x19, x20, [sp, #16]
  415b34:	mov	x19, x0
  415b38:	cbz	x0, 415b70 <ferror@plt+0x11be0>
  415b3c:	mov	x0, x19
  415b40:	bl	43b8c0 <ferror@plt+0x37930>
  415b44:	ldr	x20, [x19, #24]
  415b48:	bl	432408 <ferror@plt+0x2e478>
  415b4c:	mov	x1, x0
  415b50:	mov	x0, x19
  415b54:	mov	x19, x1
  415b58:	bl	43b990 <ferror@plt+0x37a00>
  415b5c:	cmp	x20, x19
  415b60:	cset	w0, eq  // eq = none
  415b64:	ldp	x19, x20, [sp, #16]
  415b68:	ldp	x29, x30, [sp], #32
  415b6c:	ret
  415b70:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  415b74:	add	x19, x19, #0xa70
  415b78:	add	x0, x19, #0x250
  415b7c:	bl	43b8c0 <ferror@plt+0x37930>
  415b80:	ldr	x0, [x19, #600]
  415b84:	cbz	x0, 415b98 <ferror@plt+0x11c08>
  415b88:	add	x0, x19, #0x250
  415b8c:	bl	43b990 <ferror@plt+0x37a00>
  415b90:	ldr	x19, [x19, #600]
  415b94:	b	415b3c <ferror@plt+0x11bac>
  415b98:	bl	411128 <ferror@plt+0xd198>
  415b9c:	str	x0, [x19, #600]
  415ba0:	b	415b88 <ferror@plt+0x11bf8>
  415ba4:	nop
  415ba8:	stp	x29, x30, [sp, #-48]!
  415bac:	mov	x29, sp
  415bb0:	stp	x19, x20, [sp, #16]
  415bb4:	mov	w20, w0
  415bb8:	mov	x0, #0x68                  	// #104
  415bbc:	bl	417c60 <ferror@plt+0x13cd0>
  415bc0:	mov	x19, x0
  415bc4:	mov	x0, #0x20                  	// #32
  415bc8:	bl	4266b0 <ferror@plt+0x22720>
  415bcc:	mov	x3, x0
  415bd0:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  415bd4:	add	x2, x2, #0x600
  415bd8:	mov	x4, #0x100000000           	// #4294967296
  415bdc:	add	x2, x2, #0x70
  415be0:	mov	x5, #0xffffffffffffffff    	// #-1
  415be4:	mov	w0, #0x1                   	// #1
  415be8:	str	x2, [x19, #16]
  415bec:	str	x5, [x3, #16]
  415bf0:	add	x1, sp, #0x20
  415bf4:	str	w0, [x19, #24]
  415bf8:	str	x4, [x19, #40]
  415bfc:	str	x3, [x19, #88]
  415c00:	str	w20, [x19, #96]
  415c04:	bl	403650 <clock_gettime@plt>
  415c08:	mov	x0, #0x5fff                	// #24575
  415c0c:	mov	x2, #0xbffe                	// #49150
  415c10:	ldr	x1, [sp, #32]
  415c14:	movk	x0, #0x758a, lsl #16
  415c18:	movk	x0, #0x20ce, lsl #32
  415c1c:	movk	x2, #0xeb14, lsl #16
  415c20:	movk	x0, #0x461, lsl #48
  415c24:	movk	x2, #0x419c, lsl #32
  415c28:	add	x0, x1, x0
  415c2c:	movk	x2, #0x8c2, lsl #48
  415c30:	cmp	x0, x2
  415c34:	b.ls	415c64 <ferror@plt+0x11cd4>  // b.plast
  415c38:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  415c3c:	add	x3, x3, #0x5c0
  415c40:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  415c44:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  415c48:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415c4c:	add	x3, x3, #0xa0
  415c50:	add	x4, x4, #0xef0
  415c54:	add	x1, x1, #0xd60
  415c58:	add	x0, x0, #0xf78
  415c5c:	mov	w2, #0xa0c                 	// #2572
  415c60:	bl	430e98 <ferror@plt+0x2cf08>
  415c64:	mov	x2, #0xf7cf                	// #63439
  415c68:	mov	x4, #0x4240                	// #16960
  415c6c:	movk	x2, #0xe353, lsl #16
  415c70:	movk	x4, #0xf, lsl #16
  415c74:	ldr	x3, [sp, #40]
  415c78:	movk	x2, #0x9ba5, lsl #32
  415c7c:	movk	x2, #0x20c4, lsl #48
  415c80:	mov	x0, x19
  415c84:	smulh	x2, x3, x2
  415c88:	asr	x2, x2, #7
  415c8c:	sub	x2, x2, x3, asr #63
  415c90:	madd	x1, x1, x4, x2
  415c94:	bl	40ff20 <ferror@plt+0xbf90>
  415c98:	mov	x0, x19
  415c9c:	ldp	x19, x20, [sp, #16]
  415ca0:	ldp	x29, x30, [sp], #48
  415ca4:	ret
  415ca8:	stp	x29, x30, [sp, #-48]!
  415cac:	mov	x29, sp
  415cb0:	stp	x19, x20, [sp, #16]
  415cb4:	mov	w20, w0
  415cb8:	mov	x0, #0x68                  	// #104
  415cbc:	bl	417c60 <ferror@plt+0x13cd0>
  415cc0:	mov	x19, x0
  415cc4:	mov	x0, #0x20                  	// #32
  415cc8:	bl	4266b0 <ferror@plt+0x22720>
  415ccc:	mov	w1, #0x3e8                 	// #1000
  415cd0:	mov	x3, x0
  415cd4:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  415cd8:	add	x2, x2, #0x600
  415cdc:	add	x2, x2, #0x70
  415ce0:	mul	w20, w20, w1
  415ce4:	mov	w0, #0x1                   	// #1
  415ce8:	mov	x4, #0x100000000           	// #4294967296
  415cec:	mov	x5, #0xffffffffffffffff    	// #-1
  415cf0:	str	x2, [x19, #16]
  415cf4:	str	x5, [x3, #16]
  415cf8:	add	x1, sp, #0x20
  415cfc:	str	w0, [x19, #24]
  415d00:	str	x4, [x19, #40]
  415d04:	str	x3, [x19, #88]
  415d08:	stp	w20, w0, [x19, #96]
  415d0c:	bl	403650 <clock_gettime@plt>
  415d10:	mov	x0, #0x5fff                	// #24575
  415d14:	mov	x2, #0xbffe                	// #49150
  415d18:	ldr	x1, [sp, #32]
  415d1c:	movk	x0, #0x758a, lsl #16
  415d20:	movk	x0, #0x20ce, lsl #32
  415d24:	movk	x2, #0xeb14, lsl #16
  415d28:	movk	x0, #0x461, lsl #48
  415d2c:	movk	x2, #0x419c, lsl #32
  415d30:	add	x0, x1, x0
  415d34:	movk	x2, #0x8c2, lsl #48
  415d38:	cmp	x0, x2
  415d3c:	b.ls	415d6c <ferror@plt+0x11ddc>  // b.plast
  415d40:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  415d44:	add	x3, x3, #0x5c0
  415d48:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  415d4c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  415d50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415d54:	add	x3, x3, #0xa0
  415d58:	add	x4, x4, #0xef0
  415d5c:	add	x1, x1, #0xd60
  415d60:	add	x0, x0, #0xf78
  415d64:	mov	w2, #0xa0c                 	// #2572
  415d68:	bl	430e98 <ferror@plt+0x2cf08>
  415d6c:	mov	x2, #0xf7cf                	// #63439
  415d70:	mov	x4, #0x4240                	// #16960
  415d74:	movk	x2, #0xe353, lsl #16
  415d78:	movk	x4, #0xf, lsl #16
  415d7c:	ldr	x3, [sp, #40]
  415d80:	movk	x2, #0x9ba5, lsl #32
  415d84:	movk	x2, #0x20c4, lsl #48
  415d88:	mov	x0, x19
  415d8c:	smulh	x2, x3, x2
  415d90:	asr	x2, x2, #7
  415d94:	sub	x2, x2, x3, asr #63
  415d98:	madd	x1, x1, x4, x2
  415d9c:	bl	40ff20 <ferror@plt+0xbf90>
  415da0:	mov	x0, x19
  415da4:	ldp	x19, x20, [sp, #16]
  415da8:	ldp	x29, x30, [sp], #48
  415dac:	ret
  415db0:	stp	x29, x30, [sp, #-80]!
  415db4:	mov	x29, sp
  415db8:	stp	x19, x20, [sp, #16]
  415dbc:	cbz	x2, 415f80 <ferror@plt+0x11ff0>
  415dc0:	mov	x20, x2
  415dc4:	stp	x21, x22, [sp, #32]
  415dc8:	mov	x22, x3
  415dcc:	mov	w21, w0
  415dd0:	mov	x0, #0x68                  	// #104
  415dd4:	stp	x23, x24, [sp, #48]
  415dd8:	mov	w24, w1
  415ddc:	mov	x23, x4
  415de0:	bl	417c60 <ferror@plt+0x13cd0>
  415de4:	mov	x19, x0
  415de8:	mov	x0, #0x20                  	// #32
  415dec:	bl	4266b0 <ferror@plt+0x22720>
  415df0:	mov	x2, x0
  415df4:	adrp	x5, 4ac000 <ferror@plt+0xa8070>
  415df8:	add	x5, x5, #0x600
  415dfc:	mov	x3, #0x100000000           	// #4294967296
  415e00:	add	x5, x5, #0x70
  415e04:	mov	x4, #0xffffffffffffffff    	// #-1
  415e08:	mov	w0, #0x1                   	// #1
  415e0c:	str	x4, [x2, #16]
  415e10:	str	x5, [x19, #16]
  415e14:	add	x1, sp, #0x40
  415e18:	str	w0, [x19, #24]
  415e1c:	str	x3, [x19, #40]
  415e20:	str	x2, [x19, #88]
  415e24:	str	w24, [x19, #96]
  415e28:	bl	403650 <clock_gettime@plt>
  415e2c:	mov	x0, #0x5fff                	// #24575
  415e30:	mov	x2, #0xbffe                	// #49150
  415e34:	ldr	x1, [sp, #64]
  415e38:	movk	x0, #0x758a, lsl #16
  415e3c:	movk	x0, #0x20ce, lsl #32
  415e40:	movk	x2, #0xeb14, lsl #16
  415e44:	movk	x0, #0x461, lsl #48
  415e48:	movk	x2, #0x419c, lsl #32
  415e4c:	add	x0, x1, x0
  415e50:	movk	x2, #0x8c2, lsl #48
  415e54:	cmp	x0, x2
  415e58:	b.hi	415f54 <ferror@plt+0x11fc4>  // b.pmore
  415e5c:	mov	x5, #0xf7cf                	// #63439
  415e60:	mov	x3, #0x4240                	// #16960
  415e64:	movk	x5, #0xe353, lsl #16
  415e68:	movk	x3, #0xf, lsl #16
  415e6c:	ldr	x2, [sp, #72]
  415e70:	movk	x5, #0x9ba5, lsl #32
  415e74:	movk	x5, #0x20c4, lsl #48
  415e78:	mov	x0, x19
  415e7c:	smulh	x5, x2, x5
  415e80:	asr	x5, x5, #7
  415e84:	sub	x5, x5, x2, asr #63
  415e88:	madd	x1, x1, x3, x5
  415e8c:	bl	40ff20 <ferror@plt+0xbf90>
  415e90:	cbnz	w21, 415fb4 <ferror@plt+0x12024>
  415e94:	mov	x0, x19
  415e98:	mov	x3, x23
  415e9c:	mov	x2, x22
  415ea0:	mov	x1, x20
  415ea4:	bl	4122b8 <ferror@plt+0xe328>
  415ea8:	ldr	x0, [x19, #32]
  415eac:	cbz	x0, 415efc <ferror@plt+0x11f6c>
  415eb0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415eb4:	add	x1, x1, #0x5c0
  415eb8:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  415ebc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415ec0:	add	x1, x1, #0x158
  415ec4:	add	x2, x2, #0x60
  415ec8:	add	x0, x0, #0xf78
  415ecc:	mov	w20, #0x0                   	// #0
  415ed0:	bl	419d28 <ferror@plt+0x15d98>
  415ed4:	ldr	x1, [x19, #32]
  415ed8:	mov	x0, x19
  415edc:	mov	w2, #0x0                   	// #0
  415ee0:	bl	40fc70 <ferror@plt+0xbce0>
  415ee4:	mov	w0, w20
  415ee8:	ldp	x19, x20, [sp, #16]
  415eec:	ldp	x21, x22, [sp, #32]
  415ef0:	ldp	x23, x24, [sp, #48]
  415ef4:	ldp	x29, x30, [sp], #80
  415ef8:	ret
  415efc:	ldr	w0, [x19, #44]
  415f00:	and	w20, w0, #0x1
  415f04:	tbz	w0, #0, 416000 <ferror@plt+0x12070>
  415f08:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  415f0c:	add	x20, x20, #0xa70
  415f10:	add	x0, x20, #0x250
  415f14:	bl	43b8c0 <ferror@plt+0x37930>
  415f18:	ldr	x0, [x20, #600]
  415f1c:	cbz	x0, 415ff4 <ferror@plt+0x12064>
  415f20:	add	x0, x20, #0x250
  415f24:	bl	43b990 <ferror@plt+0x37a00>
  415f28:	ldr	x21, [x20, #600]
  415f2c:	mov	x0, x21
  415f30:	bl	43b8c0 <ferror@plt+0x37930>
  415f34:	mov	x1, x21
  415f38:	mov	w2, #0x1                   	// #1
  415f3c:	mov	x0, x19
  415f40:	bl	4104a0 <ferror@plt+0xc510>
  415f44:	mov	w20, w0
  415f48:	mov	x0, x21
  415f4c:	bl	43b990 <ferror@plt+0x37a00>
  415f50:	b	415ed4 <ferror@plt+0x11f44>
  415f54:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  415f58:	add	x3, x3, #0x5c0
  415f5c:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  415f60:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  415f64:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415f68:	add	x3, x3, #0xa0
  415f6c:	add	x4, x4, #0xef0
  415f70:	add	x1, x1, #0xd60
  415f74:	add	x0, x0, #0xf78
  415f78:	mov	w2, #0xa0c                 	// #2572
  415f7c:	bl	430e98 <ferror@plt+0x2cf08>
  415f80:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  415f84:	add	x1, x1, #0x5c0
  415f88:	add	x1, x1, #0x5c0
  415f8c:	mov	w20, #0x0                   	// #0
  415f90:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  415f94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  415f98:	add	x2, x2, #0x598
  415f9c:	add	x0, x0, #0xf78
  415fa0:	bl	419d28 <ferror@plt+0x15d98>
  415fa4:	mov	w0, w20
  415fa8:	ldp	x19, x20, [sp, #16]
  415fac:	ldp	x29, x30, [sp], #80
  415fb0:	ret
  415fb4:	ldr	x24, [x19, #32]
  415fb8:	cbz	x24, 415fe0 <ferror@plt+0x12050>
  415fbc:	mov	x0, x24
  415fc0:	bl	43b8c0 <ferror@plt+0x37930>
  415fc4:	mov	x0, x19
  415fc8:	mov	w2, w21
  415fcc:	mov	x1, x24
  415fd0:	bl	410cf0 <ferror@plt+0xcd60>
  415fd4:	ldr	x0, [x19, #32]
  415fd8:	bl	43b990 <ferror@plt+0x37a00>
  415fdc:	b	415e94 <ferror@plt+0x11f04>
  415fe0:	mov	w2, w21
  415fe4:	mov	x0, x19
  415fe8:	mov	x1, #0x0                   	// #0
  415fec:	bl	410cf0 <ferror@plt+0xcd60>
  415ff0:	b	415e94 <ferror@plt+0x11f04>
  415ff4:	bl	411128 <ferror@plt+0xd198>
  415ff8:	str	x0, [x20, #600]
  415ffc:	b	415f20 <ferror@plt+0x11f90>
  416000:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416004:	add	x1, x1, #0x5c0
  416008:	add	x1, x1, #0x158
  41600c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416010:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416014:	add	x2, x2, #0xe60
  416018:	add	x0, x0, #0xf78
  41601c:	bl	419d28 <ferror@plt+0x15d98>
  416020:	b	415ed4 <ferror@plt+0x11f44>
  416024:	nop
  416028:	stp	x29, x30, [sp, #-80]!
  41602c:	mov	x29, sp
  416030:	stp	x19, x20, [sp, #16]
  416034:	cbz	x1, 416200 <ferror@plt+0x12270>
  416038:	mov	x20, x1
  41603c:	stp	x21, x22, [sp, #32]
  416040:	mov	x21, x2
  416044:	stp	x23, x24, [sp, #48]
  416048:	mov	w23, w0
  41604c:	mov	x0, #0x68                  	// #104
  416050:	bl	417c60 <ferror@plt+0x13cd0>
  416054:	mov	x19, x0
  416058:	mov	x0, #0x20                  	// #32
  41605c:	bl	4266b0 <ferror@plt+0x22720>
  416060:	mov	x3, x0
  416064:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  416068:	add	x22, x22, #0x600
  41606c:	mov	x2, #0x100000000           	// #4294967296
  416070:	add	x5, x22, #0x70
  416074:	mov	x4, #0xffffffffffffffff    	// #-1
  416078:	mov	w24, #0x1                   	// #1
  41607c:	str	x4, [x3, #16]
  416080:	str	x5, [x19, #16]
  416084:	add	x1, sp, #0x40
  416088:	str	w24, [x19, #24]
  41608c:	mov	w0, w24
  416090:	str	x2, [x19, #40]
  416094:	str	x3, [x19, #88]
  416098:	str	w23, [x19, #96]
  41609c:	bl	403650 <clock_gettime@plt>
  4160a0:	mov	x0, #0x5fff                	// #24575
  4160a4:	mov	x2, #0xbffe                	// #49150
  4160a8:	ldr	x1, [sp, #64]
  4160ac:	movk	x0, #0x758a, lsl #16
  4160b0:	movk	x0, #0x20ce, lsl #32
  4160b4:	movk	x2, #0xeb14, lsl #16
  4160b8:	movk	x0, #0x461, lsl #48
  4160bc:	movk	x2, #0x419c, lsl #32
  4160c0:	add	x0, x1, x0
  4160c4:	movk	x2, #0x8c2, lsl #48
  4160c8:	cmp	x0, x2
  4160cc:	b.hi	4161d4 <ferror@plt+0x12244>  // b.pmore
  4160d0:	mov	x3, #0xf7cf                	// #63439
  4160d4:	mov	x4, #0x4240                	// #16960
  4160d8:	movk	x3, #0xe353, lsl #16
  4160dc:	movk	x4, #0xf, lsl #16
  4160e0:	ldr	x2, [sp, #72]
  4160e4:	movk	x3, #0x9ba5, lsl #32
  4160e8:	movk	x3, #0x20c4, lsl #48
  4160ec:	mov	x0, x19
  4160f0:	smulh	x3, x2, x3
  4160f4:	asr	x3, x3, #7
  4160f8:	sub	x3, x3, x2, asr #63
  4160fc:	madd	x1, x1, x4, x3
  416100:	bl	40ff20 <ferror@plt+0xbf90>
  416104:	mov	x0, #0x20                  	// #32
  416108:	bl	417c00 <ferror@plt+0x13c70>
  41610c:	mov	x1, x0
  416110:	add	x2, x22, #0x30
  416114:	mov	x0, x19
  416118:	str	w24, [x1]
  41611c:	stp	x20, x21, [x1, #8]
  416120:	str	xzr, [x1, #24]
  416124:	bl	4121c8 <ferror@plt+0xe238>
  416128:	ldr	x0, [x19, #32]
  41612c:	cbz	x0, 41617c <ferror@plt+0x121ec>
  416130:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416134:	add	x1, x1, #0x5c0
  416138:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41613c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416140:	add	x1, x1, #0x158
  416144:	add	x2, x2, #0x60
  416148:	add	x0, x0, #0xf78
  41614c:	mov	w20, #0x0                   	// #0
  416150:	bl	419d28 <ferror@plt+0x15d98>
  416154:	ldr	x1, [x19, #32]
  416158:	mov	x0, x19
  41615c:	mov	w2, #0x0                   	// #0
  416160:	bl	40fc70 <ferror@plt+0xbce0>
  416164:	mov	w0, w20
  416168:	ldp	x19, x20, [sp, #16]
  41616c:	ldp	x21, x22, [sp, #32]
  416170:	ldp	x23, x24, [sp, #48]
  416174:	ldp	x29, x30, [sp], #80
  416178:	ret
  41617c:	ldr	w0, [x19, #44]
  416180:	and	w20, w0, #0x1
  416184:	tbz	w0, #0, 416240 <ferror@plt+0x122b0>
  416188:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  41618c:	add	x20, x20, #0xa70
  416190:	add	x0, x20, #0x250
  416194:	bl	43b8c0 <ferror@plt+0x37930>
  416198:	ldr	x0, [x20, #600]
  41619c:	cbz	x0, 416234 <ferror@plt+0x122a4>
  4161a0:	add	x0, x20, #0x250
  4161a4:	bl	43b990 <ferror@plt+0x37a00>
  4161a8:	ldr	x21, [x20, #600]
  4161ac:	mov	x0, x21
  4161b0:	bl	43b8c0 <ferror@plt+0x37930>
  4161b4:	mov	x1, x21
  4161b8:	mov	w2, #0x1                   	// #1
  4161bc:	mov	x0, x19
  4161c0:	bl	4104a0 <ferror@plt+0xc510>
  4161c4:	mov	w20, w0
  4161c8:	mov	x0, x21
  4161cc:	bl	43b990 <ferror@plt+0x37a00>
  4161d0:	b	416154 <ferror@plt+0x121c4>
  4161d4:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  4161d8:	add	x3, x3, #0x5c0
  4161dc:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  4161e0:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  4161e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4161e8:	add	x3, x3, #0xa0
  4161ec:	add	x4, x4, #0xef0
  4161f0:	add	x1, x1, #0xd60
  4161f4:	add	x0, x0, #0xf78
  4161f8:	mov	w2, #0xa0c                 	// #2572
  4161fc:	bl	430e98 <ferror@plt+0x2cf08>
  416200:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416204:	add	x1, x1, #0x5c0
  416208:	add	x1, x1, #0x5c0
  41620c:	mov	w20, #0x0                   	// #0
  416210:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416214:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416218:	add	x2, x2, #0x598
  41621c:	add	x0, x0, #0xf78
  416220:	bl	419d28 <ferror@plt+0x15d98>
  416224:	mov	w0, w20
  416228:	ldp	x19, x20, [sp, #16]
  41622c:	ldp	x29, x30, [sp], #80
  416230:	ret
  416234:	bl	411128 <ferror@plt+0xd198>
  416238:	str	x0, [x20, #600]
  41623c:	b	4161a0 <ferror@plt+0x12210>
  416240:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416244:	add	x1, x1, #0x5c0
  416248:	add	x1, x1, #0x158
  41624c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416250:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416254:	add	x2, x2, #0xe60
  416258:	add	x0, x0, #0xf78
  41625c:	bl	419d28 <ferror@plt+0x15d98>
  416260:	b	416154 <ferror@plt+0x121c4>
  416264:	nop
  416268:	stp	x29, x30, [sp, #-80]!
  41626c:	mov	x29, sp
  416270:	stp	x19, x20, [sp, #16]
  416274:	cbz	x2, 416440 <ferror@plt+0x124b0>
  416278:	mov	w20, w1
  41627c:	stp	x21, x22, [sp, #32]
  416280:	mov	x21, x2
  416284:	mov	w22, w0
  416288:	mov	x0, #0x68                  	// #104
  41628c:	stp	x23, x24, [sp, #48]
  416290:	mov	x23, x3
  416294:	mov	x24, x4
  416298:	bl	417c60 <ferror@plt+0x13cd0>
  41629c:	mov	x19, x0
  4162a0:	mov	x0, #0x20                  	// #32
  4162a4:	bl	4266b0 <ferror@plt+0x22720>
  4162a8:	mov	w1, #0x3e8                 	// #1000
  4162ac:	mov	x2, x0
  4162b0:	adrp	x5, 4ac000 <ferror@plt+0xa8070>
  4162b4:	add	x5, x5, #0x600
  4162b8:	mul	w20, w20, w1
  4162bc:	add	x5, x5, #0x70
  4162c0:	mov	w0, #0x1                   	// #1
  4162c4:	mov	x3, #0x100000000           	// #4294967296
  4162c8:	mov	x4, #0xffffffffffffffff    	// #-1
  4162cc:	str	x5, [x19, #16]
  4162d0:	str	x4, [x2, #16]
  4162d4:	add	x1, sp, #0x40
  4162d8:	str	w0, [x19, #24]
  4162dc:	str	x3, [x19, #40]
  4162e0:	str	x2, [x19, #88]
  4162e4:	stp	w20, w0, [x19, #96]
  4162e8:	bl	403650 <clock_gettime@plt>
  4162ec:	mov	x0, #0x5fff                	// #24575
  4162f0:	mov	x2, #0xbffe                	// #49150
  4162f4:	ldr	x1, [sp, #64]
  4162f8:	movk	x0, #0x758a, lsl #16
  4162fc:	movk	x0, #0x20ce, lsl #32
  416300:	movk	x2, #0xeb14, lsl #16
  416304:	movk	x0, #0x461, lsl #48
  416308:	movk	x2, #0x419c, lsl #32
  41630c:	add	x0, x1, x0
  416310:	movk	x2, #0x8c2, lsl #48
  416314:	cmp	x0, x2
  416318:	b.hi	416414 <ferror@plt+0x12484>  // b.pmore
  41631c:	mov	x2, #0xf7cf                	// #63439
  416320:	mov	x4, #0x4240                	// #16960
  416324:	movk	x2, #0xe353, lsl #16
  416328:	movk	x4, #0xf, lsl #16
  41632c:	ldr	x3, [sp, #72]
  416330:	movk	x2, #0x9ba5, lsl #32
  416334:	movk	x2, #0x20c4, lsl #48
  416338:	mov	x0, x19
  41633c:	smulh	x2, x3, x2
  416340:	asr	x2, x2, #7
  416344:	sub	x2, x2, x3, asr #63
  416348:	madd	x1, x1, x4, x2
  41634c:	bl	40ff20 <ferror@plt+0xbf90>
  416350:	cbnz	w22, 416474 <ferror@plt+0x124e4>
  416354:	mov	x0, x19
  416358:	mov	x3, x24
  41635c:	mov	x2, x23
  416360:	mov	x1, x21
  416364:	bl	4122b8 <ferror@plt+0xe328>
  416368:	ldr	x0, [x19, #32]
  41636c:	cbz	x0, 4163bc <ferror@plt+0x1242c>
  416370:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416374:	add	x1, x1, #0x5c0
  416378:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41637c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416380:	add	x1, x1, #0x158
  416384:	add	x2, x2, #0x60
  416388:	add	x0, x0, #0xf78
  41638c:	mov	w20, #0x0                   	// #0
  416390:	bl	419d28 <ferror@plt+0x15d98>
  416394:	ldr	x1, [x19, #32]
  416398:	mov	x0, x19
  41639c:	mov	w2, #0x0                   	// #0
  4163a0:	bl	40fc70 <ferror@plt+0xbce0>
  4163a4:	mov	w0, w20
  4163a8:	ldp	x19, x20, [sp, #16]
  4163ac:	ldp	x21, x22, [sp, #32]
  4163b0:	ldp	x23, x24, [sp, #48]
  4163b4:	ldp	x29, x30, [sp], #80
  4163b8:	ret
  4163bc:	ldr	w0, [x19, #44]
  4163c0:	and	w20, w0, #0x1
  4163c4:	tbz	w0, #0, 4164c0 <ferror@plt+0x12530>
  4163c8:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4163cc:	add	x20, x20, #0xa70
  4163d0:	add	x0, x20, #0x250
  4163d4:	bl	43b8c0 <ferror@plt+0x37930>
  4163d8:	ldr	x0, [x20, #600]
  4163dc:	cbz	x0, 4164b4 <ferror@plt+0x12524>
  4163e0:	add	x0, x20, #0x250
  4163e4:	bl	43b990 <ferror@plt+0x37a00>
  4163e8:	ldr	x21, [x20, #600]
  4163ec:	mov	x0, x21
  4163f0:	bl	43b8c0 <ferror@plt+0x37930>
  4163f4:	mov	x1, x21
  4163f8:	mov	w2, #0x1                   	// #1
  4163fc:	mov	x0, x19
  416400:	bl	4104a0 <ferror@plt+0xc510>
  416404:	mov	w20, w0
  416408:	mov	x0, x21
  41640c:	bl	43b990 <ferror@plt+0x37a00>
  416410:	b	416394 <ferror@plt+0x12404>
  416414:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  416418:	add	x3, x3, #0x5c0
  41641c:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  416420:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  416424:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416428:	add	x3, x3, #0xa0
  41642c:	add	x4, x4, #0xef0
  416430:	add	x1, x1, #0xd60
  416434:	add	x0, x0, #0xf78
  416438:	mov	w2, #0xa0c                 	// #2572
  41643c:	bl	430e98 <ferror@plt+0x2cf08>
  416440:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416444:	add	x1, x1, #0x5c0
  416448:	add	x1, x1, #0x5d8
  41644c:	mov	w20, #0x0                   	// #0
  416450:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416454:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416458:	add	x2, x2, #0x598
  41645c:	add	x0, x0, #0xf78
  416460:	bl	419d28 <ferror@plt+0x15d98>
  416464:	mov	w0, w20
  416468:	ldp	x19, x20, [sp, #16]
  41646c:	ldp	x29, x30, [sp], #80
  416470:	ret
  416474:	ldr	x20, [x19, #32]
  416478:	cbz	x20, 4164a0 <ferror@plt+0x12510>
  41647c:	mov	x0, x20
  416480:	bl	43b8c0 <ferror@plt+0x37930>
  416484:	mov	x0, x19
  416488:	mov	w2, w22
  41648c:	mov	x1, x20
  416490:	bl	410cf0 <ferror@plt+0xcd60>
  416494:	ldr	x0, [x19, #32]
  416498:	bl	43b990 <ferror@plt+0x37a00>
  41649c:	b	416354 <ferror@plt+0x123c4>
  4164a0:	mov	w2, w22
  4164a4:	mov	x0, x19
  4164a8:	mov	x1, #0x0                   	// #0
  4164ac:	bl	410cf0 <ferror@plt+0xcd60>
  4164b0:	b	416354 <ferror@plt+0x123c4>
  4164b4:	bl	411128 <ferror@plt+0xd198>
  4164b8:	str	x0, [x20, #600]
  4164bc:	b	4163e0 <ferror@plt+0x12450>
  4164c0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4164c4:	add	x1, x1, #0x5c0
  4164c8:	add	x1, x1, #0x158
  4164cc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4164d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4164d4:	add	x2, x2, #0xe60
  4164d8:	add	x0, x0, #0xf78
  4164dc:	bl	419d28 <ferror@plt+0x15d98>
  4164e0:	b	416394 <ferror@plt+0x12404>
  4164e4:	nop
  4164e8:	stp	x29, x30, [sp, #-64]!
  4164ec:	mov	x29, sp
  4164f0:	stp	x19, x20, [sp, #16]
  4164f4:	cbz	x1, 4166ac <ferror@plt+0x1271c>
  4164f8:	mov	w20, w0
  4164fc:	mov	x0, #0x68                  	// #104
  416500:	stp	x21, x22, [sp, #32]
  416504:	mov	x21, x1
  416508:	mov	x22, x2
  41650c:	bl	417c60 <ferror@plt+0x13cd0>
  416510:	mov	x19, x0
  416514:	mov	x0, #0x20                  	// #32
  416518:	bl	4266b0 <ferror@plt+0x22720>
  41651c:	mov	w1, #0x3e8                 	// #1000
  416520:	mov	x2, x0
  416524:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  416528:	add	x3, x3, #0x600
  41652c:	mul	w20, w20, w1
  416530:	add	x3, x3, #0x70
  416534:	mov	w0, #0x1                   	// #1
  416538:	mov	x4, #0x100000000           	// #4294967296
  41653c:	mov	x5, #0xffffffffffffffff    	// #-1
  416540:	str	x3, [x19, #16]
  416544:	str	x5, [x2, #16]
  416548:	add	x1, sp, #0x30
  41654c:	str	w0, [x19, #24]
  416550:	str	x4, [x19, #40]
  416554:	str	x2, [x19, #88]
  416558:	stp	w20, w0, [x19, #96]
  41655c:	bl	403650 <clock_gettime@plt>
  416560:	mov	x0, #0x5fff                	// #24575
  416564:	mov	x2, #0xbffe                	// #49150
  416568:	ldr	x1, [sp, #48]
  41656c:	movk	x0, #0x758a, lsl #16
  416570:	movk	x0, #0x20ce, lsl #32
  416574:	movk	x2, #0xeb14, lsl #16
  416578:	movk	x0, #0x461, lsl #48
  41657c:	movk	x2, #0x419c, lsl #32
  416580:	add	x0, x1, x0
  416584:	movk	x2, #0x8c2, lsl #48
  416588:	cmp	x0, x2
  41658c:	b.hi	416680 <ferror@plt+0x126f0>  // b.pmore
  416590:	mov	x3, #0xf7cf                	// #63439
  416594:	mov	x4, #0x4240                	// #16960
  416598:	movk	x3, #0xe353, lsl #16
  41659c:	movk	x4, #0xf, lsl #16
  4165a0:	ldr	x2, [sp, #56]
  4165a4:	movk	x3, #0x9ba5, lsl #32
  4165a8:	movk	x3, #0x20c4, lsl #48
  4165ac:	mov	x0, x19
  4165b0:	smulh	x3, x2, x3
  4165b4:	asr	x3, x3, #7
  4165b8:	sub	x3, x3, x2, asr #63
  4165bc:	madd	x1, x1, x4, x3
  4165c0:	bl	40ff20 <ferror@plt+0xbf90>
  4165c4:	mov	x0, x19
  4165c8:	mov	x2, x22
  4165cc:	mov	x1, x21
  4165d0:	mov	x3, #0x0                   	// #0
  4165d4:	bl	4122b8 <ferror@plt+0xe328>
  4165d8:	ldr	x0, [x19, #32]
  4165dc:	cbz	x0, 416628 <ferror@plt+0x12698>
  4165e0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4165e4:	add	x1, x1, #0x5c0
  4165e8:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4165ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4165f0:	add	x1, x1, #0x158
  4165f4:	add	x2, x2, #0x60
  4165f8:	add	x0, x0, #0xf78
  4165fc:	mov	w20, #0x0                   	// #0
  416600:	bl	419d28 <ferror@plt+0x15d98>
  416604:	ldr	x1, [x19, #32]
  416608:	mov	x0, x19
  41660c:	mov	w2, #0x0                   	// #0
  416610:	bl	40fc70 <ferror@plt+0xbce0>
  416614:	mov	w0, w20
  416618:	ldp	x19, x20, [sp, #16]
  41661c:	ldp	x21, x22, [sp, #32]
  416620:	ldp	x29, x30, [sp], #64
  416624:	ret
  416628:	ldr	w0, [x19, #44]
  41662c:	and	w20, w0, #0x1
  416630:	tbz	w0, #0, 4166ec <ferror@plt+0x1275c>
  416634:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  416638:	add	x20, x20, #0xa70
  41663c:	add	x0, x20, #0x250
  416640:	bl	43b8c0 <ferror@plt+0x37930>
  416644:	ldr	x0, [x20, #600]
  416648:	cbz	x0, 4166e0 <ferror@plt+0x12750>
  41664c:	add	x0, x20, #0x250
  416650:	bl	43b990 <ferror@plt+0x37a00>
  416654:	ldr	x21, [x20, #600]
  416658:	mov	x0, x21
  41665c:	bl	43b8c0 <ferror@plt+0x37930>
  416660:	mov	x1, x21
  416664:	mov	w2, #0x1                   	// #1
  416668:	mov	x0, x19
  41666c:	bl	4104a0 <ferror@plt+0xc510>
  416670:	mov	w20, w0
  416674:	mov	x0, x21
  416678:	bl	43b990 <ferror@plt+0x37a00>
  41667c:	b	416604 <ferror@plt+0x12674>
  416680:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  416684:	add	x3, x3, #0x5c0
  416688:	adrp	x4, 44e000 <ferror@plt+0x4a070>
  41668c:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  416690:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416694:	add	x3, x3, #0xa0
  416698:	add	x4, x4, #0xef0
  41669c:	add	x1, x1, #0xd60
  4166a0:	add	x0, x0, #0xf78
  4166a4:	mov	w2, #0xa0c                 	// #2572
  4166a8:	bl	430e98 <ferror@plt+0x2cf08>
  4166ac:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4166b0:	add	x1, x1, #0x5c0
  4166b4:	add	x1, x1, #0x5f8
  4166b8:	mov	w20, #0x0                   	// #0
  4166bc:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4166c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4166c4:	add	x2, x2, #0x598
  4166c8:	add	x0, x0, #0xf78
  4166cc:	bl	419d28 <ferror@plt+0x15d98>
  4166d0:	mov	w0, w20
  4166d4:	ldp	x19, x20, [sp, #16]
  4166d8:	ldp	x29, x30, [sp], #64
  4166dc:	ret
  4166e0:	bl	411128 <ferror@plt+0xd198>
  4166e4:	str	x0, [x20, #600]
  4166e8:	b	41664c <ferror@plt+0x126bc>
  4166ec:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4166f0:	add	x1, x1, #0x5c0
  4166f4:	add	x1, x1, #0x158
  4166f8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4166fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416700:	add	x2, x2, #0xe60
  416704:	add	x0, x0, #0xf78
  416708:	bl	419d28 <ferror@plt+0x15d98>
  41670c:	b	416604 <ferror@plt+0x12674>
  416710:	stp	x29, x30, [sp, #-336]!
  416714:	mov	x29, sp
  416718:	stp	x19, x20, [sp, #16]
  41671c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  416720:	add	x20, x20, #0xa70
  416724:	stp	x21, x22, [sp, #32]
  416728:	mov	w21, w0
  41672c:	mov	x0, #0x68                  	// #104
  416730:	bl	417c60 <ferror@plt+0x13cd0>
  416734:	mov	x19, x0
  416738:	mov	x0, #0x20                  	// #32
  41673c:	bl	4266b0 <ferror@plt+0x22720>
  416740:	mov	x2, x0
  416744:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  416748:	add	x1, x1, #0x600
  41674c:	mov	w4, #0x1                   	// #1
  416750:	add	x1, x1, #0xa0
  416754:	mov	x3, #0x100000000           	// #4294967296
  416758:	mov	x5, #0xffffffffffffffff    	// #-1
  41675c:	str	x1, [x19, #16]
  416760:	str	x5, [x2, #16]
  416764:	add	x0, x20, #0x110
  416768:	str	w4, [x19, #24]
  41676c:	str	x3, [x19, #40]
  416770:	str	x2, [x19, #88]
  416774:	stp	w21, wzr, [x19, #96]
  416778:	bl	43b8c0 <ferror@plt+0x37930>
  41677c:	dmb	ish
  416780:	ldr	x0, [x20, #608]
  416784:	cbz	x0, 4167e4 <ferror@plt+0x12854>
  416788:	add	x1, x20, #0x120
  41678c:	sxtw	x22, w21
  416790:	ldr	w0, [x1, x22, lsl #2]
  416794:	add	w0, w0, #0x1
  416798:	str	w0, [x1, x22, lsl #2]
  41679c:	ldr	w0, [x1, x22, lsl #2]
  4167a0:	cmp	w0, #0x1
  4167a4:	b.eq	416870 <ferror@plt+0x128e0>  // b.none
  4167a8:	ldr	x0, [x20, #552]
  4167ac:	mov	x1, x19
  4167b0:	bl	427148 <ferror@plt+0x231b8>
  4167b4:	str	x0, [x20, #552]
  4167b8:	ldr	w1, [x20, x22, lsl #2]
  4167bc:	cbz	w1, 4167c8 <ferror@plt+0x12838>
  4167c0:	mov	w0, #0x1                   	// #1
  4167c4:	str	w0, [x19, #100]
  4167c8:	add	x0, x20, #0x110
  4167cc:	bl	43b990 <ferror@plt+0x37a00>
  4167d0:	mov	x0, x19
  4167d4:	ldp	x19, x20, [sp, #16]
  4167d8:	ldp	x21, x22, [sp, #32]
  4167dc:	ldp	x29, x30, [sp], #336
  4167e0:	ret
  4167e4:	add	x22, x20, #0x260
  4167e8:	mov	x0, x22
  4167ec:	bl	431de8 <ferror@plt+0x2de58>
  4167f0:	cbz	w0, 416788 <ferror@plt+0x127f8>
  4167f4:	add	x0, sp, #0xb8
  4167f8:	bl	4036e0 <sigfillset@plt>
  4167fc:	add	x1, sp, #0xb8
  416800:	add	x2, sp, #0x38
  416804:	mov	w0, #0x2                   	// #2
  416808:	bl	403490 <pthread_sigmask@plt>
  41680c:	bl	411128 <ferror@plt+0xd198>
  416810:	mov	x3, x0
  416814:	mov	x2, #0x0                   	// #0
  416818:	adrp	x1, 414000 <ferror@plt+0x10070>
  41681c:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  416820:	add	x1, x1, #0x9e8
  416824:	add	x0, x0, #0x5b0
  416828:	str	x3, [x20, #264]
  41682c:	bl	431fd8 <ferror@plt+0x2e048>
  416830:	mov	x2, #0x0                   	// #0
  416834:	add	x1, sp, #0x38
  416838:	mov	w0, #0x2                   	// #2
  41683c:	bl	403490 <pthread_sigmask@plt>
  416840:	mov	x0, x22
  416844:	mov	x1, #0x1                   	// #1
  416848:	bl	431e88 <ferror@plt+0x2def8>
  41684c:	sxtw	x22, w21
  416850:	add	x1, x20, #0x120
  416854:	ldr	w0, [x1, x22, lsl #2]
  416858:	add	w0, w0, #0x1
  41685c:	str	w0, [x1, x22, lsl #2]
  416860:	ldr	w0, [x1, x22, lsl #2]
  416864:	cmp	w0, #0x1
  416868:	b.ne	4167a8 <ferror@plt+0x12818>  // b.any
  41686c:	nop
  416870:	adrp	x1, 40f000 <ferror@plt+0xb070>
  416874:	add	x1, x1, #0x838
  416878:	add	x0, sp, #0xc0
  41687c:	str	x1, [sp, #184]
  416880:	bl	403810 <sigemptyset@plt>
  416884:	mov	w3, #0x1                   	// #1
  416888:	add	x1, sp, #0xb8
  41688c:	movk	w3, #0x1000, lsl #16
  416890:	mov	w0, w21
  416894:	mov	x2, #0x0                   	// #0
  416898:	str	w3, [sp, #320]
  41689c:	bl	4039d0 <sigaction@plt>
  4168a0:	b	4167a8 <ferror@plt+0x12818>
  4168a4:	nop
  4168a8:	stp	x29, x30, [sp, #-336]!
  4168ac:	mov	x29, sp
  4168b0:	stp	x19, x20, [sp, #16]
  4168b4:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4168b8:	add	x20, x20, #0xa70
  4168bc:	stp	x21, x22, [sp, #32]
  4168c0:	mov	w21, w0
  4168c4:	mov	x0, #0x70                  	// #112
  4168c8:	bl	417c60 <ferror@plt+0x13cd0>
  4168cc:	mov	x19, x0
  4168d0:	mov	x0, #0x20                  	// #32
  4168d4:	bl	4266b0 <ferror@plt+0x22720>
  4168d8:	mov	x2, x0
  4168dc:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4168e0:	add	x1, x1, #0x600
  4168e4:	mov	w4, #0x1                   	// #1
  4168e8:	add	x1, x1, #0xd0
  4168ec:	mov	x3, #0x100000000           	// #4294967296
  4168f0:	mov	x5, #0xffffffffffffffff    	// #-1
  4168f4:	str	x1, [x19, #16]
  4168f8:	str	x5, [x2, #16]
  4168fc:	add	x0, x20, #0x110
  416900:	str	w4, [x19, #24]
  416904:	str	x3, [x19, #40]
  416908:	str	x2, [x19, #88]
  41690c:	str	w21, [x19, #96]
  416910:	bl	43b8c0 <ferror@plt+0x37930>
  416914:	dmb	ish
  416918:	ldr	x0, [x20, #608]
  41691c:	cbz	x0, 416988 <ferror@plt+0x129f8>
  416920:	ldr	w1, [x20, #356]
  416924:	add	w1, w1, #0x1
  416928:	str	w1, [x20, #356]
  41692c:	ldr	w0, [x20, #356]
  416930:	cmp	w0, #0x1
  416934:	b.eq	416a08 <ferror@plt+0x12a78>  // b.none
  416938:	ldr	x0, [x20, #560]
  41693c:	mov	x1, x19
  416940:	bl	427148 <ferror@plt+0x231b8>
  416944:	mov	x3, x0
  416948:	add	x1, x19, #0x64
  41694c:	mov	w0, w21
  416950:	mov	w2, #0x1                   	// #1
  416954:	str	x3, [x20, #560]
  416958:	bl	403f00 <waitpid@plt>
  41695c:	cmp	w0, #0x0
  416960:	b.le	41696c <ferror@plt+0x129dc>
  416964:	mov	w0, #0x1                   	// #1
  416968:	str	w0, [x19, #104]
  41696c:	add	x0, x20, #0x110
  416970:	bl	43b990 <ferror@plt+0x37a00>
  416974:	mov	x0, x19
  416978:	ldp	x19, x20, [sp, #16]
  41697c:	ldp	x21, x22, [sp, #32]
  416980:	ldp	x29, x30, [sp], #336
  416984:	ret
  416988:	add	x22, x20, #0x260
  41698c:	mov	x0, x22
  416990:	bl	431de8 <ferror@plt+0x2de58>
  416994:	cbz	w0, 416920 <ferror@plt+0x12990>
  416998:	add	x0, sp, #0xb8
  41699c:	bl	4036e0 <sigfillset@plt>
  4169a0:	add	x1, sp, #0xb8
  4169a4:	add	x2, sp, #0x38
  4169a8:	mov	w0, #0x2                   	// #2
  4169ac:	bl	403490 <pthread_sigmask@plt>
  4169b0:	bl	411128 <ferror@plt+0xd198>
  4169b4:	mov	x3, x0
  4169b8:	mov	x2, #0x0                   	// #0
  4169bc:	adrp	x1, 414000 <ferror@plt+0x10070>
  4169c0:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  4169c4:	add	x1, x1, #0x9e8
  4169c8:	add	x0, x0, #0x5b0
  4169cc:	str	x3, [x20, #264]
  4169d0:	bl	431fd8 <ferror@plt+0x2e048>
  4169d4:	mov	x2, #0x0                   	// #0
  4169d8:	add	x1, sp, #0x38
  4169dc:	mov	w0, #0x2                   	// #2
  4169e0:	bl	403490 <pthread_sigmask@plt>
  4169e4:	mov	x0, x22
  4169e8:	mov	x1, #0x1                   	// #1
  4169ec:	bl	431e88 <ferror@plt+0x2def8>
  4169f0:	ldr	w1, [x20, #356]
  4169f4:	add	w1, w1, #0x1
  4169f8:	str	w1, [x20, #356]
  4169fc:	ldr	w0, [x20, #356]
  416a00:	cmp	w0, #0x1
  416a04:	b.ne	416938 <ferror@plt+0x129a8>  // b.any
  416a08:	adrp	x1, 40f000 <ferror@plt+0xb070>
  416a0c:	add	x1, x1, #0x838
  416a10:	add	x0, sp, #0xc0
  416a14:	str	x1, [sp, #184]
  416a18:	bl	403810 <sigemptyset@plt>
  416a1c:	mov	w3, #0x1                   	// #1
  416a20:	add	x1, sp, #0xb8
  416a24:	movk	w3, #0x1000, lsl #16
  416a28:	mov	x2, #0x0                   	// #0
  416a2c:	mov	w0, #0x11                  	// #17
  416a30:	str	w3, [sp, #320]
  416a34:	bl	4039d0 <sigaction@plt>
  416a38:	b	416938 <ferror@plt+0x129a8>
  416a3c:	nop
  416a40:	stp	x29, x30, [sp, #-64]!
  416a44:	mov	x29, sp
  416a48:	stp	x19, x20, [sp, #16]
  416a4c:	cbz	x2, 416b38 <ferror@plt+0x12ba8>
  416a50:	mov	x20, x2
  416a54:	stp	x21, x22, [sp, #32]
  416a58:	mov	w21, w0
  416a5c:	mov	x22, x3
  416a60:	mov	w0, w1
  416a64:	stp	x23, x24, [sp, #48]
  416a68:	mov	x23, x4
  416a6c:	bl	4168a8 <ferror@plt+0x12918>
  416a70:	mov	x19, x0
  416a74:	cbnz	w21, 416b6c <ferror@plt+0x12bdc>
  416a78:	mov	x0, x19
  416a7c:	mov	x3, x23
  416a80:	mov	x2, x22
  416a84:	mov	x1, x20
  416a88:	bl	4122b8 <ferror@plt+0xe328>
  416a8c:	ldr	x0, [x19, #32]
  416a90:	cbz	x0, 416ae0 <ferror@plt+0x12b50>
  416a94:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416a98:	add	x1, x1, #0x5c0
  416a9c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416aa0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416aa4:	add	x1, x1, #0x158
  416aa8:	add	x2, x2, #0x60
  416aac:	add	x0, x0, #0xf78
  416ab0:	mov	w20, #0x0                   	// #0
  416ab4:	bl	419d28 <ferror@plt+0x15d98>
  416ab8:	ldr	x1, [x19, #32]
  416abc:	mov	x0, x19
  416ac0:	mov	w2, #0x0                   	// #0
  416ac4:	bl	40fc70 <ferror@plt+0xbce0>
  416ac8:	mov	w0, w20
  416acc:	ldp	x19, x20, [sp, #16]
  416ad0:	ldp	x21, x22, [sp, #32]
  416ad4:	ldp	x23, x24, [sp, #48]
  416ad8:	ldp	x29, x30, [sp], #64
  416adc:	ret
  416ae0:	ldr	w0, [x19, #44]
  416ae4:	and	w20, w0, #0x1
  416ae8:	tbz	w0, #0, 416bdc <ferror@plt+0x12c4c>
  416aec:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  416af0:	add	x20, x20, #0xa70
  416af4:	add	x0, x20, #0x250
  416af8:	bl	43b8c0 <ferror@plt+0x37930>
  416afc:	ldr	x0, [x20, #600]
  416b00:	cbz	x0, 416bac <ferror@plt+0x12c1c>
  416b04:	add	x0, x20, #0x250
  416b08:	bl	43b990 <ferror@plt+0x37a00>
  416b0c:	ldr	x21, [x20, #600]
  416b10:	mov	x0, x21
  416b14:	bl	43b8c0 <ferror@plt+0x37930>
  416b18:	mov	x1, x21
  416b1c:	mov	w2, #0x1                   	// #1
  416b20:	mov	x0, x19
  416b24:	bl	4104a0 <ferror@plt+0xc510>
  416b28:	mov	w20, w0
  416b2c:	mov	x0, x21
  416b30:	bl	43b990 <ferror@plt+0x37a00>
  416b34:	b	416ab8 <ferror@plt+0x12b28>
  416b38:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416b3c:	add	x1, x1, #0x5c0
  416b40:	add	x1, x1, #0x610
  416b44:	mov	w20, #0x0                   	// #0
  416b48:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416b4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416b50:	add	x2, x2, #0x598
  416b54:	add	x0, x0, #0xf78
  416b58:	bl	419d28 <ferror@plt+0x15d98>
  416b5c:	mov	w0, w20
  416b60:	ldp	x19, x20, [sp, #16]
  416b64:	ldp	x29, x30, [sp], #64
  416b68:	ret
  416b6c:	cbz	x0, 416bb8 <ferror@plt+0x12c28>
  416b70:	ldr	x24, [x0, #32]
  416b74:	cbz	x24, 416b9c <ferror@plt+0x12c0c>
  416b78:	mov	x0, x24
  416b7c:	bl	43b8c0 <ferror@plt+0x37930>
  416b80:	mov	x0, x19
  416b84:	mov	w2, w21
  416b88:	mov	x1, x24
  416b8c:	bl	410cf0 <ferror@plt+0xcd60>
  416b90:	ldr	x0, [x19, #32]
  416b94:	bl	43b990 <ferror@plt+0x37a00>
  416b98:	b	416a78 <ferror@plt+0x12ae8>
  416b9c:	mov	w2, w21
  416ba0:	mov	x1, #0x0                   	// #0
  416ba4:	bl	410cf0 <ferror@plt+0xcd60>
  416ba8:	b	416a78 <ferror@plt+0x12ae8>
  416bac:	bl	411128 <ferror@plt+0xd198>
  416bb0:	str	x0, [x20, #600]
  416bb4:	b	416b04 <ferror@plt+0x12b74>
  416bb8:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416bbc:	add	x1, x1, #0x5c0
  416bc0:	add	x1, x1, #0x268
  416bc4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416bc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416bcc:	add	x2, x2, #0xd80
  416bd0:	add	x0, x0, #0xf78
  416bd4:	bl	419d28 <ferror@plt+0x15d98>
  416bd8:	b	416a78 <ferror@plt+0x12ae8>
  416bdc:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416be0:	add	x1, x1, #0x5c0
  416be4:	add	x1, x1, #0x158
  416be8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416bec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416bf0:	add	x2, x2, #0xe60
  416bf4:	add	x0, x0, #0xf78
  416bf8:	bl	419d28 <ferror@plt+0x15d98>
  416bfc:	b	416ab8 <ferror@plt+0x12b28>
  416c00:	stp	x29, x30, [sp, #-48]!
  416c04:	mov	x29, sp
  416c08:	stp	x19, x20, [sp, #16]
  416c0c:	cbz	x1, 416d08 <ferror@plt+0x12d78>
  416c10:	mov	x20, x1
  416c14:	stp	x21, x22, [sp, #32]
  416c18:	mov	x21, x2
  416c1c:	bl	4168a8 <ferror@plt+0x12918>
  416c20:	mov	x19, x0
  416c24:	cbz	x0, 416d3c <ferror@plt+0x12dac>
  416c28:	mov	x0, #0x20                  	// #32
  416c2c:	bl	417c00 <ferror@plt+0x13c70>
  416c30:	mov	x1, x0
  416c34:	mov	w3, #0x1                   	// #1
  416c38:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  416c3c:	add	x2, x2, #0x600
  416c40:	mov	w22, w3
  416c44:	add	x2, x2, #0x30
  416c48:	str	w3, [x1]
  416c4c:	mov	x0, x19
  416c50:	stp	x20, x21, [x1, #8]
  416c54:	str	xzr, [x1, #24]
  416c58:	bl	4121c8 <ferror@plt+0xe238>
  416c5c:	ldr	x0, [x19, #32]
  416c60:	cbz	x0, 416cb0 <ferror@plt+0x12d20>
  416c64:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416c68:	add	x1, x1, #0x5c0
  416c6c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416c70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416c74:	add	x1, x1, #0x158
  416c78:	add	x2, x2, #0x60
  416c7c:	add	x0, x0, #0xf78
  416c80:	mov	w20, #0x0                   	// #0
  416c84:	bl	419d28 <ferror@plt+0x15d98>
  416c88:	cbz	w22, 416d70 <ferror@plt+0x12de0>
  416c8c:	ldr	x1, [x19, #32]
  416c90:	mov	x0, x19
  416c94:	mov	w2, #0x0                   	// #0
  416c98:	bl	40fc70 <ferror@plt+0xbce0>
  416c9c:	ldp	x21, x22, [sp, #32]
  416ca0:	mov	w0, w20
  416ca4:	ldp	x19, x20, [sp, #16]
  416ca8:	ldp	x29, x30, [sp], #48
  416cac:	ret
  416cb0:	ldr	w0, [x19, #44]
  416cb4:	and	w20, w0, #0x1
  416cb8:	tbz	w0, #0, 416d98 <ferror@plt+0x12e08>
  416cbc:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  416cc0:	add	x20, x20, #0xa70
  416cc4:	add	x0, x20, #0x250
  416cc8:	bl	43b8c0 <ferror@plt+0x37930>
  416ccc:	ldr	x0, [x20, #600]
  416cd0:	cbz	x0, 416d64 <ferror@plt+0x12dd4>
  416cd4:	add	x0, x20, #0x250
  416cd8:	bl	43b990 <ferror@plt+0x37a00>
  416cdc:	ldr	x21, [x20, #600]
  416ce0:	mov	x0, x21
  416ce4:	bl	43b8c0 <ferror@plt+0x37930>
  416ce8:	mov	x1, x21
  416cec:	mov	w2, #0x1                   	// #1
  416cf0:	mov	x0, x19
  416cf4:	bl	4104a0 <ferror@plt+0xc510>
  416cf8:	mov	w20, w0
  416cfc:	mov	x0, x21
  416d00:	bl	43b990 <ferror@plt+0x37a00>
  416d04:	b	416c88 <ferror@plt+0x12cf8>
  416d08:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416d0c:	add	x1, x1, #0x5c0
  416d10:	add	x1, x1, #0x610
  416d14:	mov	w20, #0x0                   	// #0
  416d18:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416d1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416d20:	add	x2, x2, #0x598
  416d24:	add	x0, x0, #0xf78
  416d28:	bl	419d28 <ferror@plt+0x15d98>
  416d2c:	mov	w0, w20
  416d30:	ldp	x19, x20, [sp, #16]
  416d34:	ldp	x29, x30, [sp], #48
  416d38:	ret
  416d3c:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416d40:	add	x1, x1, #0x5c0
  416d44:	add	x1, x1, #0x238
  416d48:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416d4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416d50:	add	x2, x2, #0xd80
  416d54:	add	x0, x0, #0xf78
  416d58:	mov	w22, #0x0                   	// #0
  416d5c:	bl	419d28 <ferror@plt+0x15d98>
  416d60:	b	416c5c <ferror@plt+0x12ccc>
  416d64:	bl	411128 <ferror@plt+0xd198>
  416d68:	str	x0, [x20, #600]
  416d6c:	b	416cd4 <ferror@plt+0x12d44>
  416d70:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416d74:	add	x1, x1, #0x5c0
  416d78:	add	x1, x1, #0x330
  416d7c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416d80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416d84:	add	x2, x2, #0xd80
  416d88:	add	x0, x0, #0xf78
  416d8c:	bl	419d28 <ferror@plt+0x15d98>
  416d90:	ldp	x21, x22, [sp, #32]
  416d94:	b	416ca0 <ferror@plt+0x12d10>
  416d98:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416d9c:	add	x1, x1, #0x5c0
  416da0:	add	x1, x1, #0x158
  416da4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  416da8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416dac:	add	x2, x2, #0xe60
  416db0:	add	x0, x0, #0xf78
  416db4:	bl	419d28 <ferror@plt+0x15d98>
  416db8:	b	416c88 <ferror@plt+0x12cf8>
  416dbc:	nop
  416dc0:	stp	x29, x30, [sp, #-32]!
  416dc4:	mov	x0, #0x60                  	// #96
  416dc8:	mov	x29, sp
  416dcc:	stp	x19, x20, [sp, #16]
  416dd0:	bl	417c60 <ferror@plt+0x13cd0>
  416dd4:	mov	x19, x0
  416dd8:	mov	x0, #0x20                  	// #32
  416ddc:	bl	4266b0 <ferror@plt+0x22720>
  416de0:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  416de4:	add	x2, x1, #0x600
  416de8:	ldr	x20, [x19, #32]
  416dec:	add	x2, x2, #0x100
  416df0:	mov	w3, #0x1                   	// #1
  416df4:	mov	x1, #0x100000000           	// #4294967296
  416df8:	mov	x4, #0xffffffffffffffff    	// #-1
  416dfc:	str	x2, [x19, #16]
  416e00:	str	x4, [x0, #16]
  416e04:	str	w3, [x19, #24]
  416e08:	str	x1, [x19, #40]
  416e0c:	str	x0, [x19, #88]
  416e10:	cbz	x20, 416e44 <ferror@plt+0x12eb4>
  416e14:	mov	x0, x20
  416e18:	bl	43b8c0 <ferror@plt+0x37930>
  416e1c:	mov	x1, x20
  416e20:	mov	x0, x19
  416e24:	mov	w2, #0xc8                  	// #200
  416e28:	bl	410cf0 <ferror@plt+0xcd60>
  416e2c:	ldr	x0, [x19, #32]
  416e30:	bl	43b990 <ferror@plt+0x37a00>
  416e34:	mov	x0, x19
  416e38:	ldp	x19, x20, [sp, #16]
  416e3c:	ldp	x29, x30, [sp], #32
  416e40:	ret
  416e44:	mov	x0, x19
  416e48:	mov	w2, #0xc8                  	// #200
  416e4c:	mov	x1, #0x0                   	// #0
  416e50:	bl	410cf0 <ferror@plt+0xcd60>
  416e54:	mov	x0, x19
  416e58:	ldp	x19, x20, [sp, #16]
  416e5c:	ldp	x29, x30, [sp], #32
  416e60:	ret
  416e64:	nop
  416e68:	stp	x29, x30, [sp, #-64]!
  416e6c:	mov	x29, sp
  416e70:	stp	x19, x20, [sp, #16]
  416e74:	cbz	x1, 417020 <ferror@plt+0x13090>
  416e78:	mov	x20, x1
  416e7c:	stp	x21, x22, [sp, #32]
  416e80:	mov	x22, x2
  416e84:	mov	w21, w0
  416e88:	mov	x0, #0x60                  	// #96
  416e8c:	stp	x23, x24, [sp, #48]
  416e90:	mov	x23, x3
  416e94:	bl	417c60 <ferror@plt+0x13cd0>
  416e98:	mov	x19, x0
  416e9c:	mov	x0, #0x20                  	// #32
  416ea0:	bl	4266b0 <ferror@plt+0x22720>
  416ea4:	mov	x5, x0
  416ea8:	adrp	x4, 4ac000 <ferror@plt+0xa8070>
  416eac:	add	x4, x4, #0x600
  416eb0:	ldr	x24, [x19, #32]
  416eb4:	add	x4, x4, #0x100
  416eb8:	mov	w1, #0x1                   	// #1
  416ebc:	mov	x0, #0x100000000           	// #4294967296
  416ec0:	mov	x2, #0xffffffffffffffff    	// #-1
  416ec4:	str	x4, [x19, #16]
  416ec8:	str	x2, [x5, #16]
  416ecc:	str	w1, [x19, #24]
  416ed0:	str	x0, [x19, #40]
  416ed4:	str	x5, [x19, #88]
  416ed8:	cbz	x24, 416f6c <ferror@plt+0x12fdc>
  416edc:	mov	x0, x24
  416ee0:	bl	43b8c0 <ferror@plt+0x37930>
  416ee4:	mov	x1, x24
  416ee8:	mov	x0, x19
  416eec:	mov	w2, #0xc8                  	// #200
  416ef0:	bl	410cf0 <ferror@plt+0xcd60>
  416ef4:	ldr	x0, [x19, #32]
  416ef8:	bl	43b990 <ferror@plt+0x37a00>
  416efc:	cmp	w21, #0xc8
  416f00:	b.ne	416f84 <ferror@plt+0x12ff4>  // b.any
  416f04:	mov	x0, x19
  416f08:	mov	x3, x23
  416f0c:	mov	x2, x22
  416f10:	mov	x1, x20
  416f14:	bl	4122b8 <ferror@plt+0xe328>
  416f18:	ldr	x0, [x19, #32]
  416f1c:	cbz	x0, 416fc8 <ferror@plt+0x13038>
  416f20:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  416f24:	add	x1, x1, #0x5c0
  416f28:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  416f2c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  416f30:	add	x1, x1, #0x158
  416f34:	add	x2, x2, #0x60
  416f38:	add	x0, x0, #0xf78
  416f3c:	mov	w20, #0x0                   	// #0
  416f40:	bl	419d28 <ferror@plt+0x15d98>
  416f44:	ldr	x1, [x19, #32]
  416f48:	mov	x0, x19
  416f4c:	mov	w2, #0x0                   	// #0
  416f50:	bl	40fc70 <ferror@plt+0xbce0>
  416f54:	mov	w0, w20
  416f58:	ldp	x19, x20, [sp, #16]
  416f5c:	ldp	x21, x22, [sp, #32]
  416f60:	ldp	x23, x24, [sp, #48]
  416f64:	ldp	x29, x30, [sp], #64
  416f68:	ret
  416f6c:	mov	x0, x19
  416f70:	mov	w2, #0xc8                  	// #200
  416f74:	mov	x1, #0x0                   	// #0
  416f78:	bl	410cf0 <ferror@plt+0xcd60>
  416f7c:	cmp	w21, #0xc8
  416f80:	b.eq	416f04 <ferror@plt+0x12f74>  // b.none
  416f84:	ldr	x24, [x19, #32]
  416f88:	cbz	x24, 417054 <ferror@plt+0x130c4>
  416f8c:	mov	x0, x24
  416f90:	bl	43b8c0 <ferror@plt+0x37930>
  416f94:	mov	w2, w21
  416f98:	mov	x1, x24
  416f9c:	mov	x0, x19
  416fa0:	bl	410cf0 <ferror@plt+0xcd60>
  416fa4:	ldr	x0, [x19, #32]
  416fa8:	bl	43b990 <ferror@plt+0x37a00>
  416fac:	mov	x0, x19
  416fb0:	mov	x3, x23
  416fb4:	mov	x2, x22
  416fb8:	mov	x1, x20
  416fbc:	bl	4122b8 <ferror@plt+0xe328>
  416fc0:	ldr	x0, [x19, #32]
  416fc4:	cbnz	x0, 416f20 <ferror@plt+0x12f90>
  416fc8:	ldr	w0, [x19, #44]
  416fcc:	and	w20, w0, #0x1
  416fd0:	tbz	w0, #0, 417074 <ferror@plt+0x130e4>
  416fd4:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  416fd8:	add	x20, x20, #0xa70
  416fdc:	add	x0, x20, #0x250
  416fe0:	bl	43b8c0 <ferror@plt+0x37930>
  416fe4:	ldr	x0, [x20, #600]
  416fe8:	cbz	x0, 417068 <ferror@plt+0x130d8>
  416fec:	add	x0, x20, #0x250
  416ff0:	bl	43b990 <ferror@plt+0x37a00>
  416ff4:	ldr	x21, [x20, #600]
  416ff8:	mov	x0, x21
  416ffc:	bl	43b8c0 <ferror@plt+0x37930>
  417000:	mov	x1, x21
  417004:	mov	w2, #0x1                   	// #1
  417008:	mov	x0, x19
  41700c:	bl	4104a0 <ferror@plt+0xc510>
  417010:	mov	w20, w0
  417014:	mov	x0, x21
  417018:	bl	43b990 <ferror@plt+0x37a00>
  41701c:	b	416f44 <ferror@plt+0x12fb4>
  417020:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  417024:	add	x1, x1, #0x5c0
  417028:	add	x1, x1, #0x628
  41702c:	mov	w20, #0x0                   	// #0
  417030:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417034:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417038:	add	x2, x2, #0x598
  41703c:	add	x0, x0, #0xf78
  417040:	bl	419d28 <ferror@plt+0x15d98>
  417044:	mov	w0, w20
  417048:	ldp	x19, x20, [sp, #16]
  41704c:	ldp	x29, x30, [sp], #64
  417050:	ret
  417054:	mov	w2, w21
  417058:	mov	x0, x19
  41705c:	mov	x1, #0x0                   	// #0
  417060:	bl	410cf0 <ferror@plt+0xcd60>
  417064:	b	416f04 <ferror@plt+0x12f74>
  417068:	bl	411128 <ferror@plt+0xd198>
  41706c:	str	x0, [x20, #600]
  417070:	b	416fec <ferror@plt+0x1305c>
  417074:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  417078:	add	x1, x1, #0x5c0
  41707c:	add	x1, x1, #0x158
  417080:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  417084:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417088:	add	x2, x2, #0xe60
  41708c:	add	x0, x0, #0xf78
  417090:	bl	419d28 <ferror@plt+0x15d98>
  417094:	b	416f44 <ferror@plt+0x12fb4>
  417098:	stp	x29, x30, [sp, #-64]!
  41709c:	mov	x29, sp
  4170a0:	stp	x19, x20, [sp, #16]
  4170a4:	cbz	x0, 417208 <ferror@plt+0x13278>
  4170a8:	mov	x20, x0
  4170ac:	mov	x0, #0x60                  	// #96
  4170b0:	stp	x21, x22, [sp, #32]
  4170b4:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  4170b8:	add	x21, x21, #0x600
  4170bc:	str	x23, [sp, #48]
  4170c0:	mov	x23, x1
  4170c4:	bl	417c60 <ferror@plt+0x13cd0>
  4170c8:	mov	x19, x0
  4170cc:	mov	x0, #0x20                  	// #32
  4170d0:	bl	4266b0 <ferror@plt+0x22720>
  4170d4:	add	x4, x21, #0x100
  4170d8:	mov	w2, #0x1                   	// #1
  4170dc:	ldr	x22, [x19, #32]
  4170e0:	mov	x1, #0x100000000           	// #4294967296
  4170e4:	mov	x3, #0xffffffffffffffff    	// #-1
  4170e8:	str	x4, [x19, #16]
  4170ec:	str	x3, [x0, #16]
  4170f0:	str	w2, [x19, #24]
  4170f4:	str	x1, [x19, #40]
  4170f8:	str	x0, [x19, #88]
  4170fc:	cbz	x22, 41719c <ferror@plt+0x1320c>
  417100:	mov	x0, x22
  417104:	bl	43b8c0 <ferror@plt+0x37930>
  417108:	mov	x0, x19
  41710c:	mov	x1, x22
  417110:	mov	w2, #0xc8                  	// #200
  417114:	bl	410cf0 <ferror@plt+0xcd60>
  417118:	ldr	x0, [x19, #32]
  41711c:	bl	43b990 <ferror@plt+0x37a00>
  417120:	mov	x0, #0x20                  	// #32
  417124:	bl	417c00 <ferror@plt+0x13c70>
  417128:	mov	x1, x0
  41712c:	mov	w3, #0x1                   	// #1
  417130:	mov	x0, x19
  417134:	add	x2, x21, #0x30
  417138:	str	w3, [x1]
  41713c:	stp	x20, x23, [x1, #8]
  417140:	str	xzr, [x1, #24]
  417144:	bl	4121c8 <ferror@plt+0xe238>
  417148:	ldr	x0, [x19, #32]
  41714c:	cbz	x0, 4171b0 <ferror@plt+0x13220>
  417150:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  417154:	add	x1, x1, #0x5c0
  417158:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41715c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417160:	add	x1, x1, #0x158
  417164:	add	x2, x2, #0x60
  417168:	add	x0, x0, #0xf78
  41716c:	mov	w20, #0x0                   	// #0
  417170:	bl	419d28 <ferror@plt+0x15d98>
  417174:	ldr	x1, [x19, #32]
  417178:	mov	x0, x19
  41717c:	mov	w2, #0x0                   	// #0
  417180:	bl	40fc70 <ferror@plt+0xbce0>
  417184:	mov	w0, w20
  417188:	ldp	x19, x20, [sp, #16]
  41718c:	ldp	x21, x22, [sp, #32]
  417190:	ldr	x23, [sp, #48]
  417194:	ldp	x29, x30, [sp], #64
  417198:	ret
  41719c:	mov	x0, x19
  4171a0:	mov	w2, #0xc8                  	// #200
  4171a4:	mov	x1, #0x0                   	// #0
  4171a8:	bl	410cf0 <ferror@plt+0xcd60>
  4171ac:	b	417120 <ferror@plt+0x13190>
  4171b0:	ldr	w0, [x19, #44]
  4171b4:	and	w20, w0, #0x1
  4171b8:	tbz	w0, #0, 417248 <ferror@plt+0x132b8>
  4171bc:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4171c0:	add	x20, x20, #0xa70
  4171c4:	add	x0, x20, #0x250
  4171c8:	bl	43b8c0 <ferror@plt+0x37930>
  4171cc:	ldr	x0, [x20, #600]
  4171d0:	cbz	x0, 41723c <ferror@plt+0x132ac>
  4171d4:	add	x0, x20, #0x250
  4171d8:	bl	43b990 <ferror@plt+0x37a00>
  4171dc:	ldr	x21, [x20, #600]
  4171e0:	mov	x0, x21
  4171e4:	bl	43b8c0 <ferror@plt+0x37930>
  4171e8:	mov	x1, x21
  4171ec:	mov	w2, #0x1                   	// #1
  4171f0:	mov	x0, x19
  4171f4:	bl	4104a0 <ferror@plt+0xc510>
  4171f8:	mov	w20, w0
  4171fc:	mov	x0, x21
  417200:	bl	43b990 <ferror@plt+0x37a00>
  417204:	b	417174 <ferror@plt+0x131e4>
  417208:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41720c:	add	x1, x1, #0x5c0
  417210:	add	x1, x1, #0x628
  417214:	mov	w20, #0x0                   	// #0
  417218:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41721c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417220:	add	x2, x2, #0x598
  417224:	add	x0, x0, #0xf78
  417228:	bl	419d28 <ferror@plt+0x15d98>
  41722c:	mov	w0, w20
  417230:	ldp	x19, x20, [sp, #16]
  417234:	ldp	x29, x30, [sp], #64
  417238:	ret
  41723c:	bl	411128 <ferror@plt+0xd198>
  417240:	str	x0, [x20, #600]
  417244:	b	4171d4 <ferror@plt+0x13244>
  417248:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41724c:	add	x1, x1, #0x5c0
  417250:	add	x1, x1, #0x158
  417254:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  417258:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41725c:	add	x2, x2, #0xe60
  417260:	add	x0, x0, #0xf78
  417264:	bl	419d28 <ferror@plt+0x15d98>
  417268:	b	417174 <ferror@plt+0x131e4>
  41726c:	nop
  417270:	stp	x29, x30, [sp, #-16]!
  417274:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417278:	add	x1, x1, #0x600
  41727c:	mov	x29, sp
  417280:	mov	x2, x0
  417284:	add	x1, x1, #0x100
  417288:	mov	x0, #0x0                   	// #0
  41728c:	bl	412b78 <ferror@plt+0xebe8>
  417290:	cbz	x0, 4172cc <ferror@plt+0x1333c>
  417294:	ldr	x1, [x0, #32]
  417298:	mov	x2, x0
  41729c:	cbz	x1, 4172b4 <ferror@plt+0x13324>
  4172a0:	mov	w2, #0x0                   	// #0
  4172a4:	bl	410750 <ferror@plt+0xc7c0>
  4172a8:	mov	w0, #0x1                   	// #1
  4172ac:	ldp	x29, x30, [sp], #16
  4172b0:	ret
  4172b4:	ldr	w1, [x2, #44]
  4172b8:	mov	w0, #0x1                   	// #1
  4172bc:	and	w1, w1, #0xfffffffe
  4172c0:	str	w1, [x2, #44]
  4172c4:	ldp	x29, x30, [sp], #16
  4172c8:	ret
  4172cc:	mov	w0, #0x0                   	// #0
  4172d0:	ldp	x29, x30, [sp], #16
  4172d4:	ret
  4172d8:	cbz	x2, 417368 <ferror@plt+0x133d8>
  4172dc:	stp	x29, x30, [sp, #-80]!
  4172e0:	mov	x29, sp
  4172e4:	stp	x19, x20, [sp, #16]
  4172e8:	mov	x19, x2
  4172ec:	mov	x20, x3
  4172f0:	stp	x21, x22, [sp, #32]
  4172f4:	mov	x21, x0
  4172f8:	mov	x22, x4
  4172fc:	stp	x23, x24, [sp, #48]
  417300:	mov	w24, w1
  417304:	stp	x25, x26, [sp, #64]
  417308:	cbz	x0, 4174f0 <ferror@plt+0x13560>
  41730c:	mov	x25, x0
  417310:	mov	x0, x21
  417314:	bl	43b8c0 <ferror@plt+0x37930>
  417318:	ldr	x26, [x21, #24]
  41731c:	bl	432408 <ferror@plt+0x2e478>
  417320:	mov	x23, x0
  417324:	mov	x0, x21
  417328:	bl	43b990 <ferror@plt+0x37a00>
  41732c:	cmp	x26, x23
  417330:	b.ne	417388 <ferror@plt+0x133f8>  // b.any
  417334:	nop
  417338:	mov	x0, x20
  41733c:	blr	x19
  417340:	cbnz	w0, 417338 <ferror@plt+0x133a8>
  417344:	cbz	x22, 417560 <ferror@plt+0x135d0>
  417348:	mov	x0, x20
  41734c:	mov	x16, x22
  417350:	ldp	x19, x20, [sp, #16]
  417354:	ldp	x21, x22, [sp, #32]
  417358:	ldp	x23, x24, [sp, #48]
  41735c:	ldp	x25, x26, [sp, #64]
  417360:	ldp	x29, x30, [sp], #80
  417364:	br	x16
  417368:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  41736c:	add	x1, x1, #0x5c0
  417370:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417374:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417378:	add	x1, x1, #0x638
  41737c:	add	x2, x2, #0x598
  417380:	add	x0, x0, #0xf78
  417384:	b	419d28 <ferror@plt+0x15d98>
  417388:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  41738c:	add	x26, x26, #0x600
  417390:	add	x0, x26, #0x10
  417394:	bl	43c728 <ferror@plt+0x38798>
  417398:	cbz	x0, 417578 <ferror@plt+0x135e8>
  41739c:	bl	4231e0 <ferror@plt+0x1f250>
  4173a0:	cbz	x0, 417578 <ferror@plt+0x135e8>
  4173a4:	cmp	x0, x25
  4173a8:	b.eq	41753c <ferror@plt+0x135ac>  // b.none
  4173ac:	mov	x0, #0x60                  	// #96
  4173b0:	bl	417c60 <ferror@plt+0x13cd0>
  4173b4:	mov	x21, x0
  4173b8:	mov	x0, #0x20                  	// #32
  4173bc:	bl	4266b0 <ferror@plt+0x22720>
  4173c0:	add	x26, x26, #0x100
  4173c4:	mov	w2, #0x1                   	// #1
  4173c8:	mov	x1, #0x100000000           	// #4294967296
  4173cc:	ldr	x23, [x21, #32]
  4173d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4173d4:	str	x26, [x21, #16]
  4173d8:	str	x3, [x0, #16]
  4173dc:	str	w2, [x21, #24]
  4173e0:	str	x1, [x21, #40]
  4173e4:	str	x0, [x21, #88]
  4173e8:	cbz	x23, 417494 <ferror@plt+0x13504>
  4173ec:	mov	x0, x23
  4173f0:	bl	43b8c0 <ferror@plt+0x37930>
  4173f4:	mov	x1, x23
  4173f8:	mov	x0, x21
  4173fc:	mov	w2, #0xc8                  	// #200
  417400:	bl	410cf0 <ferror@plt+0xcd60>
  417404:	ldr	x0, [x21, #32]
  417408:	bl	43b990 <ferror@plt+0x37a00>
  41740c:	ldr	x23, [x21, #32]
  417410:	cbz	x23, 4174ac <ferror@plt+0x1351c>
  417414:	mov	x0, x23
  417418:	bl	43b8c0 <ferror@plt+0x37930>
  41741c:	mov	x0, x21
  417420:	mov	w2, w24
  417424:	mov	x1, x23
  417428:	bl	410cf0 <ferror@plt+0xcd60>
  41742c:	ldr	x0, [x21, #32]
  417430:	bl	43b990 <ferror@plt+0x37a00>
  417434:	mov	x0, x21
  417438:	mov	x3, x22
  41743c:	mov	x2, x20
  417440:	mov	x1, x19
  417444:	bl	4122b8 <ferror@plt+0xe328>
  417448:	ldr	x0, [x21, #32]
  41744c:	cbz	x0, 4174c0 <ferror@plt+0x13530>
  417450:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  417454:	add	x1, x1, #0x5c0
  417458:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41745c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417460:	add	x1, x1, #0x158
  417464:	add	x2, x2, #0x60
  417468:	add	x0, x0, #0xf78
  41746c:	bl	419d28 <ferror@plt+0x15d98>
  417470:	mov	x0, x21
  417474:	mov	w2, #0x0                   	// #0
  417478:	ldp	x19, x20, [sp, #16]
  41747c:	ldr	x1, [x21, #32]
  417480:	ldp	x21, x22, [sp, #32]
  417484:	ldp	x23, x24, [sp, #48]
  417488:	ldp	x25, x26, [sp, #64]
  41748c:	ldp	x29, x30, [sp], #80
  417490:	b	40fc70 <ferror@plt+0xbce0>
  417494:	mov	x0, x21
  417498:	mov	w2, #0xc8                  	// #200
  41749c:	mov	x1, #0x0                   	// #0
  4174a0:	bl	410cf0 <ferror@plt+0xcd60>
  4174a4:	ldr	x23, [x21, #32]
  4174a8:	cbnz	x23, 417414 <ferror@plt+0x13484>
  4174ac:	mov	w2, w24
  4174b0:	mov	x0, x21
  4174b4:	mov	x1, #0x0                   	// #0
  4174b8:	bl	410cf0 <ferror@plt+0xcd60>
  4174bc:	b	417434 <ferror@plt+0x134a4>
  4174c0:	ldr	w0, [x21, #44]
  4174c4:	tbz	w0, #0, 4175e0 <ferror@plt+0x13650>
  4174c8:	cbz	x25, 4175a0 <ferror@plt+0x13610>
  4174cc:	mov	x0, x25
  4174d0:	bl	43b8c0 <ferror@plt+0x37930>
  4174d4:	mov	x1, x25
  4174d8:	mov	w2, #0x1                   	// #1
  4174dc:	mov	x0, x21
  4174e0:	bl	4104a0 <ferror@plt+0xc510>
  4174e4:	mov	x0, x25
  4174e8:	bl	43b990 <ferror@plt+0x37a00>
  4174ec:	b	417470 <ferror@plt+0x134e0>
  4174f0:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  4174f4:	add	x23, x23, #0xa70
  4174f8:	add	x0, x23, #0x250
  4174fc:	bl	43b8c0 <ferror@plt+0x37930>
  417500:	ldr	x0, [x23, #600]
  417504:	cbz	x0, 4175d4 <ferror@plt+0x13644>
  417508:	add	x21, x23, #0x250
  41750c:	mov	x0, x21
  417510:	bl	43b990 <ferror@plt+0x37a00>
  417514:	ldr	x25, [x23, #600]
  417518:	cbnz	x25, 41761c <ferror@plt+0x1368c>
  41751c:	mov	x0, x21
  417520:	bl	43b8c0 <ferror@plt+0x37930>
  417524:	ldr	x0, [x23, #600]
  417528:	cbz	x0, 4175c8 <ferror@plt+0x13638>
  41752c:	add	x0, x23, #0x250
  417530:	bl	43b990 <ferror@plt+0x37a00>
  417534:	ldr	x21, [x23, #600]
  417538:	b	417310 <ferror@plt+0x13380>
  41753c:	mov	x0, x25
  417540:	bl	4135a0 <ferror@plt+0xf610>
  417544:	cbz	w0, 4173ac <ferror@plt+0x1341c>
  417548:	mov	x0, x20
  41754c:	blr	x19
  417550:	cbnz	w0, 417548 <ferror@plt+0x135b8>
  417554:	mov	x0, x25
  417558:	bl	413698 <ferror@plt+0xf708>
  41755c:	cbnz	x22, 417348 <ferror@plt+0x133b8>
  417560:	ldp	x19, x20, [sp, #16]
  417564:	ldp	x21, x22, [sp, #32]
  417568:	ldp	x23, x24, [sp, #48]
  41756c:	ldp	x25, x26, [sp, #64]
  417570:	ldp	x29, x30, [sp], #80
  417574:	ret
  417578:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  41757c:	add	x23, x23, #0xa70
  417580:	add	x0, x23, #0x250
  417584:	bl	43b8c0 <ferror@plt+0x37930>
  417588:	ldr	x0, [x23, #600]
  41758c:	cbz	x0, 417604 <ferror@plt+0x13674>
  417590:	add	x0, x23, #0x250
  417594:	bl	43b990 <ferror@plt+0x37a00>
  417598:	ldr	x0, [x23, #600]
  41759c:	b	4173a4 <ferror@plt+0x13414>
  4175a0:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  4175a4:	add	x23, x23, #0xa70
  4175a8:	add	x0, x23, #0x250
  4175ac:	bl	43b8c0 <ferror@plt+0x37930>
  4175b0:	ldr	x0, [x23, #600]
  4175b4:	cbz	x0, 417610 <ferror@plt+0x13680>
  4175b8:	add	x0, x23, #0x250
  4175bc:	bl	43b990 <ferror@plt+0x37a00>
  4175c0:	ldr	x25, [x23, #600]
  4175c4:	b	4174cc <ferror@plt+0x1353c>
  4175c8:	bl	411128 <ferror@plt+0xd198>
  4175cc:	str	x0, [x23, #600]
  4175d0:	b	41752c <ferror@plt+0x1359c>
  4175d4:	bl	411128 <ferror@plt+0xd198>
  4175d8:	str	x0, [x23, #600]
  4175dc:	b	417508 <ferror@plt+0x13578>
  4175e0:	adrp	x1, 44f000 <ferror@plt+0x4b070>
  4175e4:	add	x1, x1, #0x5c0
  4175e8:	add	x1, x1, #0x158
  4175ec:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4175f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4175f4:	add	x2, x2, #0xe60
  4175f8:	add	x0, x0, #0xf78
  4175fc:	bl	419d28 <ferror@plt+0x15d98>
  417600:	b	417470 <ferror@plt+0x134e0>
  417604:	bl	411128 <ferror@plt+0xd198>
  417608:	str	x0, [x23, #600]
  41760c:	b	417590 <ferror@plt+0x13600>
  417610:	bl	411128 <ferror@plt+0xd198>
  417614:	str	x0, [x23, #600]
  417618:	b	4175b8 <ferror@plt+0x13628>
  41761c:	mov	x21, x25
  417620:	b	417310 <ferror@plt+0x13380>
  417624:	nop
  417628:	mov	x3, x2
  41762c:	mov	x4, #0x0                   	// #0
  417630:	mov	x2, x1
  417634:	mov	w1, #0x0                   	// #0
  417638:	b	4172d8 <ferror@plt+0x13348>
  41763c:	nop
  417640:	stp	x29, x30, [sp, #-288]!
  417644:	mov	x29, sp
  417648:	stp	x19, x20, [sp, #16]
  41764c:	dmb	ish
  417650:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  417654:	add	x19, x19, #0xa70
  417658:	ldr	x0, [x19, #608]
  41765c:	cbz	x0, 417670 <ferror@plt+0x136e0>
  417660:	ldr	x0, [x19, #264]
  417664:	ldp	x19, x20, [sp, #16]
  417668:	ldp	x29, x30, [sp], #288
  41766c:	ret
  417670:	add	x20, x19, #0x260
  417674:	mov	x0, x20
  417678:	bl	431de8 <ferror@plt+0x2de58>
  41767c:	cbz	w0, 417660 <ferror@plt+0x136d0>
  417680:	add	x0, sp, #0xa0
  417684:	bl	4036e0 <sigfillset@plt>
  417688:	add	x1, sp, #0xa0
  41768c:	add	x2, sp, #0x20
  417690:	mov	w0, #0x2                   	// #2
  417694:	bl	403490 <pthread_sigmask@plt>
  417698:	bl	411128 <ferror@plt+0xd198>
  41769c:	mov	x3, x0
  4176a0:	mov	x2, #0x0                   	// #0
  4176a4:	adrp	x1, 414000 <ferror@plt+0x10070>
  4176a8:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  4176ac:	add	x1, x1, #0x9e8
  4176b0:	add	x0, x0, #0x5b0
  4176b4:	str	x3, [x19, #264]
  4176b8:	bl	431fd8 <ferror@plt+0x2e048>
  4176bc:	mov	x2, #0x0                   	// #0
  4176c0:	add	x1, sp, #0x20
  4176c4:	mov	w0, #0x2                   	// #2
  4176c8:	bl	403490 <pthread_sigmask@plt>
  4176cc:	mov	x0, x20
  4176d0:	mov	x1, #0x1                   	// #1
  4176d4:	bl	431e88 <ferror@plt+0x2def8>
  4176d8:	ldr	x0, [x19, #264]
  4176dc:	ldp	x19, x20, [sp, #16]
  4176e0:	ldp	x29, x30, [sp], #288
  4176e4:	ret
  4176e8:	stp	x29, x30, [sp, #-32]!
  4176ec:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  4176f0:	mov	x29, sp
  4176f4:	ldr	x3, [x2, #1840]
  4176f8:	stp	x19, x20, [sp, #16]
  4176fc:	mul	x20, x0, x1
  417700:	mov	x0, x20
  417704:	blr	x3
  417708:	mov	x19, x0
  41770c:	cbz	x0, 41771c <ferror@plt+0x1378c>
  417710:	mov	x2, x20
  417714:	mov	w1, #0x0                   	// #0
  417718:	bl	403880 <memset@plt>
  41771c:	mov	x0, x19
  417720:	ldp	x19, x20, [sp, #16]
  417724:	ldp	x29, x30, [sp], #32
  417728:	ret
  41772c:	nop
  417730:	stp	x29, x30, [sp, #-48]!
  417734:	mov	x29, sp
  417738:	stp	x19, x20, [sp, #16]
  41773c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  417740:	add	x19, x19, #0xcd8
  417744:	mov	w20, w0
  417748:	mov	x0, x19
  41774c:	stp	x21, x22, [sp, #32]
  417750:	mov	x21, x1
  417754:	mov	w22, w2
  417758:	bl	43b8c0 <ferror@plt+0x37930>
  41775c:	ldr	x0, [x19, #8]
  417760:	cbz	x0, 417804 <ferror@plt+0x13874>
  417764:	cmp	w22, #0x0
  417768:	mov	w2, w20
  41776c:	cset	w1, ne  // ne = any
  417770:	and	w3, w20, #0x1
  417774:	cmp	x21, #0xfff
  417778:	bfi	w2, w1, #2, #30
  41777c:	add	w1, w2, w2, lsl #12
  417780:	b.hi	4177cc <ferror@plt+0x1383c>  // b.pmore
  417784:	add	x1, x21, w1, sxtw
  417788:	ldr	w2, [x0, x1, lsl #2]
  41778c:	add	w2, w2, #0x1
  417790:	str	w2, [x0, x1, lsl #2]
  417794:	cbz	w22, 4177b8 <ferror@plt+0x13828>
  417798:	cbz	w3, 4177e4 <ferror@plt+0x13854>
  41779c:	ldr	x0, [x19, #16]
  4177a0:	add	x0, x0, x21
  4177a4:	str	x0, [x19, #16]
  4177a8:	tbz	w20, #2, 4177b8 <ferror@plt+0x13828>
  4177ac:	ldr	x0, [x19, #24]
  4177b0:	add	x21, x0, x21
  4177b4:	str	x21, [x19, #24]
  4177b8:	mov	x0, x19
  4177bc:	ldp	x19, x20, [sp, #16]
  4177c0:	ldp	x21, x22, [sp, #32]
  4177c4:	ldp	x29, x30, [sp], #48
  4177c8:	b	43b990 <ferror@plt+0x37a00>
  4177cc:	add	w1, w1, #0x1, lsl #12
  4177d0:	sxtw	x1, w1
  4177d4:	ldr	w2, [x0, x1, lsl #2]
  4177d8:	add	w2, w2, #0x1
  4177dc:	str	w2, [x0, x1, lsl #2]
  4177e0:	b	417794 <ferror@plt+0x13804>
  4177e4:	ldr	x1, [x19, #32]
  4177e8:	mov	x0, x19
  4177ec:	add	x21, x1, x21
  4177f0:	str	x21, [x19, #32]
  4177f4:	ldp	x19, x20, [sp, #16]
  4177f8:	ldp	x21, x22, [sp, #32]
  4177fc:	ldp	x29, x30, [sp], #48
  417800:	b	43b990 <ferror@plt+0x37a00>
  417804:	mov	x1, #0x4                   	// #4
  417808:	mov	x0, #0x8008                	// #32776
  41780c:	bl	4038f0 <calloc@plt>
  417810:	str	x0, [x19, #8]
  417814:	cbnz	x0, 417764 <ferror@plt+0x137d4>
  417818:	b	4177b8 <ferror@plt+0x13828>
  41781c:	nop
  417820:	stp	x29, x30, [sp, #-48]!
  417824:	mov	x29, sp
  417828:	stp	x19, x20, [sp, #16]
  41782c:	str	x21, [sp, #32]
  417830:	mov	x21, x0
  417834:	add	x0, x0, #0x10
  417838:	bl	403790 <malloc@plt>
  41783c:	mov	x19, x0
  417840:	cbz	x0, 4178dc <ferror@plt+0x1394c>
  417844:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  417848:	add	x20, x20, #0xcd8
  41784c:	mov	x0, x20
  417850:	stp	xzr, x21, [x19]
  417854:	bl	43b8c0 <ferror@plt+0x37930>
  417858:	ldr	x0, [x20, #8]
  41785c:	cbz	x0, 4178bc <ferror@plt+0x1392c>
  417860:	cmp	x21, #0xfff
  417864:	b.ls	4178a4 <ferror@plt+0x13914>  // b.plast
  417868:	add	x0, x0, #0x18, lsl #12
  41786c:	ldr	w1, [x0, #20]
  417870:	add	w1, w1, #0x1
  417874:	str	w1, [x0, #20]
  417878:	ldr	x1, [x20, #16]
  41787c:	mov	x0, x20
  417880:	add	x21, x1, x21
  417884:	str	x21, [x20, #16]
  417888:	bl	43b990 <ferror@plt+0x37a00>
  41788c:	add	x19, x19, #0x10
  417890:	mov	x0, x19
  417894:	ldp	x19, x20, [sp, #16]
  417898:	ldr	x21, [sp, #32]
  41789c:	ldp	x29, x30, [sp], #48
  4178a0:	ret
  4178a4:	mov	x1, #0x5005                	// #20485
  4178a8:	add	x2, x21, x1
  4178ac:	ldr	w1, [x0, x2, lsl #2]
  4178b0:	add	w1, w1, #0x1
  4178b4:	str	w1, [x0, x2, lsl #2]
  4178b8:	b	417878 <ferror@plt+0x138e8>
  4178bc:	mov	x1, #0x4                   	// #4
  4178c0:	mov	x0, #0x8008                	// #32776
  4178c4:	bl	4038f0 <calloc@plt>
  4178c8:	str	x0, [x20, #8]
  4178cc:	cbnz	x0, 417860 <ferror@plt+0x138d0>
  4178d0:	mov	x0, x20
  4178d4:	bl	43b990 <ferror@plt+0x37a00>
  4178d8:	b	41788c <ferror@plt+0x138fc>
  4178dc:	mov	x1, x21
  4178e0:	mov	w2, #0x0                   	// #0
  4178e4:	mov	w0, #0x1                   	// #1
  4178e8:	bl	417730 <ferror@plt+0x137a0>
  4178ec:	b	417890 <ferror@plt+0x13900>
  4178f0:	stp	x29, x30, [sp, #-48]!
  4178f4:	mov	x29, sp
  4178f8:	ldur	x4, [x0, #-16]
  4178fc:	stp	x19, x20, [sp, #16]
  417900:	mov	x19, x0
  417904:	str	x21, [sp, #32]
  417908:	cbz	x4, 41797c <ferror@plt+0x139ec>
  41790c:	mov	x3, x19
  417910:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417914:	add	x2, x2, #0xc18
  417918:	mov	w1, #0x10                  	// #16
  41791c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  417920:	add	x20, x20, #0xcd8
  417924:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417928:	add	x0, x0, #0xf78
  41792c:	bl	4199b8 <ferror@plt+0x15a28>
  417930:	mov	x0, x20
  417934:	ldur	x21, [x19, #-8]
  417938:	bl	43b8c0 <ferror@plt+0x37930>
  41793c:	ldr	x0, [x20, #8]
  417940:	cbz	x0, 417a3c <ferror@plt+0x13aac>
  417944:	cmp	x21, #0xfff
  417948:	b.hi	4179f4 <ferror@plt+0x13a64>  // b.pmore
  41794c:	ldr	w1, [x0, x21, lsl #2]
  417950:	add	w1, w1, #0x1
  417954:	str	w1, [x0, x21, lsl #2]
  417958:	mov	x0, x20
  41795c:	bl	43b990 <ferror@plt+0x37a00>
  417960:	ldur	x0, [x19, #-16]
  417964:	ldr	x21, [sp, #32]
  417968:	add	x0, x0, #0x1
  41796c:	stur	x0, [x19, #-16]
  417970:	ldp	x19, x20, [sp, #16]
  417974:	ldp	x29, x30, [sp], #48
  417978:	ret
  41797c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  417980:	add	x20, x20, #0xcd8
  417984:	mov	x0, x20
  417988:	ldur	x21, [x19, #-8]
  41798c:	bl	43b8c0 <ferror@plt+0x37930>
  417990:	ldr	x0, [x20, #8]
  417994:	cbz	x0, 417a1c <ferror@plt+0x13a8c>
  417998:	cmp	x21, #0xfff
  41799c:	b.hi	417a08 <ferror@plt+0x13a78>  // b.pmore
  4179a0:	mov	x1, #0x4004                	// #16388
  4179a4:	add	x2, x21, x1
  4179a8:	ldr	w1, [x0, x2, lsl #2]
  4179ac:	add	w1, w1, #0x1
  4179b0:	str	w1, [x0, x2, lsl #2]
  4179b4:	ldr	x1, [x20, #32]
  4179b8:	mov	x0, x20
  4179bc:	add	x1, x1, x21
  4179c0:	str	x1, [x20, #32]
  4179c4:	bl	43b990 <ferror@plt+0x37a00>
  4179c8:	ldur	x2, [x19, #-8]
  4179cc:	mov	x0, x19
  4179d0:	mov	w1, #0xaa                  	// #170
  4179d4:	bl	403880 <memset@plt>
  4179d8:	ldur	x0, [x19, #-16]
  4179dc:	ldr	x21, [sp, #32]
  4179e0:	add	x0, x0, #0x1
  4179e4:	stur	x0, [x19, #-16]
  4179e8:	ldp	x19, x20, [sp, #16]
  4179ec:	ldp	x29, x30, [sp], #48
  4179f0:	ret
  4179f4:	add	x0, x0, #0x4, lsl #12
  4179f8:	ldr	w1, [x0]
  4179fc:	add	w1, w1, #0x1
  417a00:	str	w1, [x0]
  417a04:	b	417958 <ferror@plt+0x139c8>
  417a08:	add	x0, x0, #0x14, lsl #12
  417a0c:	ldr	w1, [x0, #16]
  417a10:	add	w1, w1, #0x1
  417a14:	str	w1, [x0, #16]
  417a18:	b	4179b4 <ferror@plt+0x13a24>
  417a1c:	mov	x1, #0x4                   	// #4
  417a20:	mov	x0, #0x8008                	// #32776
  417a24:	bl	4038f0 <calloc@plt>
  417a28:	str	x0, [x20, #8]
  417a2c:	cbnz	x0, 417998 <ferror@plt+0x13a08>
  417a30:	mov	x0, x20
  417a34:	bl	43b990 <ferror@plt+0x37a00>
  417a38:	b	4179c8 <ferror@plt+0x13a38>
  417a3c:	mov	x1, #0x4                   	// #4
  417a40:	mov	x0, #0x8008                	// #32776
  417a44:	bl	4038f0 <calloc@plt>
  417a48:	str	x0, [x20, #8]
  417a4c:	cbnz	x0, 417944 <ferror@plt+0x139b4>
  417a50:	b	417958 <ferror@plt+0x139c8>
  417a54:	nop
  417a58:	stp	x29, x30, [sp, #-48]!
  417a5c:	mov	x29, sp
  417a60:	stp	x19, x20, [sp, #16]
  417a64:	str	x21, [sp, #32]
  417a68:	mov	x21, x1
  417a6c:	cbz	x0, 417b10 <ferror@plt+0x13b80>
  417a70:	ldur	x5, [x0, #-16]
  417a74:	cbnz	x5, 417b64 <ferror@plt+0x13bd4>
  417a78:	sub	x0, x0, #0x10
  417a7c:	add	x1, x1, #0x10
  417a80:	bl	403960 <realloc@plt>
  417a84:	mov	x19, x0
  417a88:	cbz	x0, 417b20 <ferror@plt+0x13b90>
  417a8c:	ldr	x1, [x19, #8]
  417a90:	mov	w2, #0x1                   	// #1
  417a94:	mov	w0, #0x2                   	// #2
  417a98:	bl	417730 <ferror@plt+0x137a0>
  417a9c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  417aa0:	add	x20, x20, #0xcd8
  417aa4:	stp	xzr, x21, [x19]
  417aa8:	mov	x0, x20
  417aac:	bl	43b8c0 <ferror@plt+0x37930>
  417ab0:	ldr	x0, [x20, #8]
  417ab4:	cbz	x0, 417b44 <ferror@plt+0x13bb4>
  417ab8:	cmp	x21, #0xfff
  417abc:	b.hi	417afc <ferror@plt+0x13b6c>  // b.pmore
  417ac0:	mov	x1, #0x7007                	// #28679
  417ac4:	add	x2, x21, x1
  417ac8:	ldr	w1, [x0, x2, lsl #2]
  417acc:	add	w1, w1, #0x1
  417ad0:	str	w1, [x0, x2, lsl #2]
  417ad4:	ldr	x1, [x20, #16]
  417ad8:	mov	x0, x20
  417adc:	add	x1, x1, x21
  417ae0:	str	x1, [x20, #16]
  417ae4:	bl	43b990 <ferror@plt+0x37a00>
  417ae8:	add	x0, x19, #0x10
  417aec:	ldp	x19, x20, [sp, #16]
  417af0:	ldr	x21, [sp, #32]
  417af4:	ldp	x29, x30, [sp], #48
  417af8:	ret
  417afc:	add	x0, x0, #0x20, lsl #12
  417b00:	ldr	w1, [x0, #28]
  417b04:	add	w1, w1, #0x1
  417b08:	str	w1, [x0, #28]
  417b0c:	b	417ad4 <ferror@plt+0x13b44>
  417b10:	add	x0, x1, #0x10
  417b14:	bl	403790 <malloc@plt>
  417b18:	mov	x19, x0
  417b1c:	cbnz	x0, 417a9c <ferror@plt+0x13b0c>
  417b20:	mov	x1, x21
  417b24:	mov	w2, #0x0                   	// #0
  417b28:	mov	w0, #0x3                   	// #3
  417b2c:	bl	417730 <ferror@plt+0x137a0>
  417b30:	mov	x0, #0x0                   	// #0
  417b34:	ldp	x19, x20, [sp, #16]
  417b38:	ldr	x21, [sp, #32]
  417b3c:	ldp	x29, x30, [sp], #48
  417b40:	ret
  417b44:	mov	x1, #0x4                   	// #4
  417b48:	mov	x0, #0x8008                	// #32776
  417b4c:	bl	4038f0 <calloc@plt>
  417b50:	str	x0, [x20, #8]
  417b54:	cbnz	x0, 417ab8 <ferror@plt+0x13b28>
  417b58:	mov	x0, x20
  417b5c:	bl	43b990 <ferror@plt+0x37a00>
  417b60:	b	417ae8 <ferror@plt+0x13b58>
  417b64:	mov	x3, x0
  417b68:	mov	x4, x1
  417b6c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417b70:	add	x2, x2, #0xc50
  417b74:	mov	w1, #0x10                  	// #16
  417b78:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  417b7c:	add	x20, x20, #0xcd8
  417b80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417b84:	add	x0, x0, #0xf78
  417b88:	bl	4199b8 <ferror@plt+0x15a28>
  417b8c:	mov	x0, x20
  417b90:	bl	43b8c0 <ferror@plt+0x37930>
  417b94:	ldr	x0, [x20, #8]
  417b98:	cbz	x0, 417be8 <ferror@plt+0x13c58>
  417b9c:	cmp	x21, #0xfff
  417ba0:	b.hi	417bd4 <ferror@plt+0x13c44>  // b.pmore
  417ba4:	mov	x2, #0x3003                	// #12291
  417ba8:	add	x21, x21, x2
  417bac:	ldr	w1, [x0, x21, lsl #2]
  417bb0:	add	w1, w1, #0x1
  417bb4:	str	w1, [x0, x21, lsl #2]
  417bb8:	mov	x0, x20
  417bbc:	bl	43b990 <ferror@plt+0x37a00>
  417bc0:	mov	x0, #0x0                   	// #0
  417bc4:	ldp	x19, x20, [sp, #16]
  417bc8:	ldr	x21, [sp, #32]
  417bcc:	ldp	x29, x30, [sp], #48
  417bd0:	ret
  417bd4:	add	x0, x0, #0x10, lsl #12
  417bd8:	ldr	w1, [x0, #12]
  417bdc:	add	w1, w1, #0x1
  417be0:	str	w1, [x0, #12]
  417be4:	b	417bb8 <ferror@plt+0x13c28>
  417be8:	mov	x1, #0x4                   	// #4
  417bec:	mov	x0, #0x8008                	// #32776
  417bf0:	bl	4038f0 <calloc@plt>
  417bf4:	str	x0, [x20, #8]
  417bf8:	cbnz	x0, 417b9c <ferror@plt+0x13c0c>
  417bfc:	b	417bb8 <ferror@plt+0x13c28>
  417c00:	cbnz	x0, 417c0c <ferror@plt+0x13c7c>
  417c04:	mov	x0, #0x0                   	// #0
  417c08:	ret
  417c0c:	stp	x29, x30, [sp, #-32]!
  417c10:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417c14:	mov	x29, sp
  417c18:	ldr	x1, [x1, #1840]
  417c1c:	str	x19, [sp, #16]
  417c20:	mov	x19, x0
  417c24:	blr	x1
  417c28:	cbz	x0, 417c38 <ferror@plt+0x13ca8>
  417c2c:	ldr	x19, [sp, #16]
  417c30:	ldp	x29, x30, [sp], #32
  417c34:	ret
  417c38:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417c3c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417c40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417c44:	mov	x4, x19
  417c48:	add	x3, x3, #0xc90
  417c4c:	add	x2, x2, #0xca0
  417c50:	add	x0, x0, #0xf78
  417c54:	mov	w1, #0x4                   	// #4
  417c58:	bl	4199b8 <ferror@plt+0x15a28>
  417c5c:	b	417c5c <ferror@plt+0x13ccc>
  417c60:	cbnz	x0, 417c6c <ferror@plt+0x13cdc>
  417c64:	mov	x0, #0x0                   	// #0
  417c68:	ret
  417c6c:	stp	x29, x30, [sp, #-32]!
  417c70:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  417c74:	mov	x1, x0
  417c78:	mov	x29, sp
  417c7c:	ldr	x2, [x2, #1864]
  417c80:	str	x19, [sp, #16]
  417c84:	mov	x19, x0
  417c88:	mov	x0, #0x1                   	// #1
  417c8c:	blr	x2
  417c90:	cbz	x0, 417ca0 <ferror@plt+0x13d10>
  417c94:	ldr	x19, [sp, #16]
  417c98:	ldp	x29, x30, [sp], #32
  417c9c:	ret
  417ca0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417ca4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417ca8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417cac:	mov	x4, x19
  417cb0:	add	x3, x3, #0xcc8
  417cb4:	add	x2, x2, #0xca0
  417cb8:	add	x0, x0, #0xf78
  417cbc:	mov	w1, #0x4                   	// #4
  417cc0:	bl	4199b8 <ferror@plt+0x15a28>
  417cc4:	b	417cc4 <ferror@plt+0x13d34>
  417cc8:	stp	x29, x30, [sp, #-32]!
  417ccc:	mov	x29, sp
  417cd0:	cbnz	x1, 417cf0 <ferror@plt+0x13d60>
  417cd4:	cbz	x0, 417ce4 <ferror@plt+0x13d54>
  417cd8:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417cdc:	ldr	x1, [x1, #1856]
  417ce0:	blr	x1
  417ce4:	mov	x0, #0x0                   	// #0
  417ce8:	ldp	x29, x30, [sp], #32
  417cec:	ret
  417cf0:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  417cf4:	str	x19, [sp, #16]
  417cf8:	mov	x19, x1
  417cfc:	ldr	x2, [x2, #1848]
  417d00:	blr	x2
  417d04:	cbz	x0, 417d14 <ferror@plt+0x13d84>
  417d08:	ldr	x19, [sp, #16]
  417d0c:	ldp	x29, x30, [sp], #32
  417d10:	ret
  417d14:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417d18:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417d1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417d20:	mov	x4, x19
  417d24:	add	x3, x3, #0xcd8
  417d28:	add	x2, x2, #0xca0
  417d2c:	add	x0, x0, #0xf78
  417d30:	mov	w1, #0x4                   	// #4
  417d34:	bl	4199b8 <ferror@plt+0x15a28>
  417d38:	b	417d38 <ferror@plt+0x13da8>
  417d3c:	nop
  417d40:	cbz	x0, 417d54 <ferror@plt+0x13dc4>
  417d44:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417d48:	ldr	x1, [x1, #1856]
  417d4c:	mov	x16, x1
  417d50:	br	x16
  417d54:	ret
  417d58:	mov	x2, x0
  417d5c:	dmb	ish
  417d60:	ldr	x0, [x2]
  417d64:	ldxr	x3, [x2]
  417d68:	cmp	x3, x0
  417d6c:	b.ne	417d78 <ferror@plt+0x13de8>  // b.any
  417d70:	stlxr	w4, xzr, [x2]
  417d74:	cbnz	w4, 417d64 <ferror@plt+0x13dd4>
  417d78:	dmb	ish
  417d7c:	b.ne	417d5c <ferror@plt+0x13dcc>  // b.any
  417d80:	cbz	x0, 417d8c <ferror@plt+0x13dfc>
  417d84:	mov	x16, x1
  417d88:	br	x16
  417d8c:	ret
  417d90:	cbnz	x0, 417d98 <ferror@plt+0x13e08>
  417d94:	ret
  417d98:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417d9c:	ldr	x1, [x1, #1872]
  417da0:	mov	x16, x1
  417da4:	br	x16
  417da8:	stp	x29, x30, [sp, #-32]!
  417dac:	mov	x29, sp
  417db0:	stp	x19, x20, [sp, #16]
  417db4:	mov	x19, #0x0                   	// #0
  417db8:	cbz	x0, 417de0 <ferror@plt+0x13e50>
  417dbc:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417dc0:	mov	x20, x0
  417dc4:	ldr	x1, [x1, #1872]
  417dc8:	blr	x1
  417dcc:	mov	x19, x0
  417dd0:	cbz	x0, 417de0 <ferror@plt+0x13e50>
  417dd4:	mov	x2, x20
  417dd8:	mov	w1, #0x0                   	// #0
  417ddc:	bl	403880 <memset@plt>
  417de0:	mov	x0, x19
  417de4:	ldp	x19, x20, [sp, #16]
  417de8:	ldp	x29, x30, [sp], #32
  417dec:	ret
  417df0:	cbnz	x1, 417e18 <ferror@plt+0x13e88>
  417df4:	cbz	x0, 417e28 <ferror@plt+0x13e98>
  417df8:	stp	x29, x30, [sp, #-16]!
  417dfc:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417e00:	mov	x29, sp
  417e04:	ldr	x1, [x1, #1856]
  417e08:	blr	x1
  417e0c:	mov	x0, #0x0                   	// #0
  417e10:	ldp	x29, x30, [sp], #16
  417e14:	ret
  417e18:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  417e1c:	ldr	x2, [x2, #1880]
  417e20:	mov	x16, x2
  417e24:	br	x16
  417e28:	mov	x0, #0x0                   	// #0
  417e2c:	ret
  417e30:	cbz	x1, 417e78 <ferror@plt+0x13ee8>
  417e34:	stp	x29, x30, [sp, #-32]!
  417e38:	mov	x4, x0
  417e3c:	umulh	x0, x0, x1
  417e40:	mov	x29, sp
  417e44:	str	x19, [sp, #16]
  417e48:	mov	x5, x1
  417e4c:	cbnz	x0, 417eb0 <ferror@plt+0x13f20>
  417e50:	mul	x19, x1, x4
  417e54:	cbz	x19, 417ea8 <ferror@plt+0x13f18>
  417e58:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  417e5c:	mov	x0, x19
  417e60:	ldr	x1, [x1, #1840]
  417e64:	blr	x1
  417e68:	cbz	x0, 417e80 <ferror@plt+0x13ef0>
  417e6c:	ldr	x19, [sp, #16]
  417e70:	ldp	x29, x30, [sp], #32
  417e74:	ret
  417e78:	mov	x0, #0x0                   	// #0
  417e7c:	ret
  417e80:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417e84:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417e88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417e8c:	mov	x4, x19
  417e90:	add	x3, x3, #0xc90
  417e94:	add	x2, x2, #0xca0
  417e98:	add	x0, x0, #0xf78
  417e9c:	mov	w1, #0x4                   	// #4
  417ea0:	bl	4199b8 <ferror@plt+0x15a28>
  417ea4:	b	417ea4 <ferror@plt+0x13f14>
  417ea8:	mov	x0, #0x0                   	// #0
  417eac:	b	417e6c <ferror@plt+0x13edc>
  417eb0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417eb4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417eb8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417ebc:	add	x3, x3, #0xce8
  417ec0:	add	x2, x2, #0xcf8
  417ec4:	add	x0, x0, #0xf78
  417ec8:	mov	w1, #0x4                   	// #4
  417ecc:	bl	4199b8 <ferror@plt+0x15a28>
  417ed0:	b	417ed0 <ferror@plt+0x13f40>
  417ed4:	nop
  417ed8:	cbz	x1, 417f24 <ferror@plt+0x13f94>
  417edc:	stp	x29, x30, [sp, #-32]!
  417ee0:	mov	x4, x0
  417ee4:	umulh	x0, x0, x1
  417ee8:	mov	x29, sp
  417eec:	str	x19, [sp, #16]
  417ef0:	mov	x5, x1
  417ef4:	cbnz	x0, 417f5c <ferror@plt+0x13fcc>
  417ef8:	mul	x19, x1, x4
  417efc:	cbz	x19, 417f54 <ferror@plt+0x13fc4>
  417f00:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  417f04:	mov	x1, x19
  417f08:	mov	x0, #0x1                   	// #1
  417f0c:	ldr	x2, [x2, #1864]
  417f10:	blr	x2
  417f14:	cbz	x0, 417f2c <ferror@plt+0x13f9c>
  417f18:	ldr	x19, [sp, #16]
  417f1c:	ldp	x29, x30, [sp], #32
  417f20:	ret
  417f24:	mov	x0, #0x0                   	// #0
  417f28:	ret
  417f2c:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417f30:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417f34:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417f38:	mov	x4, x19
  417f3c:	add	x3, x3, #0xcc8
  417f40:	add	x2, x2, #0xca0
  417f44:	add	x0, x0, #0xf78
  417f48:	mov	w1, #0x4                   	// #4
  417f4c:	bl	4199b8 <ferror@plt+0x15a28>
  417f50:	b	417f50 <ferror@plt+0x13fc0>
  417f54:	mov	x0, #0x0                   	// #0
  417f58:	b	417f18 <ferror@plt+0x13f88>
  417f5c:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417f60:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417f64:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417f68:	add	x3, x3, #0xd20
  417f6c:	add	x2, x2, #0xcf8
  417f70:	add	x0, x0, #0xf78
  417f74:	mov	w1, #0x4                   	// #4
  417f78:	bl	4199b8 <ferror@plt+0x15a28>
  417f7c:	b	417f7c <ferror@plt+0x13fec>
  417f80:	stp	x29, x30, [sp, #-32]!
  417f84:	mov	x4, x1
  417f88:	mov	x1, x0
  417f8c:	mov	x29, sp
  417f90:	cbz	x2, 417fd0 <ferror@plt+0x14040>
  417f94:	mov	x5, x2
  417f98:	umulh	x2, x4, x2
  417f9c:	str	x19, [sp, #16]
  417fa0:	cbnz	x2, 418018 <ferror@plt+0x14088>
  417fa4:	mul	x19, x5, x4
  417fa8:	cbz	x19, 417fcc <ferror@plt+0x1403c>
  417fac:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  417fb0:	mov	x1, x19
  417fb4:	ldr	x2, [x2, #1848]
  417fb8:	blr	x2
  417fbc:	cbz	x0, 417ff0 <ferror@plt+0x14060>
  417fc0:	ldr	x19, [sp, #16]
  417fc4:	ldp	x29, x30, [sp], #32
  417fc8:	ret
  417fcc:	ldr	x19, [sp, #16]
  417fd0:	cbz	x1, 417fe4 <ferror@plt+0x14054>
  417fd4:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  417fd8:	mov	x0, x1
  417fdc:	ldr	x1, [x2, #1856]
  417fe0:	blr	x1
  417fe4:	mov	x0, #0x0                   	// #0
  417fe8:	ldp	x29, x30, [sp], #32
  417fec:	ret
  417ff0:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  417ff4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  417ff8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  417ffc:	mov	x4, x19
  418000:	add	x3, x3, #0xcd8
  418004:	add	x2, x2, #0xca0
  418008:	add	x0, x0, #0xf78
  41800c:	mov	w1, #0x4                   	// #4
  418010:	bl	4199b8 <ferror@plt+0x15a28>
  418014:	b	418014 <ferror@plt+0x14084>
  418018:	adrp	x3, 44f000 <ferror@plt+0x4b070>
  41801c:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  418020:	adrp	x0, 44d000 <ferror@plt+0x49070>
  418024:	add	x3, x3, #0xd30
  418028:	add	x2, x2, #0xcf8
  41802c:	add	x0, x0, #0xf78
  418030:	mov	w1, #0x4                   	// #4
  418034:	bl	4199b8 <ferror@plt+0x15a28>
  418038:	b	418038 <ferror@plt+0x140a8>
  41803c:	nop
  418040:	cbnz	x1, 41804c <ferror@plt+0x140bc>
  418044:	mov	x0, #0x0                   	// #0
  418048:	ret
  41804c:	umulh	x2, x0, x1
  418050:	cbnz	x2, 418044 <ferror@plt+0x140b4>
  418054:	mul	x0, x1, x0
  418058:	cbz	x0, 418044 <ferror@plt+0x140b4>
  41805c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  418060:	ldr	x1, [x1, #1872]
  418064:	mov	x16, x1
  418068:	br	x16
  41806c:	nop
  418070:	stp	x29, x30, [sp, #-32]!
  418074:	mov	x29, sp
  418078:	stp	x19, x20, [sp, #16]
  41807c:	cbz	x1, 4180c4 <ferror@plt+0x14134>
  418080:	umulh	x2, x0, x1
  418084:	cbnz	x2, 4180c4 <ferror@plt+0x14134>
  418088:	mul	x19, x1, x0
  41808c:	cbz	x19, 4180c4 <ferror@plt+0x14134>
  418090:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  418094:	mov	x0, x19
  418098:	ldr	x1, [x1, #1872]
  41809c:	blr	x1
  4180a0:	mov	x20, x0
  4180a4:	cbz	x0, 4180c8 <ferror@plt+0x14138>
  4180a8:	mov	x2, x19
  4180ac:	mov	w1, #0x0                   	// #0
  4180b0:	bl	403880 <memset@plt>
  4180b4:	mov	x0, x20
  4180b8:	ldp	x19, x20, [sp, #16]
  4180bc:	ldp	x29, x30, [sp], #32
  4180c0:	ret
  4180c4:	mov	x20, #0x0                   	// #0
  4180c8:	mov	x0, x20
  4180cc:	ldp	x19, x20, [sp, #16]
  4180d0:	ldp	x29, x30, [sp], #32
  4180d4:	ret
  4180d8:	stp	x29, x30, [sp, #-32]!
  4180dc:	mov	x3, x0
  4180e0:	mov	x29, sp
  4180e4:	str	x1, [sp, #24]
  4180e8:	cbnz	x2, 41810c <ferror@plt+0x1417c>
  4180ec:	cbz	x3, 418100 <ferror@plt+0x14170>
  4180f0:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4180f4:	mov	x0, x3
  4180f8:	ldr	x1, [x1, #1856]
  4180fc:	blr	x1
  418100:	mov	x0, #0x0                   	// #0
  418104:	ldp	x29, x30, [sp], #32
  418108:	ret
  41810c:	umulh	x4, x1, x2
  418110:	cbnz	x4, 418100 <ferror@plt+0x14170>
  418114:	mul	x1, x2, x1
  418118:	cbz	x1, 4180ec <ferror@plt+0x1415c>
  41811c:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  418120:	ldr	x2, [x2, #1880]
  418124:	ldp	x29, x30, [sp], #32
  418128:	mov	x16, x2
  41812c:	br	x16
  418130:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  418134:	ldr	w0, [x0, #3328]
  418138:	cmp	w0, #0x0
  41813c:	cset	w0, eq  // eq = none
  418140:	ret
  418144:	nop
  418148:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  41814c:	add	x1, x1, #0xcd8
  418150:	ldr	w2, [x1, #40]
  418154:	cbnz	w2, 4181d4 <ferror@plt+0x14244>
  418158:	ldr	x2, [x0]
  41815c:	cbz	x2, 4181bc <ferror@plt+0x1422c>
  418160:	ldr	x3, [x0, #8]
  418164:	cbz	x3, 4181bc <ferror@plt+0x1422c>
  418168:	ldr	x8, [x0, #16]
  41816c:	cbz	x8, 4181bc <ferror@plt+0x1422c>
  418170:	ldp	x6, x5, [x0, #24]
  418174:	adrp	x9, 4ac000 <ferror@plt+0xa8070>
  418178:	ldr	x4, [x0, #40]
  41817c:	adrp	x7, 417000 <ferror@plt+0x13070>
  418180:	add	x0, x9, #0x730
  418184:	add	x7, x7, #0x6e8
  418188:	str	x2, [x9, #1840]
  41818c:	cmp	x6, #0x0
  418190:	csel	x6, x7, x6, eq  // eq = none
  418194:	cmp	x5, #0x0
  418198:	csel	x5, x5, x2, ne  // ne = any
  41819c:	cmp	x4, #0x0
  4181a0:	csel	x4, x4, x3, ne  // ne = any
  4181a4:	mov	w2, #0x1                   	// #1
  4181a8:	stp	x3, x8, [x0, #8]
  4181ac:	stp	x6, x5, [x0, #24]
  4181b0:	str	x4, [x0, #40]
  4181b4:	str	w2, [x1, #40]
  4181b8:	ret
  4181bc:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4181c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4181c4:	add	x2, x2, #0xd40
  4181c8:	add	x0, x0, #0xf78
  4181cc:	mov	w1, #0x10                  	// #16
  4181d0:	b	4199b8 <ferror@plt+0x15a28>
  4181d4:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  4181d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4181dc:	add	x2, x2, #0xd90
  4181e0:	add	x0, x0, #0xf78
  4181e4:	mov	w1, #0x10                  	// #16
  4181e8:	b	4199b8 <ferror@plt+0x15a28>
  4181ec:	nop
  4181f0:	sub	sp, sp, #0x90
  4181f4:	sub	sp, sp, #0x20, lsl #12
  4181f8:	stp	x29, x30, [sp]
  4181fc:	mov	x29, sp
  418200:	stp	x19, x20, [sp, #16]
  418204:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  418208:	add	x19, x19, #0xcd8
  41820c:	mov	x0, x19
  418210:	bl	43b8c0 <ferror@plt+0x37930>
  418214:	ldr	x1, [x19, #8]
  418218:	cbz	x1, 418534 <ferror@plt+0x145a4>
  41821c:	mov	x2, #0x20                  	// #32
  418220:	add	x0, sp, #0x70
  418224:	movk	x2, #0x2, lsl #16
  418228:	stp	x21, x22, [sp, #32]
  41822c:	adrp	x20, 44f000 <ferror@plt+0x4b070>
  418230:	stp	x23, x24, [sp, #48]
  418234:	adrp	x21, 44f000 <ferror@plt+0x4b070>
  418238:	add	x20, x20, #0xf50
  41823c:	stp	x25, x26, [sp, #64]
  418240:	add	x21, x21, #0xf80
  418244:	stp	x27, x28, [sp, #80]
  418248:	ldp	x23, x25, [x19, #16]
  41824c:	ldr	x24, [x19, #32]
  418250:	bl	403460 <memcpy@plt>
  418254:	mov	x0, x19
  418258:	bl	43b990 <ferror@plt+0x37a00>
  41825c:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418260:	add	x0, x0, #0xdd8
  418264:	bl	41a070 <ferror@plt+0x160e0>
  418268:	mov	x19, #0x0                   	// #0
  41826c:	mov	w0, #0x1                   	// #1
  418270:	b	4182b8 <ferror@plt+0x14328>
  418274:	mov	w2, w28
  418278:	mov	w3, w26
  41827c:	mov	w4, w27
  418280:	sub	x6, x2, x3
  418284:	mov	w5, w22
  418288:	cmp	x19, #0x1, lsl #12
  41828c:	add	x6, x6, x4
  418290:	b.eq	418358 <ferror@plt+0x143c8>  // b.none
  418294:	sub	x6, x6, x5
  418298:	mov	x0, x20
  41829c:	mul	x6, x6, x19
  4182a0:	bl	41a070 <ferror@plt+0x160e0>
  4182a4:	mov	w0, #0x0                   	// #0
  4182a8:	add	x19, x19, #0x1
  4182ac:	mov	x1, #0x1001                	// #4097
  4182b0:	cmp	x19, x1
  4182b4:	b.eq	418378 <ferror@plt+0x143e8>  // b.none
  4182b8:	add	x2, sp, #0x1c, lsl #12
  4182bc:	add	x1, sp, #0x14, lsl #12
  4182c0:	add	x2, x2, #0x8c
  4182c4:	add	x1, x1, #0x84
  4182c8:	ldr	w27, [x2, x19, lsl #2]
  4182cc:	add	x2, sp, #0x10, lsl #12
  4182d0:	add	x2, x2, #0x80
  4182d4:	ldr	w28, [x1, x19, lsl #2]
  4182d8:	mov	w1, w19
  4182dc:	orr	w6, w28, w27
  4182e0:	ldr	w26, [x2, x19, lsl #2]
  4182e4:	add	x2, sp, #0x18, lsl #12
  4182e8:	add	x2, x2, #0x88
  4182ec:	ldr	w22, [x2, x19, lsl #2]
  4182f0:	orr	w7, w26, w22
  4182f4:	orr	w6, w6, w7
  4182f8:	cbz	w6, 4182a8 <ferror@plt+0x14318>
  4182fc:	cbz	w0, 418274 <ferror@plt+0x142e4>
  418300:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418304:	add	x0, x0, #0xe10
  418308:	str	w19, [sp, #104]
  41830c:	bl	41a070 <ferror@plt+0x160e0>
  418310:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418314:	add	x0, x0, #0xe60
  418318:	bl	41a070 <ferror@plt+0x160e0>
  41831c:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418320:	add	x0, x0, #0xeb0
  418324:	bl	41a070 <ferror@plt+0x160e0>
  418328:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  41832c:	add	x0, x0, #0xf00
  418330:	bl	41a070 <ferror@plt+0x160e0>
  418334:	mov	w2, w28
  418338:	mov	w3, w26
  41833c:	mov	w4, w27
  418340:	sub	x6, x2, x3
  418344:	ldr	w1, [sp, #104]
  418348:	mov	w5, w22
  41834c:	cmp	x19, #0x1, lsl #12
  418350:	add	x6, x6, x4
  418354:	b.ne	418294 <ferror@plt+0x14304>  // b.any
  418358:	mov	w1, w19
  41835c:	mov	x0, x21
  418360:	add	x19, x19, #0x1
  418364:	bl	41a070 <ferror@plt+0x160e0>
  418368:	mov	x1, #0x1001                	// #4097
  41836c:	mov	w0, #0x0                   	// #0
  418370:	cmp	x19, x1
  418374:	b.ne	4182b8 <ferror@plt+0x14328>  // b.any
  418378:	cbnz	w0, 418514 <ferror@plt+0x14584>
  41837c:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418380:	add	x0, x0, #0xfc8
  418384:	bl	41a070 <ferror@plt+0x160e0>
  418388:	adrp	x22, 44f000 <ferror@plt+0x4b070>
  41838c:	adrp	x21, 44f000 <ferror@plt+0x4b070>
  418390:	add	x20, sp, #0x70
  418394:	add	x22, x22, #0xf80
  418398:	add	x21, x21, #0xf50
  41839c:	mov	x19, #0x0                   	// #0
  4183a0:	mov	w0, #0x1                   	// #1
  4183a4:	b	4183f0 <ferror@plt+0x14460>
  4183a8:	mov	w2, w2
  4183ac:	mov	w3, w27
  4183b0:	mov	w4, w28
  4183b4:	sub	x6, x2, x3
  4183b8:	mov	w5, w26
  4183bc:	cmp	x19, #0x1, lsl #12
  4183c0:	add	x6, x6, x4
  4183c4:	b.eq	418488 <ferror@plt+0x144f8>  // b.none
  4183c8:	sub	x6, x6, x5
  4183cc:	mov	x0, x21
  4183d0:	mul	x6, x6, x19
  4183d4:	bl	41a070 <ferror@plt+0x160e0>
  4183d8:	mov	w0, #0x0                   	// #0
  4183dc:	add	x19, x19, #0x1
  4183e0:	mov	x1, #0x1001                	// #4097
  4183e4:	add	x20, x20, #0x4
  4183e8:	cmp	x19, x1
  4183ec:	b.eq	4184b0 <ferror@plt+0x14520>  // b.none
  4183f0:	mov	x3, #0xc07c                	// #49276
  4183f4:	add	x3, sp, x3
  4183f8:	mov	x1, #0x4074                	// #16500
  4183fc:	mov	x4, #0x8078                	// #32888
  418400:	add	x1, sp, x1
  418404:	ldr	w27, [x20]
  418408:	ldr	w28, [x3, x19, lsl #2]
  41840c:	add	x3, sp, x4
  418410:	ldr	w2, [x1, x19, lsl #2]
  418414:	mov	w1, w19
  418418:	ldr	w26, [x3, x19, lsl #2]
  41841c:	orr	w7, w2, w28
  418420:	orr	w6, w27, w26
  418424:	orr	w6, w6, w7
  418428:	cbz	w6, 4183dc <ferror@plt+0x1444c>
  41842c:	cbz	w0, 4183a8 <ferror@plt+0x14418>
  418430:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418434:	add	x0, x0, #0xe10
  418438:	stp	w2, w19, [sp, #104]
  41843c:	bl	41a070 <ferror@plt+0x160e0>
  418440:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418444:	add	x0, x0, #0xe60
  418448:	bl	41a070 <ferror@plt+0x160e0>
  41844c:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418450:	add	x0, x0, #0xeb0
  418454:	bl	41a070 <ferror@plt+0x160e0>
  418458:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  41845c:	add	x0, x0, #0xf00
  418460:	bl	41a070 <ferror@plt+0x160e0>
  418464:	ldp	w2, w1, [sp, #104]
  418468:	mov	w3, w27
  41846c:	mov	w4, w28
  418470:	mov	w5, w26
  418474:	mov	w2, w2
  418478:	cmp	x19, #0x1, lsl #12
  41847c:	sub	x6, x2, x3
  418480:	add	x6, x6, x4
  418484:	b.ne	4183c8 <ferror@plt+0x14438>  // b.any
  418488:	mov	w1, w19
  41848c:	mov	x0, x22
  418490:	add	x19, x19, #0x1
  418494:	bl	41a070 <ferror@plt+0x160e0>
  418498:	mov	x1, #0x1001                	// #4097
  41849c:	add	x20, x20, #0x4
  4184a0:	cmp	x19, x1
  4184a4:	mov	w0, #0x0                   	// #0
  4184a8:	b.ne	4183f0 <ferror@plt+0x14460>  // b.any
  4184ac:	nop
  4184b0:	cbnz	w0, 418524 <ferror@plt+0x14594>
  4184b4:	ucvtf	d3, x23
  4184b8:	ucvtf	d1, x24
  4184bc:	ucvtf	d0, x25
  4184c0:	mov	x2, x25
  4184c4:	sub	x4, x23, x24
  4184c8:	mov	x3, x24
  4184cc:	mov	x1, x23
  4184d0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4184d4:	fdiv	d1, d1, d3
  4184d8:	fmov	d2, x0
  4184dc:	fdiv	d0, d0, d3
  4184e0:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  4184e4:	ldp	x29, x30, [sp]
  4184e8:	add	x0, x0, #0xff8
  4184ec:	ldp	x19, x20, [sp, #16]
  4184f0:	ldp	x21, x22, [sp, #32]
  4184f4:	ldp	x23, x24, [sp, #48]
  4184f8:	ldp	x25, x26, [sp, #64]
  4184fc:	ldp	x27, x28, [sp, #80]
  418500:	add	sp, sp, #0x90
  418504:	add	sp, sp, #0x20, lsl #12
  418508:	fmul	d1, d1, d2
  41850c:	fmul	d0, d0, d2
  418510:	b	41a070 <ferror@plt+0x160e0>
  418514:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418518:	add	x0, x0, #0xfb8
  41851c:	bl	41a070 <ferror@plt+0x160e0>
  418520:	b	41837c <ferror@plt+0x143ec>
  418524:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  418528:	add	x0, x0, #0xfb8
  41852c:	bl	41a070 <ferror@plt+0x160e0>
  418530:	b	4184b4 <ferror@plt+0x14524>
  418534:	mov	x0, x19
  418538:	ldp	x29, x30, [sp]
  41853c:	ldp	x19, x20, [sp, #16]
  418540:	add	sp, sp, #0x90
  418544:	add	sp, sp, #0x20, lsl #12
  418548:	b	43b990 <ferror@plt+0x37a00>
  41854c:	nop
  418550:	stp	x29, x30, [sp, #-48]!
  418554:	mov	x29, sp
  418558:	str	x21, [sp, #32]
  41855c:	mov	x21, x0
  418560:	mov	x0, #0x1                   	// #1
  418564:	stp	x19, x20, [sp, #16]
  418568:	mul	x21, x21, x1
  41856c:	add	x1, x21, #0x10
  418570:	bl	4038f0 <calloc@plt>
  418574:	mov	x20, x0
  418578:	cbz	x0, 418618 <ferror@plt+0x14688>
  41857c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  418580:	add	x19, x19, #0xcd8
  418584:	mov	x0, x19
  418588:	stp	xzr, x21, [x20]
  41858c:	bl	43b8c0 <ferror@plt+0x37930>
  418590:	ldr	x0, [x19, #8]
  418594:	cbz	x0, 4185f8 <ferror@plt+0x14668>
  418598:	cmp	x21, #0xfff
  41859c:	b.ls	4185e0 <ferror@plt+0x14650>  // b.plast
  4185a0:	add	x0, x0, #0x18, lsl #12
  4185a4:	ldr	w1, [x0, #20]
  4185a8:	add	w1, w1, #0x1
  4185ac:	str	w1, [x0, #20]
  4185b0:	ldp	x2, x1, [x19, #16]
  4185b4:	mov	x0, x19
  4185b8:	add	x2, x2, x21
  4185bc:	add	x21, x1, x21
  4185c0:	stp	x2, x21, [x19, #16]
  4185c4:	bl	43b990 <ferror@plt+0x37a00>
  4185c8:	add	x20, x20, #0x10
  4185cc:	mov	x0, x20
  4185d0:	ldp	x19, x20, [sp, #16]
  4185d4:	ldr	x21, [sp, #32]
  4185d8:	ldp	x29, x30, [sp], #48
  4185dc:	ret
  4185e0:	mov	x1, #0x5005                	// #20485
  4185e4:	add	x2, x21, x1
  4185e8:	ldr	w1, [x0, x2, lsl #2]
  4185ec:	add	w1, w1, #0x1
  4185f0:	str	w1, [x0, x2, lsl #2]
  4185f4:	b	4185b0 <ferror@plt+0x14620>
  4185f8:	mov	x1, #0x4                   	// #4
  4185fc:	mov	x0, #0x8008                	// #32776
  418600:	bl	4038f0 <calloc@plt>
  418604:	str	x0, [x19, #8]
  418608:	cbnz	x0, 418598 <ferror@plt+0x14608>
  41860c:	mov	x0, x19
  418610:	bl	43b990 <ferror@plt+0x37a00>
  418614:	b	4185c8 <ferror@plt+0x14638>
  418618:	mov	x1, x21
  41861c:	mov	w2, #0x0                   	// #0
  418620:	mov	w0, #0x5                   	// #5
  418624:	bl	417730 <ferror@plt+0x137a0>
  418628:	bl	4181f0 <ferror@plt+0x14260>
  41862c:	b	4185cc <ferror@plt+0x1463c>
  418630:	stp	x29, x30, [sp, #-48]!
  418634:	mov	x29, sp
  418638:	stp	x19, x20, [sp, #16]
  41863c:	str	x21, [sp, #32]
  418640:	mov	x21, x1
  418644:	cbz	x0, 4186e8 <ferror@plt+0x14758>
  418648:	ldur	x5, [x0, #-16]
  41864c:	cbnz	x5, 418740 <ferror@plt+0x147b0>
  418650:	sub	x0, x0, #0x10
  418654:	add	x1, x1, #0x10
  418658:	bl	403960 <realloc@plt>
  41865c:	mov	x19, x0
  418660:	cbz	x0, 4186f8 <ferror@plt+0x14768>
  418664:	ldr	x1, [x19, #8]
  418668:	mov	w2, #0x1                   	// #1
  41866c:	mov	w0, #0x2                   	// #2
  418670:	bl	417730 <ferror@plt+0x137a0>
  418674:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  418678:	add	x20, x20, #0xcd8
  41867c:	stp	xzr, x21, [x19]
  418680:	mov	x0, x20
  418684:	bl	43b8c0 <ferror@plt+0x37930>
  418688:	ldr	x0, [x20, #8]
  41868c:	cbz	x0, 418720 <ferror@plt+0x14790>
  418690:	cmp	x21, #0xfff
  418694:	b.hi	4186d4 <ferror@plt+0x14744>  // b.pmore
  418698:	mov	x1, #0x7007                	// #28679
  41869c:	add	x2, x21, x1
  4186a0:	ldr	w1, [x0, x2, lsl #2]
  4186a4:	add	w1, w1, #0x1
  4186a8:	str	w1, [x0, x2, lsl #2]
  4186ac:	ldr	x1, [x20, #16]
  4186b0:	mov	x0, x20
  4186b4:	add	x1, x1, x21
  4186b8:	str	x1, [x20, #16]
  4186bc:	bl	43b990 <ferror@plt+0x37a00>
  4186c0:	add	x0, x19, #0x10
  4186c4:	ldp	x19, x20, [sp, #16]
  4186c8:	ldr	x21, [sp, #32]
  4186cc:	ldp	x29, x30, [sp], #48
  4186d0:	ret
  4186d4:	add	x0, x0, #0x20, lsl #12
  4186d8:	ldr	w1, [x0, #28]
  4186dc:	add	w1, w1, #0x1
  4186e0:	str	w1, [x0, #28]
  4186e4:	b	4186ac <ferror@plt+0x1471c>
  4186e8:	add	x0, x1, #0x10
  4186ec:	bl	403790 <malloc@plt>
  4186f0:	mov	x19, x0
  4186f4:	cbnz	x0, 418674 <ferror@plt+0x146e4>
  4186f8:	mov	x1, x21
  4186fc:	mov	w2, #0x0                   	// #0
  418700:	mov	w0, #0x3                   	// #3
  418704:	bl	417730 <ferror@plt+0x137a0>
  418708:	bl	4181f0 <ferror@plt+0x14260>
  41870c:	mov	x0, #0x0                   	// #0
  418710:	ldp	x19, x20, [sp, #16]
  418714:	ldr	x21, [sp, #32]
  418718:	ldp	x29, x30, [sp], #48
  41871c:	ret
  418720:	mov	x1, #0x4                   	// #4
  418724:	mov	x0, #0x8008                	// #32776
  418728:	bl	4038f0 <calloc@plt>
  41872c:	str	x0, [x20, #8]
  418730:	cbnz	x0, 418690 <ferror@plt+0x14700>
  418734:	mov	x0, x20
  418738:	bl	43b990 <ferror@plt+0x37a00>
  41873c:	b	4186c0 <ferror@plt+0x14730>
  418740:	mov	x3, x0
  418744:	mov	x4, x1
  418748:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  41874c:	add	x2, x2, #0xc50
  418750:	mov	w1, #0x10                  	// #16
  418754:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  418758:	add	x20, x20, #0xcd8
  41875c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  418760:	add	x0, x0, #0xf78
  418764:	bl	4199b8 <ferror@plt+0x15a28>
  418768:	mov	x0, x20
  41876c:	bl	43b8c0 <ferror@plt+0x37930>
  418770:	ldr	x0, [x20, #8]
  418774:	cbz	x0, 4187b4 <ferror@plt+0x14824>
  418778:	cmp	x21, #0xfff
  41877c:	b.hi	4187a0 <ferror@plt+0x14810>  // b.pmore
  418780:	mov	x2, #0x3003                	// #12291
  418784:	add	x21, x21, x2
  418788:	ldr	w1, [x0, x21, lsl #2]
  41878c:	add	w1, w1, #0x1
  418790:	str	w1, [x0, x21, lsl #2]
  418794:	mov	x0, x20
  418798:	bl	43b990 <ferror@plt+0x37a00>
  41879c:	b	418708 <ferror@plt+0x14778>
  4187a0:	add	x0, x0, #0x10, lsl #12
  4187a4:	ldr	w1, [x0, #12]
  4187a8:	add	w1, w1, #0x1
  4187ac:	str	w1, [x0, #12]
  4187b0:	b	418794 <ferror@plt+0x14804>
  4187b4:	mov	x1, #0x4                   	// #4
  4187b8:	mov	x0, #0x8008                	// #32776
  4187bc:	bl	4038f0 <calloc@plt>
  4187c0:	str	x0, [x20, #8]
  4187c4:	cbnz	x0, 418778 <ferror@plt+0x147e8>
  4187c8:	b	418794 <ferror@plt+0x14804>
  4187cc:	nop
  4187d0:	stp	x29, x30, [sp, #-48]!
  4187d4:	mov	x29, sp
  4187d8:	stp	x19, x20, [sp, #16]
  4187dc:	str	x21, [sp, #32]
  4187e0:	mov	x21, x0
  4187e4:	add	x0, x0, #0x10
  4187e8:	bl	403790 <malloc@plt>
  4187ec:	mov	x19, x0
  4187f0:	cbz	x0, 41886c <ferror@plt+0x148dc>
  4187f4:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4187f8:	add	x20, x20, #0xcd8
  4187fc:	mov	x0, x20
  418800:	stp	xzr, x21, [x19]
  418804:	bl	43b8c0 <ferror@plt+0x37930>
  418808:	ldr	x0, [x20, #8]
  41880c:	cbz	x0, 418894 <ferror@plt+0x14904>
  418810:	cmp	x21, #0xfff
  418814:	b.ls	418854 <ferror@plt+0x148c4>  // b.plast
  418818:	add	x0, x0, #0x18, lsl #12
  41881c:	ldr	w1, [x0, #20]
  418820:	add	w1, w1, #0x1
  418824:	str	w1, [x0, #20]
  418828:	ldr	x1, [x20, #16]
  41882c:	mov	x0, x20
  418830:	add	x21, x1, x21
  418834:	str	x21, [x20, #16]
  418838:	bl	43b990 <ferror@plt+0x37a00>
  41883c:	add	x19, x19, #0x10
  418840:	mov	x0, x19
  418844:	ldp	x19, x20, [sp, #16]
  418848:	ldr	x21, [sp, #32]
  41884c:	ldp	x29, x30, [sp], #48
  418850:	ret
  418854:	mov	x1, #0x5005                	// #20485
  418858:	add	x2, x21, x1
  41885c:	ldr	w1, [x0, x2, lsl #2]
  418860:	add	w1, w1, #0x1
  418864:	str	w1, [x0, x2, lsl #2]
  418868:	b	418828 <ferror@plt+0x14898>
  41886c:	mov	x1, x21
  418870:	mov	w2, #0x0                   	// #0
  418874:	mov	w0, #0x1                   	// #1
  418878:	bl	417730 <ferror@plt+0x137a0>
  41887c:	bl	4181f0 <ferror@plt+0x14260>
  418880:	mov	x0, x19
  418884:	ldp	x19, x20, [sp, #16]
  418888:	ldr	x21, [sp, #32]
  41888c:	ldp	x29, x30, [sp], #48
  418890:	ret
  418894:	mov	x1, #0x4                   	// #4
  418898:	mov	x0, #0x8008                	// #32776
  41889c:	bl	4038f0 <calloc@plt>
  4188a0:	str	x0, [x20, #8]
  4188a4:	cbnz	x0, 418810 <ferror@plt+0x14880>
  4188a8:	mov	x0, x20
  4188ac:	bl	43b990 <ferror@plt+0x37a00>
  4188b0:	b	41883c <ferror@plt+0x148ac>
  4188b4:	nop
  4188b8:	stp	x29, x30, [sp, #-48]!
  4188bc:	and	w2, w1, #0xfffffffc
  4188c0:	cmp	w2, #0x20
  4188c4:	mov	x29, sp
  4188c8:	stp	x19, x20, [sp, #16]
  4188cc:	mov	w20, w1
  4188d0:	mov	x19, x0
  4188d4:	str	x21, [sp, #32]
  4188d8:	b.eq	418a84 <ferror@plt+0x14af4>  // b.none
  4188dc:	b.gt	418934 <ferror@plt+0x149a4>
  4188e0:	cmp	w2, #0x8
  4188e4:	b.eq	4189e0 <ferror@plt+0x14a50>  // b.none
  4188e8:	cmp	w2, #0x10
  4188ec:	b.ne	418978 <ferror@plt+0x149e8>  // b.any
  4188f0:	mov	x0, #0x4157                	// #16727
  4188f4:	movk	x0, #0x4e52, lsl #16
  4188f8:	movk	x0, #0x4e49, lsl #32
  4188fc:	movk	x0, #0x47, lsl #48
  418900:	str	x0, [x19]
  418904:	mov	w21, #0x2                   	// #2
  418908:	tbnz	w20, #0, 4189a0 <ferror@plt+0x14a10>
  41890c:	mov	x0, x19
  418910:	bl	4034d0 <strlen@plt>
  418914:	mov	w1, #0x2a20                	// #10784
  418918:	movk	w1, #0x2a, lsl #16
  41891c:	str	w1, [x19, x0]
  418920:	mov	w0, w21
  418924:	ldp	x19, x20, [sp, #16]
  418928:	ldr	x21, [sp, #32]
  41892c:	ldp	x29, x30, [sp], #48
  418930:	ret
  418934:	cmp	w2, #0x40
  418938:	b.eq	418aa0 <ferror@plt+0x14b10>  // b.none
  41893c:	cmp	w2, #0x80
  418940:	b.ne	418a00 <ferror@plt+0x14a70>  // b.any
  418944:	adrp	x0, 450000 <ferror@plt+0x4c070>
  418948:	add	x0, x0, #0x78
  41894c:	mov	w21, #0x1                   	// #1
  418950:	ldr	w1, [x0]
  418954:	ldrh	w0, [x0, #4]
  418958:	str	w1, [x19]
  41895c:	strh	w0, [x19, #4]
  418960:	tbnz	w20, #0, 4189a0 <ferror@plt+0x14a10>
  418964:	mov	w0, w21
  418968:	ldp	x19, x20, [sp, #16]
  41896c:	ldr	x21, [sp, #32]
  418970:	ldp	x29, x30, [sp], #48
  418974:	ret
  418978:	cmp	w2, #0x4
  41897c:	b.ne	4189fc <ferror@plt+0x14a6c>  // b.any
  418980:	adrp	x0, 450000 <ferror@plt+0x4c070>
  418984:	add	x0, x0, #0x58
  418988:	mov	w21, #0x2                   	// #2
  41898c:	ldr	w1, [x0]
  418990:	ldrh	w0, [x0, #4]
  418994:	str	w1, [x19]
  418998:	strh	w0, [x19, #4]
  41899c:	tbz	w20, #0, 41890c <ferror@plt+0x1497c>
  4189a0:	mov	x0, x19
  4189a4:	bl	4034d0 <strlen@plt>
  4189a8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4189ac:	add	x1, x1, #0x88
  4189b0:	add	x2, x19, x0
  4189b4:	ldr	x3, [x1]
  4189b8:	str	x3, [x19, x0]
  4189bc:	ldr	w0, [x1, #8]
  4189c0:	str	w0, [x2, #8]
  4189c4:	tst	w20, #0x1c
  4189c8:	b.ne	41890c <ferror@plt+0x1497c>  // b.any
  4189cc:	mov	w0, w21
  4189d0:	ldp	x19, x20, [sp, #16]
  4189d4:	ldr	x21, [sp, #32]
  4189d8:	ldp	x29, x30, [sp], #48
  4189dc:	ret
  4189e0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  4189e4:	add	x0, x0, #0x60
  4189e8:	ldr	x1, [x0]
  4189ec:	str	x1, [x19]
  4189f0:	ldrb	w0, [x0, #8]
  4189f4:	strb	w0, [x19, #8]
  4189f8:	b	418904 <ferror@plt+0x14974>
  4189fc:	cbz	w1, 418ac0 <ferror@plt+0x14b30>
  418a00:	adrp	x1, 450000 <ferror@plt+0x4c070>
  418a04:	add	x1, x1, #0x80
  418a08:	sxtw	x0, w2
  418a0c:	ldr	w3, [x1]
  418a10:	ldrb	w1, [x1, #4]
  418a14:	str	w3, [x19]
  418a18:	strb	w1, [x19, #4]
  418a1c:	cbz	w2, 418ad4 <ferror@plt+0x14b44>
  418a20:	mov	x1, x0
  418a24:	mov	w3, #0x7830                	// #30768
  418a28:	mov	w2, #0x0                   	// #0
  418a2c:	strh	w3, [x19, #4]
  418a30:	lsr	x1, x1, #4
  418a34:	add	w2, w2, #0x1
  418a38:	cbnz	x1, 418a30 <ferror@plt+0x14aa0>
  418a3c:	cmp	w2, #0x18
  418a40:	b.gt	418af4 <ferror@plt+0x14b64>
  418a44:	sxtw	x2, w2
  418a48:	add	x6, x19, #0x6
  418a4c:	add	x4, x19, x2
  418a50:	b	418a68 <ferror@plt+0x14ad8>
  418a54:	add	w3, w3, #0x30
  418a58:	strb	w3, [x4, #5]
  418a5c:	lsr	x0, x0, #4
  418a60:	sub	x4, x4, #0x1
  418a64:	cbz	x0, 418aec <ferror@plt+0x14b5c>
  418a68:	and	x1, x0, #0xf
  418a6c:	and	w3, w0, #0xf
  418a70:	add	w5, w3, #0x57
  418a74:	cmp	x1, #0x9
  418a78:	b.ls	418a54 <ferror@plt+0x14ac4>  // b.plast
  418a7c:	strb	w5, [x4, #5]
  418a80:	b	418a5c <ferror@plt+0x14acc>
  418a84:	mov	x0, #0x654d                	// #25933
  418a88:	mov	w21, #0x2                   	// #2
  418a8c:	movk	x0, #0x7373, lsl #16
  418a90:	movk	x0, #0x6761, lsl #32
  418a94:	movk	x0, #0x65, lsl #48
  418a98:	str	x0, [x19]
  418a9c:	b	418960 <ferror@plt+0x149d0>
  418aa0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  418aa4:	add	x0, x0, #0x70
  418aa8:	mov	w21, #0x1                   	// #1
  418aac:	ldr	w1, [x0]
  418ab0:	ldrb	w0, [x0, #4]
  418ab4:	str	w1, [x19]
  418ab8:	strb	w0, [x19, #4]
  418abc:	b	418960 <ferror@plt+0x149d0>
  418ac0:	mov	w0, #0x4f4c                	// #20300
  418ac4:	mov	w21, #0x1                   	// #1
  418ac8:	movk	w0, #0x47, lsl #16
  418acc:	str	w0, [x19]
  418ad0:	b	418964 <ferror@plt+0x149d4>
  418ad4:	mov	w0, #0x30                  	// #48
  418ad8:	strh	w0, [x19, #4]
  418adc:	and	w21, w20, #0x1
  418ae0:	tbnz	w20, #0, 4189a0 <ferror@plt+0x14a10>
  418ae4:	mov	w21, #0x1                   	// #1
  418ae8:	b	4189c4 <ferror@plt+0x14a34>
  418aec:	strb	wzr, [x6, x2]
  418af0:	b	418adc <ferror@plt+0x14b4c>
  418af4:	strb	wzr, [x19, #6]
  418af8:	b	418adc <ferror@plt+0x14b4c>
  418afc:	nop
  418b00:	stp	x29, x30, [sp, #-64]!
  418b04:	mov	x2, #0x0                   	// #0
  418b08:	mov	x29, sp
  418b0c:	stp	x19, x20, [sp, #16]
  418b10:	mov	x20, x1
  418b14:	mov	x19, x0
  418b18:	mov	x1, #0xffffffffffffffff    	// #-1
  418b1c:	bl	4374e0 <ferror@plt+0x33550>
  418b20:	cbz	w0, 418b64 <ferror@plt+0x14bd4>
  418b24:	adrp	x4, 450000 <ferror@plt+0x4c070>
  418b28:	adrp	x3, 450000 <ferror@plt+0x4c070>
  418b2c:	mov	x2, x20
  418b30:	add	x4, x4, #0xb8
  418b34:	add	x3, x3, #0xc0
  418b38:	add	x7, sp, #0x38
  418b3c:	mov	x0, x19
  418b40:	mov	x6, #0x0                   	// #0
  418b44:	mov	x5, #0x0                   	// #0
  418b48:	mov	x1, #0xffffffffffffffff    	// #-1
  418b4c:	str	xzr, [sp, #56]
  418b50:	bl	4437c8 <ferror@plt+0x3f838>
  418b54:	cbz	x0, 418c38 <ferror@plt+0x14ca8>
  418b58:	ldp	x19, x20, [sp, #16]
  418b5c:	ldp	x29, x30, [sp], #64
  418b60:	ret
  418b64:	adrp	x0, 450000 <ferror@plt+0x4c070>
  418b68:	add	x0, x0, #0x98
  418b6c:	str	x21, [sp, #32]
  418b70:	bl	42aef0 <ferror@plt+0x26f60>
  418b74:	ldrb	w2, [x19]
  418b78:	adrp	x21, 450000 <ferror@plt+0x4c070>
  418b7c:	mov	x20, x0
  418b80:	add	x21, x21, #0xb0
  418b84:	cbnz	w2, 418ba4 <ferror@plt+0x14c14>
  418b88:	b	418c0c <ferror@plt+0x14c7c>
  418b8c:	tbz	w2, #7, 418be0 <ferror@plt+0x14c50>
  418b90:	mov	x1, x21
  418b94:	mov	x0, x20
  418b98:	bl	42d3c8 <ferror@plt+0x29438>
  418b9c:	ldrb	w2, [x19, #1]!
  418ba0:	cbz	w2, 418c0c <ferror@plt+0x14c7c>
  418ba4:	cmp	w2, #0x1f
  418ba8:	sub	w1, w2, #0x9
  418bac:	ccmp	w2, #0xd, #0x4, ls  // ls = plast
  418bb0:	and	w1, w1, #0xff
  418bb4:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  418bb8:	b.hi	418b90 <ferror@plt+0x14c00>  // b.pmore
  418bbc:	sub	w1, w2, #0x7f
  418bc0:	and	w1, w1, #0xff
  418bc4:	cmp	w1, #0x20
  418bc8:	b.ls	418b90 <ferror@plt+0x14c00>  // b.plast
  418bcc:	cmp	w2, #0xd
  418bd0:	b.ne	418b8c <ferror@plt+0x14bfc>  // b.any
  418bd4:	ldrb	w0, [x19, #1]
  418bd8:	cmp	w0, #0xa
  418bdc:	b.ne	418b90 <ferror@plt+0x14c00>  // b.any
  418be0:	ldp	x0, x3, [x20, #8]
  418be4:	add	x1, x0, #0x1
  418be8:	cmp	x1, x3
  418bec:	b.cs	418c28 <ferror@plt+0x14c98>  // b.hs, b.nlast
  418bf0:	ldr	x3, [x20]
  418bf4:	str	x1, [x20, #8]
  418bf8:	strb	w2, [x3, x0]
  418bfc:	ldp	x1, x0, [x20]
  418c00:	strb	wzr, [x1, x0]
  418c04:	ldrb	w2, [x19, #1]!
  418c08:	cbnz	w2, 418ba4 <ferror@plt+0x14c14>
  418c0c:	mov	x0, x20
  418c10:	mov	w1, #0x0                   	// #0
  418c14:	bl	42a758 <ferror@plt+0x267c8>
  418c18:	ldp	x19, x20, [sp, #16]
  418c1c:	ldr	x21, [sp, #32]
  418c20:	ldp	x29, x30, [sp], #64
  418c24:	ret
  418c28:	mov	x0, x20
  418c2c:	mov	x1, #0xffffffffffffffff    	// #-1
  418c30:	bl	42c2c0 <ferror@plt+0x28330>
  418c34:	b	418b9c <ferror@plt+0x14c0c>
  418c38:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  418c3c:	ldr	w0, [x2, #3344]
  418c40:	cbz	w0, 418c58 <ferror@plt+0x14cc8>
  418c44:	ldr	x0, [sp, #56]
  418c48:	bl	4099f8 <ferror@plt+0x5a68>
  418c4c:	mov	x0, x19
  418c50:	bl	427a88 <ferror@plt+0x23af8>
  418c54:	b	418b58 <ferror@plt+0x14bc8>
  418c58:	ldr	x3, [sp, #56]
  418c5c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  418c60:	mov	w4, #0x1                   	// #1
  418c64:	str	w4, [x2, #3344]
  418c68:	ldr	x0, [x0, #2416]
  418c6c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  418c70:	ldr	x2, [x3, #8]
  418c74:	add	x1, x1, #0xc8
  418c78:	bl	403f40 <fprintf@plt>
  418c7c:	b	418c44 <ferror@plt+0x14cb4>
  418c80:	stp	x29, x30, [sp, #-160]!
  418c84:	mov	x29, sp
  418c88:	stp	x19, x20, [sp, #16]
  418c8c:	mov	x20, x2
  418c90:	stp	x21, x22, [sp, #32]
  418c94:	mov	x21, x0
  418c98:	add	x0, sp, #0x60
  418c9c:	str	x23, [sp, #48]
  418ca0:	bl	4188b8 <ferror@plt+0x14928>
  418ca4:	cmp	x20, #0x0
  418ca8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  418cac:	add	x1, x1, #0xf0
  418cb0:	mov	w19, w0
  418cb4:	csel	x20, x1, x20, eq  // eq = none
  418cb8:	bl	403760 <getpid@plt>
  418cbc:	sxtw	x1, w0
  418cc0:	mov	x3, #0xcccccccccccccccc    	// #-3689348814741910324
  418cc4:	mov	x0, x1
  418cc8:	movk	x3, #0xcccd
  418ccc:	mov	w2, #0x0                   	// #0
  418cd0:	cbz	x1, 418f50 <ferror@plt+0x14fc0>
  418cd4:	nop
  418cd8:	umulh	x4, x0, x3
  418cdc:	cmp	x0, #0x9
  418ce0:	add	w2, w2, #0x1
  418ce4:	lsr	x0, x4, #3
  418ce8:	b.hi	418cd8 <ferror@plt+0x14d48>  // b.pmore
  418cec:	cmp	w2, #0x18
  418cf0:	b.gt	418e80 <ferror@plt+0x14ef0>
  418cf4:	sxtw	x3, w2
  418cf8:	add	x22, sp, #0x40
  418cfc:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  418d00:	add	x4, x22, x3
  418d04:	movk	x5, #0xcccd
  418d08:	umulh	x2, x1, x5
  418d0c:	cmp	x1, #0x9
  418d10:	lsr	x2, x2, #3
  418d14:	add	x0, x2, x2, lsl #2
  418d18:	sub	x0, x1, x0, lsl #1
  418d1c:	mov	x1, x2
  418d20:	add	w0, w0, #0x30
  418d24:	strb	w0, [x4, #-1]!
  418d28:	b.hi	418d08 <ferror@plt+0x14d78>  // b.pmore
  418d2c:	strb	wzr, [x22, x3]
  418d30:	cbz	x21, 418e8c <ferror@plt+0x14efc>
  418d34:	adrp	x23, 44b000 <ferror@plt+0x47070>
  418d38:	add	x23, x23, #0xb20
  418d3c:	mov	x1, x23
  418d40:	mov	w0, w19
  418d44:	mov	x2, #0x1                   	// #1
  418d48:	bl	403a20 <write@plt>
  418d4c:	cmn	w0, #0x1
  418d50:	b.eq	418f60 <ferror@plt+0x14fd0>  // b.none
  418d54:	adrp	x23, 450000 <ferror@plt+0x4c070>
  418d58:	add	x23, x23, #0x108
  418d5c:	mov	x1, x23
  418d60:	mov	w0, w19
  418d64:	mov	x2, #0x9                   	// #9
  418d68:	bl	403a20 <write@plt>
  418d6c:	cmn	w0, #0x1
  418d70:	b.eq	418f3c <ferror@plt+0x14fac>  // b.none
  418d74:	mov	x0, x22
  418d78:	bl	4034d0 <strlen@plt>
  418d7c:	mov	x1, x22
  418d80:	mov	x2, x0
  418d84:	mov	w0, w19
  418d88:	bl	403a20 <write@plt>
  418d8c:	cmn	w0, #0x1
  418d90:	b.eq	418f28 <ferror@plt+0x14f98>  // b.none
  418d94:	adrp	x22, 450000 <ferror@plt+0x4c070>
  418d98:	add	x22, x22, #0x118
  418d9c:	mov	x1, x22
  418da0:	mov	w0, w19
  418da4:	mov	x2, #0x3                   	// #3
  418da8:	bl	403a20 <write@plt>
  418dac:	cmn	w0, #0x1
  418db0:	b.eq	418e6c <ferror@plt+0x14edc>  // b.none
  418db4:	cbz	x21, 418df8 <ferror@plt+0x14e68>
  418db8:	mov	x0, x21
  418dbc:	bl	4034d0 <strlen@plt>
  418dc0:	mov	x1, x21
  418dc4:	mov	x2, x0
  418dc8:	mov	w0, w19
  418dcc:	bl	403a20 <write@plt>
  418dd0:	cmn	w0, #0x1
  418dd4:	b.eq	418f88 <ferror@plt+0x14ff8>  // b.none
  418dd8:	adrp	x21, 450000 <ferror@plt+0x4c070>
  418ddc:	add	x21, x21, #0x120
  418de0:	mov	x1, x21
  418de4:	mov	w0, w19
  418de8:	mov	x2, #0x1                   	// #1
  418dec:	bl	403a20 <write@plt>
  418df0:	cmn	w0, #0x1
  418df4:	b.eq	418f74 <ferror@plt+0x14fe4>  // b.none
  418df8:	add	x0, sp, #0x60
  418dfc:	bl	4034d0 <strlen@plt>
  418e00:	add	x1, sp, #0x60
  418e04:	mov	x2, x0
  418e08:	mov	w0, w19
  418e0c:	bl	403a20 <write@plt>
  418e10:	cmn	w0, #0x1
  418e14:	b.eq	418f14 <ferror@plt+0x14f84>  // b.none
  418e18:	adrp	x21, 452000 <ferror@plt+0x4e070>
  418e1c:	add	x21, x21, #0xdd8
  418e20:	mov	x1, x21
  418e24:	mov	w0, w19
  418e28:	mov	x2, #0x2                   	// #2
  418e2c:	bl	403a20 <write@plt>
  418e30:	cmn	w0, #0x1
  418e34:	b.eq	418ec0 <ferror@plt+0x14f30>  // b.none
  418e38:	mov	x0, x20
  418e3c:	bl	4034d0 <strlen@plt>
  418e40:	mov	x1, x20
  418e44:	mov	x2, x0
  418e48:	mov	w0, w19
  418e4c:	bl	403a20 <write@plt>
  418e50:	cmn	w0, #0x1
  418e54:	b.eq	418ef0 <ferror@plt+0x14f60>  // b.none
  418e58:	ldp	x19, x20, [sp, #16]
  418e5c:	ldp	x21, x22, [sp, #32]
  418e60:	ldr	x23, [sp, #48]
  418e64:	ldp	x29, x30, [sp], #160
  418e68:	ret
  418e6c:	bl	403e80 <__errno_location@plt>
  418e70:	ldr	w0, [x0]
  418e74:	cmp	w0, #0x4
  418e78:	b.ne	418db4 <ferror@plt+0x14e24>  // b.any
  418e7c:	b	418d9c <ferror@plt+0x14e0c>
  418e80:	strb	wzr, [sp, #64]
  418e84:	add	x22, sp, #0x40
  418e88:	cbnz	x21, 418d34 <ferror@plt+0x14da4>
  418e8c:	adrp	x23, 450000 <ferror@plt+0x4c070>
  418e90:	add	x23, x23, #0x100
  418e94:	mov	x1, x23
  418e98:	mov	w0, w19
  418e9c:	mov	x2, #0x4                   	// #4
  418ea0:	bl	403a20 <write@plt>
  418ea4:	cmn	w0, #0x1
  418ea8:	b.ne	418d54 <ferror@plt+0x14dc4>  // b.any
  418eac:	bl	403e80 <__errno_location@plt>
  418eb0:	ldr	w0, [x0]
  418eb4:	cmp	w0, #0x4
  418eb8:	b.ne	418d54 <ferror@plt+0x14dc4>  // b.any
  418ebc:	b	418e94 <ferror@plt+0x14f04>
  418ec0:	bl	403e80 <__errno_location@plt>
  418ec4:	ldr	w0, [x0]
  418ec8:	cmp	w0, #0x4
  418ecc:	b.eq	418e20 <ferror@plt+0x14e90>  // b.none
  418ed0:	mov	x0, x20
  418ed4:	bl	4034d0 <strlen@plt>
  418ed8:	mov	x1, x20
  418edc:	mov	x2, x0
  418ee0:	mov	w0, w19
  418ee4:	bl	403a20 <write@plt>
  418ee8:	cmn	w0, #0x1
  418eec:	b.ne	418e58 <ferror@plt+0x14ec8>  // b.any
  418ef0:	bl	403e80 <__errno_location@plt>
  418ef4:	ldr	w0, [x0]
  418ef8:	cmp	w0, #0x4
  418efc:	b.eq	418e38 <ferror@plt+0x14ea8>  // b.none
  418f00:	ldp	x19, x20, [sp, #16]
  418f04:	ldp	x21, x22, [sp, #32]
  418f08:	ldr	x23, [sp, #48]
  418f0c:	ldp	x29, x30, [sp], #160
  418f10:	ret
  418f14:	bl	403e80 <__errno_location@plt>
  418f18:	ldr	w0, [x0]
  418f1c:	cmp	w0, #0x4
  418f20:	b.ne	418e18 <ferror@plt+0x14e88>  // b.any
  418f24:	b	418df8 <ferror@plt+0x14e68>
  418f28:	bl	403e80 <__errno_location@plt>
  418f2c:	ldr	w0, [x0]
  418f30:	cmp	w0, #0x4
  418f34:	b.ne	418d94 <ferror@plt+0x14e04>  // b.any
  418f38:	b	418d74 <ferror@plt+0x14de4>
  418f3c:	bl	403e80 <__errno_location@plt>
  418f40:	ldr	w0, [x0]
  418f44:	cmp	w0, #0x4
  418f48:	b.ne	418d74 <ferror@plt+0x14de4>  // b.any
  418f4c:	b	418d5c <ferror@plt+0x14dcc>
  418f50:	mov	w0, #0x30                  	// #48
  418f54:	add	x22, sp, #0x40
  418f58:	strh	w0, [sp, #64]
  418f5c:	b	418d30 <ferror@plt+0x14da0>
  418f60:	bl	403e80 <__errno_location@plt>
  418f64:	ldr	w0, [x0]
  418f68:	cmp	w0, #0x4
  418f6c:	b.ne	418d54 <ferror@plt+0x14dc4>  // b.any
  418f70:	b	418d3c <ferror@plt+0x14dac>
  418f74:	bl	403e80 <__errno_location@plt>
  418f78:	ldr	w0, [x0]
  418f7c:	cmp	w0, #0x4
  418f80:	b.ne	418df8 <ferror@plt+0x14e68>  // b.any
  418f84:	b	418de0 <ferror@plt+0x14e50>
  418f88:	bl	403e80 <__errno_location@plt>
  418f8c:	ldr	w0, [x0]
  418f90:	cmp	w0, #0x4
  418f94:	b.ne	418dd8 <ferror@plt+0x14e48>  // b.any
  418f98:	b	418db8 <ferror@plt+0x14e28>
  418f9c:	nop
  418fa0:	stp	x29, x30, [sp, #-192]!
  418fa4:	mov	x29, sp
  418fa8:	stp	x19, x20, [sp, #16]
  418fac:	mov	w19, w1
  418fb0:	and	w1, w1, #0x3c
  418fb4:	stp	x21, x22, [sp, #32]
  418fb8:	mov	x20, x0
  418fbc:	mov	x22, x2
  418fc0:	mov	x21, x3
  418fc4:	orr	w1, w1, w19, asr #8
  418fc8:	cbz	w1, 4191fc <ferror@plt+0x1526c>
  418fcc:	tbnz	w19, #0, 419248 <ferror@plt+0x152b8>
  418fd0:	mov	w1, w19
  418fd4:	add	x0, sp, #0x80
  418fd8:	stp	x23, x24, [sp, #48]
  418fdc:	adrp	x24, 44b000 <ferror@plt+0x47070>
  418fe0:	add	x24, x24, #0xb20
  418fe4:	stp	x25, x26, [sp, #64]
  418fe8:	bl	4188b8 <ferror@plt+0x14928>
  418fec:	mov	w25, w0
  418ff0:	mov	x0, #0x0                   	// #0
  418ff4:	str	w25, [sp, #108]
  418ff8:	bl	42aef0 <ferror@plt+0x26f60>
  418ffc:	mov	x21, x0
  419000:	tst	w19, #0x1c
  419004:	b.ne	41926c <ferror@plt+0x152dc>  // b.any
  419008:	and	w19, w19, #0xfffffffc
  41900c:	cbz	x20, 4192a8 <ferror@plt+0x15318>
  419010:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  419014:	ldr	w0, [x0, #2400]
  419018:	bics	wzr, w19, w0
  41901c:	b.eq	4192c8 <ferror@plt+0x15338>  // b.none
  419020:	mov	x1, x20
  419024:	mov	x0, x21
  419028:	bl	42b150 <ferror@plt+0x271c0>
  41902c:	ldp	x0, x2, [x21, #8]
  419030:	add	x1, x0, #0x1
  419034:	cmp	x1, x2
  419038:	b.cs	419294 <ferror@plt+0x15304>  // b.hs, b.nlast
  41903c:	ldr	x2, [x21]
  419040:	str	x1, [x21, #8]
  419044:	mov	w1, #0x2d                  	// #45
  419048:	strb	w1, [x2, x0]
  41904c:	ldp	x1, x0, [x21]
  419050:	strb	wzr, [x1, x0]
  419054:	add	x1, sp, #0x80
  419058:	mov	x0, x21
  41905c:	bl	42b150 <ferror@plt+0x271c0>
  419060:	adrp	x1, 452000 <ferror@plt+0x4e070>
  419064:	mov	x0, x21
  419068:	add	x1, x1, #0xdd8
  41906c:	bl	42b150 <ferror@plt+0x271c0>
  419070:	cbz	x22, 419314 <ferror@plt+0x15384>
  419074:	mov	x0, x22
  419078:	stp	x27, x28, [sp, #80]
  41907c:	bl	42aef0 <ferror@plt+0x26f60>
  419080:	ldp	x19, x25, [x0]
  419084:	mov	x20, x0
  419088:	add	x0, x19, x25
  41908c:	mov	x28, x19
  419090:	cmp	x19, x0
  419094:	b.cs	419178 <ferror@plt+0x151e8>  // b.hs, b.nlast
  419098:	adrp	x26, 450000 <ferror@plt+0x4c070>
  41909c:	adrp	x27, 450000 <ferror@plt+0x4c070>
  4190a0:	add	x26, x26, #0x170
  4190a4:	add	x27, x27, #0xb0
  4190a8:	b	4190e0 <ferror@plt+0x15150>
  4190ac:	cmp	w5, #0x1
  4190b0:	ccmp	w2, #0x1f, #0x2, hi  // hi = pmore
  4190b4:	b.ls	419124 <ferror@plt+0x15194>  // b.plast
  4190b8:	cmp	w4, #0x20
  4190bc:	b.ls	419124 <ferror@plt+0x15194>  // b.plast
  4190c0:	adrp	x1, 46a000 <ferror@plt+0x66070>
  4190c4:	ldrb	w0, [x19]
  4190c8:	ldr	x1, [x1, #952]
  4190cc:	ldrb	w0, [x1, x0]
  4190d0:	add	x19, x19, x0
  4190d4:	add	x0, x28, x25
  4190d8:	cmp	x19, x0
  4190dc:	b.cs	419178 <ferror@plt+0x151e8>  // b.hs, b.nlast
  4190e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4190e4:	sub	x22, x19, x28
  4190e8:	mov	x0, x19
  4190ec:	bl	435c00 <ferror@plt+0x31c70>
  4190f0:	mov	w2, w0
  4190f4:	and	x23, x22, #0xffffffff
  4190f8:	mov	x0, x26
  4190fc:	mov	w1, w2
  419100:	sub	w5, w2, #0x9
  419104:	cmn	w2, #0x3
  419108:	b.hi	419328 <ferror@plt+0x15398>  // b.pmore
  41910c:	sub	w4, w2, #0x7f
  419110:	cmp	w2, #0xd
  419114:	b.ne	4190ac <ferror@plt+0x1511c>  // b.any
  419118:	ldrb	w2, [x19, #1]
  41911c:	cmp	w2, #0xa
  419120:	b.eq	4190c0 <ferror@plt+0x15130>  // b.none
  419124:	bl	427c48 <ferror@plt+0x23cb8>
  419128:	adrp	x3, 46a000 <ferror@plt+0x66070>
  41912c:	ldrb	w2, [x19]
  419130:	mov	x1, x23
  419134:	mov	x19, x0
  419138:	ldr	x3, [x3, #952]
  41913c:	mov	x0, x20
  419140:	ldrb	w2, [x3, x2]
  419144:	bl	42cbf8 <ferror@plt+0x28c68>
  419148:	mov	x2, x19
  41914c:	mov	x1, x23
  419150:	mov	x0, x20
  419154:	bl	42c020 <ferror@plt+0x28090>
  419158:	mov	x0, x19
  41915c:	add	w19, w22, #0x6
  419160:	bl	417d40 <ferror@plt+0x13db0>
  419164:	ldp	x28, x25, [x20]
  419168:	add	x19, x28, x19
  41916c:	add	x0, x28, x25
  419170:	cmp	x19, x0
  419174:	b.cc	4190e0 <ferror@plt+0x15150>  // b.lo, b.ul, b.last
  419178:	add	x0, sp, #0x78
  41917c:	bl	442750 <ferror@plt+0x3e7c0>
  419180:	cbz	w0, 41938c <ferror@plt+0x153fc>
  419184:	ldr	x1, [x20]
  419188:	mov	x0, x21
  41918c:	bl	42b150 <ferror@plt+0x271c0>
  419190:	mov	x0, x20
  419194:	mov	w1, #0x1                   	// #1
  419198:	bl	42a758 <ferror@plt+0x267c8>
  41919c:	ldp	x27, x28, [sp, #80]
  4191a0:	mov	x1, x24
  4191a4:	mov	x0, x21
  4191a8:	bl	42b150 <ferror@plt+0x271c0>
  4191ac:	mov	x0, x21
  4191b0:	mov	w1, #0x0                   	// #0
  4191b4:	bl	42a758 <ferror@plt+0x267c8>
  4191b8:	mov	x19, x0
  4191bc:	mov	x0, x19
  4191c0:	bl	4034d0 <strlen@plt>
  4191c4:	mov	x2, x0
  4191c8:	ldr	w0, [sp, #108]
  4191cc:	mov	x1, x19
  4191d0:	bl	403a20 <write@plt>
  4191d4:	cmn	w0, #0x1
  4191d8:	b.eq	419378 <ferror@plt+0x153e8>  // b.none
  4191dc:	mov	x0, x19
  4191e0:	bl	417d40 <ferror@plt+0x13db0>
  4191e4:	ldp	x19, x20, [sp, #16]
  4191e8:	ldp	x21, x22, [sp, #32]
  4191ec:	ldp	x23, x24, [sp, #48]
  4191f0:	ldp	x25, x26, [sp, #64]
  4191f4:	ldp	x29, x30, [sp], #192
  4191f8:	ret
  4191fc:	adrp	x0, 450000 <ferror@plt+0x4c070>
  419200:	add	x0, x0, #0x128
  419204:	stp	x23, x24, [sp, #48]
  419208:	bl	4094c8 <ferror@plt+0x5538>
  41920c:	tst	w19, #0xc0
  419210:	mov	x23, x0
  419214:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  419218:	b.eq	419280 <ferror@plt+0x152f0>  // b.none
  41921c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  419220:	add	x1, x1, #0x140
  419224:	bl	403ad0 <strcmp@plt>
  419228:	cbz	w0, 419240 <ferror@plt+0x152b0>
  41922c:	cbz	x20, 419280 <ferror@plt+0x152f0>
  419230:	mov	x0, x23
  419234:	mov	x1, x20
  419238:	bl	403dd0 <strstr@plt>
  41923c:	cbz	x0, 419280 <ferror@plt+0x152f0>
  419240:	ldp	x23, x24, [sp, #48]
  419244:	tbz	w19, #0, 418fd0 <ferror@plt+0x15040>
  419248:	mov	x3, x21
  41924c:	mov	x2, x22
  419250:	mov	w1, w19
  419254:	mov	x0, x20
  419258:	bl	418c80 <ferror@plt+0x14cf0>
  41925c:	ldp	x19, x20, [sp, #16]
  419260:	ldp	x21, x22, [sp, #32]
  419264:	ldp	x29, x30, [sp], #192
  419268:	ret
  41926c:	mov	x1, x24
  419270:	and	w19, w19, #0xfffffffc
  419274:	bl	42b150 <ferror@plt+0x271c0>
  419278:	cbnz	x20, 419010 <ferror@plt+0x15080>
  41927c:	b	4192a8 <ferror@plt+0x15318>
  419280:	ldp	x19, x20, [sp, #16]
  419284:	ldp	x21, x22, [sp, #32]
  419288:	ldp	x23, x24, [sp, #48]
  41928c:	ldp	x29, x30, [sp], #192
  419290:	ret
  419294:	mov	x0, x21
  419298:	mov	w2, #0x2d                  	// #45
  41929c:	mov	x1, #0xffffffffffffffff    	// #-1
  4192a0:	bl	42c2c0 <ferror@plt+0x28330>
  4192a4:	b	419054 <ferror@plt+0x150c4>
  4192a8:	mov	x0, x21
  4192ac:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4192b0:	add	x1, x1, #0x148
  4192b4:	bl	42b150 <ferror@plt+0x271c0>
  4192b8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4192bc:	ldr	w0, [x0, #2400]
  4192c0:	bics	wzr, w19, w0
  4192c4:	b.ne	419054 <ferror@plt+0x150c4>  // b.any
  4192c8:	bl	439920 <ferror@plt+0x35990>
  4192cc:	mov	x19, x0
  4192d0:	cbz	x0, 4193b4 <ferror@plt+0x15424>
  4192d4:	bl	403760 <getpid@plt>
  4192d8:	sxtw	x3, w0
  4192dc:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4192e0:	mov	x2, x19
  4192e4:	add	x1, x1, #0x160
  4192e8:	mov	x0, x21
  4192ec:	bl	42d3c8 <ferror@plt+0x29438>
  4192f0:	cbnz	x20, 419020 <ferror@plt+0x15090>
  4192f4:	add	x1, sp, #0x80
  4192f8:	mov	x0, x21
  4192fc:	bl	42b150 <ferror@plt+0x271c0>
  419300:	adrp	x1, 452000 <ferror@plt+0x4e070>
  419304:	mov	x0, x21
  419308:	add	x1, x1, #0xdd8
  41930c:	bl	42b150 <ferror@plt+0x271c0>
  419310:	cbnz	x22, 419074 <ferror@plt+0x150e4>
  419314:	mov	x0, x21
  419318:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41931c:	add	x1, x1, #0xf0
  419320:	bl	42b150 <ferror@plt+0x271c0>
  419324:	b	4191a0 <ferror@plt+0x15210>
  419328:	ldrb	w1, [x19]
  41932c:	mov	x0, x27
  419330:	mov	x19, x22
  419334:	add	w19, w19, #0x4
  419338:	bl	427c48 <ferror@plt+0x23cb8>
  41933c:	mov	x22, x0
  419340:	mov	x1, x23
  419344:	mov	x2, #0x1                   	// #1
  419348:	mov	x0, x20
  41934c:	bl	42cbf8 <ferror@plt+0x28c68>
  419350:	mov	x2, x22
  419354:	mov	x1, x23
  419358:	mov	x0, x20
  41935c:	bl	42c020 <ferror@plt+0x28090>
  419360:	ldr	x1, [x20]
  419364:	mov	x0, x22
  419368:	add	x19, x1, x19
  41936c:	bl	417d40 <ferror@plt+0x13db0>
  419370:	ldp	x28, x25, [x20]
  419374:	b	4190d4 <ferror@plt+0x15144>
  419378:	bl	403e80 <__errno_location@plt>
  41937c:	ldr	w0, [x0]
  419380:	cmp	w0, #0x4
  419384:	b.ne	4191dc <ferror@plt+0x1524c>  // b.any
  419388:	b	4191bc <ferror@plt+0x1522c>
  41938c:	ldr	x0, [x20]
  419390:	ldr	x1, [sp, #120]
  419394:	bl	418b00 <ferror@plt+0x14b70>
  419398:	mov	x19, x0
  41939c:	mov	x1, x19
  4193a0:	mov	x0, x21
  4193a4:	bl	42b150 <ferror@plt+0x271c0>
  4193a8:	mov	x0, x19
  4193ac:	bl	417d40 <ferror@plt+0x13db0>
  4193b0:	b	419190 <ferror@plt+0x15200>
  4193b4:	bl	403760 <getpid@plt>
  4193b8:	sxtw	x2, w0
  4193bc:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4193c0:	mov	x0, x21
  4193c4:	add	x1, x1, #0x150
  4193c8:	bl	42d3c8 <ferror@plt+0x29438>
  4193cc:	cbz	x20, 4192f4 <ferror@plt+0x15364>
  4193d0:	b	419020 <ferror@plt+0x15090>
  4193d4:	nop
  4193d8:	stp	x29, x30, [sp, #-16]!
  4193dc:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4193e0:	mov	x29, sp
  4193e4:	ldr	w0, [x0, #3348]
  4193e8:	cbz	w0, 4193f4 <ferror@plt+0x15464>
  4193ec:	mov	w0, #0x1                   	// #1
  4193f0:	bl	4034a0 <_exit@plt>
  4193f4:	bl	403a40 <abort@plt>
  4193f8:	stp	x29, x30, [sp, #-32]!
  4193fc:	mov	w1, #0xfd                  	// #253
  419400:	mov	x29, sp
  419404:	stp	x19, x20, [sp, #16]
  419408:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41940c:	add	x19, x19, #0xd10
  419410:	add	x19, x19, #0x8
  419414:	mov	w20, w0
  419418:	and	w20, w20, w1
  41941c:	mov	x0, x19
  419420:	bl	43b8c0 <ferror@plt+0x37930>
  419424:	orr	w20, w20, #0x4
  419428:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  41942c:	mov	x0, x19
  419430:	ldr	w19, [x1, #2404]
  419434:	str	w20, [x1, #2404]
  419438:	bl	43b990 <ferror@plt+0x37a00>
  41943c:	mov	w0, w19
  419440:	ldp	x19, x20, [sp, #16]
  419444:	ldp	x29, x30, [sp], #32
  419448:	ret
  41944c:	nop
  419450:	stp	x29, x30, [sp, #-64]!
  419454:	cmp	x0, #0x0
  419458:	mov	x29, sp
  41945c:	stp	x23, x24, [sp, #48]
  419460:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  419464:	add	x23, x23, #0xd10
  419468:	stp	x21, x22, [sp, #32]
  41946c:	mov	x21, x0
  419470:	adrp	x0, 44b000 <ferror@plt+0x47070>
  419474:	add	x0, x0, #0xc80
  419478:	and	w22, w1, #0xfffffffd
  41947c:	csel	x21, x0, x21, eq  // eq = none
  419480:	add	x0, x23, #0x8
  419484:	stp	x19, x20, [sp, #16]
  419488:	bl	43b8c0 <ferror@plt+0x37930>
  41948c:	orr	w22, w22, #0x4
  419490:	ldr	x19, [x23, #16]
  419494:	cbz	x19, 419530 <ferror@plt+0x155a0>
  419498:	mov	x20, x19
  41949c:	b	4194a8 <ferror@plt+0x15518>
  4194a0:	ldr	x20, [x20, #24]
  4194a4:	cbz	x20, 419530 <ferror@plt+0x155a0>
  4194a8:	ldr	x24, [x20]
  4194ac:	mov	x1, x21
  4194b0:	mov	x0, x24
  4194b4:	bl	403ad0 <strcmp@plt>
  4194b8:	cbnz	w0, 4194a0 <ferror@plt+0x15510>
  4194bc:	ldr	w21, [x20, #8]
  4194c0:	str	w22, [x20, #8]
  4194c4:	cmp	w22, #0x5
  4194c8:	b.eq	4194ec <ferror@plt+0x1555c>  // b.none
  4194cc:	add	x0, x23, #0x8
  4194d0:	bl	43b990 <ferror@plt+0x37a00>
  4194d4:	mov	w0, w21
  4194d8:	ldp	x19, x20, [sp, #16]
  4194dc:	ldp	x21, x22, [sp, #32]
  4194e0:	ldp	x23, x24, [sp, #48]
  4194e4:	ldp	x29, x30, [sp], #64
  4194e8:	ret
  4194ec:	ldr	x0, [x20, #16]
  4194f0:	cbnz	x0, 4194cc <ferror@plt+0x1553c>
  4194f4:	cmp	x20, x19
  4194f8:	b.eq	41956c <ferror@plt+0x155dc>  // b.none
  4194fc:	nop
  419500:	mov	x0, x19
  419504:	ldr	x19, [x19, #24]
  419508:	cmp	x20, x19
  41950c:	cbz	x19, 4194cc <ferror@plt+0x1553c>
  419510:	b.ne	419500 <ferror@plt+0x15570>  // b.any
  419514:	ldr	x1, [x20, #24]
  419518:	str	x1, [x0, #24]
  41951c:	mov	x0, x24
  419520:	bl	417d40 <ferror@plt+0x13db0>
  419524:	mov	x0, x20
  419528:	bl	417d40 <ferror@plt+0x13db0>
  41952c:	b	4194cc <ferror@plt+0x1553c>
  419530:	mov	x0, #0x20                  	// #32
  419534:	bl	417c00 <ferror@plt+0x13c70>
  419538:	mov	x19, x0
  41953c:	mov	x0, x21
  419540:	bl	427a88 <ferror@plt+0x23af8>
  419544:	mov	x20, x19
  419548:	ldr	x2, [x23, #16]
  41954c:	mov	w1, #0x5                   	// #5
  419550:	mov	x24, x0
  419554:	mov	w21, w1
  419558:	str	x0, [x19]
  41955c:	str	w1, [x19, #8]
  419560:	stp	xzr, x2, [x19, #16]
  419564:	str	x19, [x23, #16]
  419568:	b	4194c0 <ferror@plt+0x15530>
  41956c:	ldr	x0, [x20, #24]
  419570:	str	x0, [x23, #16]
  419574:	b	41951c <ferror@plt+0x1558c>
  419578:	stp	x29, x30, [sp, #-48]!
  41957c:	mov	x29, sp
  419580:	stp	x19, x20, [sp, #16]
  419584:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  419588:	add	x19, x19, #0xd10
  41958c:	stp	x21, x22, [sp, #32]
  419590:	add	x22, x19, #0x8
  419594:	mov	x21, x1
  419598:	mov	x20, x0
  41959c:	mov	x0, x22
  4195a0:	bl	43b8c0 <ferror@plt+0x37930>
  4195a4:	str	x21, [x19, #24]
  4195a8:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4195ac:	mov	x0, x22
  4195b0:	ldr	x19, [x1, #1944]
  4195b4:	str	x20, [x1, #1944]
  4195b8:	bl	43b990 <ferror@plt+0x37a00>
  4195bc:	mov	x0, x19
  4195c0:	ldp	x19, x20, [sp, #16]
  4195c4:	ldp	x21, x22, [sp, #32]
  4195c8:	ldp	x29, x30, [sp], #48
  4195cc:	ret
  4195d0:	stp	x29, x30, [sp, #-48]!
  4195d4:	mov	x29, sp
  4195d8:	stp	x19, x20, [sp, #16]
  4195dc:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4195e0:	add	x19, x19, #0xd10
  4195e4:	stp	x21, x22, [sp, #32]
  4195e8:	add	x22, x19, #0x8
  4195ec:	mov	x20, x1
  4195f0:	mov	x21, x0
  4195f4:	mov	x0, x22
  4195f8:	bl	43b8c0 <ferror@plt+0x37930>
  4195fc:	stp	x21, x20, [x19, #32]
  419600:	mov	x0, x22
  419604:	ldp	x19, x20, [sp, #16]
  419608:	ldp	x21, x22, [sp, #32]
  41960c:	ldp	x29, x30, [sp], #48
  419610:	b	43b990 <ferror@plt+0x37a00>
  419614:	nop
  419618:	stp	x29, x30, [sp, #-240]!
  41961c:	mov	x29, sp
  419620:	stp	x25, x26, [sp, #64]
  419624:	ands	w25, w1, #0xfffffffc
  419628:	b.ne	419638 <ferror@plt+0x156a8>  // b.any
  41962c:	ldp	x25, x26, [sp, #64]
  419630:	ldp	x29, x30, [sp], #240
  419634:	ret
  419638:	mov	x26, x0
  41963c:	mov	x0, x2
  419640:	ldp	x4, x5, [x3]
  419644:	stp	x21, x22, [sp, #32]
  419648:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  41964c:	ldp	x2, x3, [x3, #16]
  419650:	add	x22, x22, #0xd10
  419654:	stp	x19, x20, [sp, #16]
  419658:	mov	w19, w1
  41965c:	add	x1, sp, #0x90
  419660:	stp	x23, x24, [sp, #48]
  419664:	stp	x4, x5, [sp, #144]
  419668:	stp	x2, x3, [sp, #160]
  41966c:	bl	427c08 <ferror@plt+0x23c78>
  419670:	mov	x24, x0
  419674:	ldr	x1, [x22, #48]
  419678:	cbz	x1, 4196f4 <ferror@plt+0x15764>
  41967c:	ldr	x20, [x1]
  419680:	mov	x0, x1
  419684:	bl	4274c8 <ferror@plt+0x23538>
  419688:	mov	x2, x0
  41968c:	mov	x1, x26
  419690:	str	x2, [x22, #48]
  419694:	ldr	x0, [x20]
  419698:	bl	42d550 <ferror@plt+0x295c0>
  41969c:	cbnz	w0, 419968 <ferror@plt+0x159d8>
  4196a0:	ldr	w1, [x20, #8]
  4196a4:	bics	wzr, w1, w25
  4196a8:	b.eq	419974 <ferror@plt+0x159e4>  // b.none
  4196ac:	stp	x27, x28, [sp, #80]
  4196b0:	add	x0, sp, #0xb0
  4196b4:	bl	4188b8 <ferror@plt+0x14928>
  4196b8:	ldr	x2, [x20, #16]
  4196bc:	add	x1, sp, #0xb0
  4196c0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  4196c4:	add	x0, x0, #0x178
  4196c8:	bl	427c48 <ferror@plt+0x23cb8>
  4196cc:	mov	x2, x0
  4196d0:	mov	w1, w25
  4196d4:	mov	x3, #0x0                   	// #0
  4196d8:	mov	x20, x0
  4196dc:	mov	x0, x26
  4196e0:	bl	418fa0 <ferror@plt+0x15010>
  4196e4:	orr	w25, w25, #0x2
  4196e8:	mov	x0, x20
  4196ec:	bl	417d40 <ferror@plt+0x13db0>
  4196f0:	b	4196f8 <ferror@plt+0x15768>
  4196f4:	stp	x27, x28, [sp, #80]
  4196f8:	sxtw	x20, w25
  4196fc:	mov	w27, #0x40                  	// #64
  419700:	sub	w27, w27, #0x1
  419704:	lsr	x0, x20, x27
  419708:	tbnz	w0, #0, 419734 <ferror@plt+0x157a4>
  41970c:	cbnz	w27, 419700 <ferror@plt+0x15770>
  419710:	mov	x0, x24
  419714:	bl	417d40 <ferror@plt+0x13db0>
  419718:	ldp	x19, x20, [sp, #16]
  41971c:	ldp	x21, x22, [sp, #32]
  419720:	ldp	x23, x24, [sp, #48]
  419724:	ldp	x27, x28, [sp, #80]
  419728:	ldp	x25, x26, [sp, #64]
  41972c:	ldp	x29, x30, [sp], #240
  419730:	ret
  419734:	cmp	x26, #0x0
  419738:	adrp	x21, 44b000 <ferror@plt+0x47070>
  41973c:	adrp	x28, 4ac000 <ferror@plt+0xa8070>
  419740:	add	x21, x21, #0xc80
  419744:	add	x0, x28, #0x964
  419748:	csel	x21, x26, x21, ne  // ne = any
  41974c:	str	x0, [sp, #128]
  419750:	adrp	x0, 418000 <ferror@plt+0x14070>
  419754:	add	x0, x0, #0xc80
  419758:	and	w1, w19, #0x2
  41975c:	str	w1, [sp, #120]
  419760:	str	x0, [sp, #136]
  419764:	and	w0, w19, #0x1
  419768:	str	w0, [sp, #124]
  41976c:	nop
  419770:	mov	w0, #0x1                   	// #1
  419774:	lsl	w19, w0, w27
  419778:	tst	w25, w19
  41977c:	b.eq	4198ac <ferror@plt+0x1591c>  // b.none
  419780:	add	x0, x22, #0x8
  419784:	bl	43b8c0 <ferror@plt+0x37930>
  419788:	add	x0, x22, #0x40
  41978c:	bl	43c728 <ferror@plt+0x38798>
  419790:	ldr	w1, [sp, #120]
  419794:	mov	x23, x0
  419798:	ldr	x28, [x22, #16]
  41979c:	orr	w19, w19, w1
  4197a0:	ldr	w1, [sp, #124]
  4197a4:	orr	w19, w19, w1
  4197a8:	cbnz	x28, 4197b8 <ferror@plt+0x15828>
  4197ac:	b	419910 <ferror@plt+0x15980>
  4197b0:	ldr	x28, [x28, #24]
  4197b4:	cbz	x28, 419910 <ferror@plt+0x15980>
  4197b8:	ldr	x0, [x28]
  4197bc:	mov	x1, x21
  4197c0:	bl	403ad0 <strcmp@plt>
  4197c4:	cbnz	w0, 4197b0 <ferror@plt+0x15820>
  4197c8:	orr	w0, w19, #0x1
  4197cc:	cmp	w23, #0x0
  4197d0:	csel	w19, w0, w19, ne  // ne = any
  4197d4:	ldr	w0, [x28, #8]
  4197d8:	add	w1, w23, #0x1
  4197dc:	ldr	x2, [sp, #128]
  4197e0:	ldr	w3, [x2]
  4197e4:	orr	w0, w0, w3
  4197e8:	tst	w0, w19
  4197ec:	b.ne	4198d4 <ferror@plt+0x15944>  // b.any
  4197f0:	and	w0, w19, #0x1
  4197f4:	str	w0, [sp, #116]
  4197f8:	tbnz	w19, #0, 4198e4 <ferror@plt+0x15954>
  4197fc:	cmp	x28, #0x0
  419800:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  419804:	b.eq	419928 <ferror@plt+0x15998>  // b.none
  419808:	ldr	x0, [x28, #16]
  41980c:	cbnz	x0, 41981c <ferror@plt+0x1588c>
  419810:	b	419928 <ferror@plt+0x15998>
  419814:	ldr	x0, [x0, #24]
  419818:	cbz	x0, 419928 <ferror@plt+0x15998>
  41981c:	ldr	w2, [x0, #4]
  419820:	bics	wzr, w19, w2
  419824:	b.ne	419814 <ferror@plt+0x15884>  // b.any
  419828:	ldp	x28, x3, [x0, #8]
  41982c:	nop
  419830:	add	x0, x22, #0x8
  419834:	str	x3, [sp, #104]
  419838:	str	w1, [sp, #112]
  41983c:	bl	43b990 <ferror@plt+0x37a00>
  419840:	ldr	w1, [sp, #112]
  419844:	add	x0, x22, #0x40
  419848:	mov	w1, w1
  41984c:	bl	43c758 <ferror@plt+0x387c8>
  419850:	ldr	x3, [sp, #104]
  419854:	mov	x0, x26
  419858:	mov	x2, x24
  41985c:	mov	w1, w19
  419860:	blr	x28
  419864:	and	w0, w19, #0x6
  419868:	cmp	w0, #0x2
  41986c:	b.ne	419890 <ferror@plt+0x15900>  // b.any
  419870:	ldr	x5, [x22, #32]
  419874:	cbz	x5, 419890 <ferror@plt+0x15900>
  419878:	ldr	x3, [x22, #40]
  41987c:	mov	x2, x24
  419880:	mov	w1, w19
  419884:	mov	x0, x26
  419888:	blr	x5
  41988c:	cbz	w0, 419900 <ferror@plt+0x15970>
  419890:	tbz	w19, #1, 419900 <ferror@plt+0x15970>
  419894:	ldr	w0, [x22, #4]
  419898:	cbz	w0, 4198f0 <ferror@plt+0x15960>
  41989c:	bl	4193d8 <ferror@plt+0x15448>
  4198a0:	sub	w27, w27, #0x1
  4198a4:	lsr	x0, x20, x27
  4198a8:	tbnz	w0, #0, 419770 <ferror@plt+0x157e0>
  4198ac:	cmp	w27, #0x0
  4198b0:	b.gt	4198a0 <ferror@plt+0x15910>
  4198b4:	mov	x0, x24
  4198b8:	bl	417d40 <ferror@plt+0x13db0>
  4198bc:	ldp	x19, x20, [sp, #16]
  4198c0:	ldp	x21, x22, [sp, #32]
  4198c4:	ldp	x23, x24, [sp, #48]
  4198c8:	ldp	x27, x28, [sp, #80]
  4198cc:	b	419728 <ferror@plt+0x15798>
  4198d0:	mov	x28, #0x0                   	// #0
  4198d4:	orr	w19, w19, #0x2
  4198d8:	and	w0, w19, #0x1
  4198dc:	str	w0, [sp, #116]
  4198e0:	tbz	w19, #0, 4197fc <ferror@plt+0x1586c>
  4198e4:	mov	x3, #0x0                   	// #0
  4198e8:	ldr	x28, [sp, #136]
  4198ec:	b	419830 <ferror@plt+0x158a0>
  4198f0:	ldr	w0, [sp, #116]
  4198f4:	cbnz	w0, 4199b4 <ferror@plt+0x15a24>
  4198f8:	mov	w0, #0x5                   	// #5
  4198fc:	bl	403510 <raise@plt>
  419900:	mov	w1, w23
  419904:	add	x0, x22, #0x40
  419908:	bl	43c758 <ferror@plt+0x387c8>
  41990c:	b	4198ac <ferror@plt+0x1591c>
  419910:	add	w1, w23, #0x1
  419914:	cbnz	w23, 419938 <ferror@plt+0x159a8>
  419918:	mov	x28, #0x0                   	// #0
  41991c:	mov	w1, #0x1                   	// #1
  419920:	mov	w0, #0x5                   	// #5
  419924:	b	4197dc <ferror@plt+0x1584c>
  419928:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  41992c:	ldr	x3, [x22, #24]
  419930:	ldr	x28, [x0, #1944]
  419934:	b	419830 <ferror@plt+0x158a0>
  419938:	ldr	x0, [sp, #128]
  41993c:	orr	w19, w19, #0x1
  419940:	mov	w2, #0x5                   	// #5
  419944:	ldr	w0, [x0]
  419948:	orr	w0, w0, w2
  41994c:	tst	w0, w19
  419950:	b.ne	4198d0 <ferror@plt+0x15940>  // b.any
  419954:	mov	w0, #0x1                   	// #1
  419958:	mov	x3, #0x0                   	// #0
  41995c:	str	w0, [sp, #116]
  419960:	ldr	x28, [sp, #136]
  419964:	b	419830 <ferror@plt+0x158a0>
  419968:	ldr	w1, [x20, #8]
  41996c:	stp	x27, x28, [sp, #80]
  419970:	b	4196b0 <ferror@plt+0x15720>
  419974:	ldr	x0, [x20, #16]
  419978:	mov	x1, x24
  41997c:	bl	4206a0 <ferror@plt+0x1c710>
  419980:	cbz	w0, 419968 <ferror@plt+0x159d8>
  419984:	ldr	x0, [x20]
  419988:	bl	417d40 <ferror@plt+0x13db0>
  41998c:	ldr	x0, [x20, #16]
  419990:	bl	417d40 <ferror@plt+0x13db0>
  419994:	mov	x0, x20
  419998:	bl	417d40 <ferror@plt+0x13db0>
  41999c:	mov	x0, x24
  4199a0:	bl	417d40 <ferror@plt+0x13db0>
  4199a4:	ldp	x19, x20, [sp, #16]
  4199a8:	ldp	x21, x22, [sp, #32]
  4199ac:	ldp	x23, x24, [sp, #48]
  4199b0:	b	41962c <ferror@plt+0x1569c>
  4199b4:	bl	403a40 <abort@plt>
  4199b8:	stp	x29, x30, [sp, #-256]!
  4199bc:	mov	w9, #0xffffffd8            	// #-40
  4199c0:	mov	w8, #0xffffff80            	// #-128
  4199c4:	mov	x29, sp
  4199c8:	add	x10, sp, #0xd0
  4199cc:	add	x11, sp, #0x100
  4199d0:	stp	x11, x11, [sp, #48]
  4199d4:	str	x10, [sp, #64]
  4199d8:	stp	w9, w8, [sp, #72]
  4199dc:	ldp	x10, x11, [sp, #48]
  4199e0:	stp	x10, x11, [sp, #16]
  4199e4:	ldp	x8, x9, [sp, #64]
  4199e8:	stp	x8, x9, [sp, #32]
  4199ec:	str	q0, [sp, #80]
  4199f0:	str	q1, [sp, #96]
  4199f4:	str	q2, [sp, #112]
  4199f8:	str	q3, [sp, #128]
  4199fc:	str	q4, [sp, #144]
  419a00:	str	q5, [sp, #160]
  419a04:	str	q6, [sp, #176]
  419a08:	str	q7, [sp, #192]
  419a0c:	stp	x3, x4, [sp, #216]
  419a10:	add	x3, sp, #0x10
  419a14:	stp	x5, x6, [sp, #232]
  419a18:	str	x7, [sp, #248]
  419a1c:	bl	419618 <ferror@plt+0x15688>
  419a20:	ldp	x29, x30, [sp], #256
  419a24:	ret
  419a28:	stp	x29, x30, [sp, #-80]!
  419a2c:	tst	w1, #0xfffffffc
  419a30:	mov	x29, sp
  419a34:	b.ne	419a6c <ferror@plt+0x15adc>  // b.any
  419a38:	mov	w1, #0x8                   	// #8
  419a3c:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419a40:	adrp	x3, 450000 <ferror@plt+0x4c070>
  419a44:	add	x4, x4, #0x1a0
  419a48:	add	x3, x3, #0x330
  419a4c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419a50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  419a54:	add	x2, x2, #0x1c8
  419a58:	add	x0, x0, #0xf78
  419a5c:	bl	4199b8 <ferror@plt+0x15a28>
  419a60:	mov	w0, #0x0                   	// #0
  419a64:	ldp	x29, x30, [sp], #80
  419a68:	ret
  419a6c:	stp	x23, x24, [sp, #48]
  419a70:	mov	x24, x2
  419a74:	cbz	x2, 419b24 <ferror@plt+0x15b94>
  419a78:	cmp	x0, #0x0
  419a7c:	mov	w23, w1
  419a80:	adrp	x1, 44b000 <ferror@plt+0x47070>
  419a84:	add	x1, x1, #0xc80
  419a88:	stp	x19, x20, [sp, #16]
  419a8c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  419a90:	add	x20, x20, #0xd10
  419a94:	stp	x21, x22, [sp, #32]
  419a98:	mov	x22, x0
  419a9c:	csel	x22, x1, x22, eq  // eq = none
  419aa0:	mov	x0, #0x20                  	// #32
  419aa4:	str	x25, [sp, #64]
  419aa8:	mov	x25, x3
  419aac:	bl	417c00 <ferror@plt+0x13c70>
  419ab0:	mov	x21, x0
  419ab4:	add	x0, x20, #0x8
  419ab8:	bl	43b8c0 <ferror@plt+0x37930>
  419abc:	ldr	x19, [x20, #16]
  419ac0:	cbnz	x19, 419ad0 <ferror@plt+0x15b40>
  419ac4:	b	419b5c <ferror@plt+0x15bcc>
  419ac8:	ldr	x19, [x19, #24]
  419acc:	cbz	x19, 419b5c <ferror@plt+0x15bcc>
  419ad0:	ldr	x0, [x19]
  419ad4:	mov	x1, x22
  419ad8:	bl	403ad0 <strcmp@plt>
  419adc:	cbnz	w0, 419ac8 <ferror@plt+0x15b38>
  419ae0:	ldr	x2, [x19, #16]
  419ae4:	stp	x24, x25, [x21, #8]
  419ae8:	ldr	w1, [x20, #96]
  419aec:	str	x2, [x21, #24]
  419af0:	add	x0, x20, #0x8
  419af4:	add	w1, w1, #0x1
  419af8:	stp	w1, w23, [x21]
  419afc:	str	x21, [x19, #16]
  419b00:	str	w1, [x20, #96]
  419b04:	bl	43b990 <ferror@plt+0x37a00>
  419b08:	ldr	w0, [x20, #96]
  419b0c:	ldp	x19, x20, [sp, #16]
  419b10:	ldp	x21, x22, [sp, #32]
  419b14:	ldp	x23, x24, [sp, #48]
  419b18:	ldr	x25, [sp, #64]
  419b1c:	ldp	x29, x30, [sp], #80
  419b20:	ret
  419b24:	mov	w1, #0x8                   	// #8
  419b28:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419b2c:	adrp	x3, 450000 <ferror@plt+0x4c070>
  419b30:	add	x4, x4, #0x1e8
  419b34:	add	x3, x3, #0x330
  419b38:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419b3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  419b40:	add	x2, x2, #0x1c8
  419b44:	add	x0, x0, #0xf78
  419b48:	bl	4199b8 <ferror@plt+0x15a28>
  419b4c:	mov	w0, #0x0                   	// #0
  419b50:	ldp	x23, x24, [sp, #48]
  419b54:	ldp	x29, x30, [sp], #80
  419b58:	ret
  419b5c:	mov	x0, #0x20                  	// #32
  419b60:	bl	417c00 <ferror@plt+0x13c70>
  419b64:	mov	x19, x0
  419b68:	mov	x0, x22
  419b6c:	bl	427a88 <ferror@plt+0x23af8>
  419b70:	ldr	x1, [x20, #16]
  419b74:	mov	w3, #0x5                   	// #5
  419b78:	mov	x2, #0x0                   	// #0
  419b7c:	str	x0, [x19]
  419b80:	str	w3, [x19, #8]
  419b84:	stp	xzr, x1, [x19, #16]
  419b88:	str	x19, [x20, #16]
  419b8c:	b	419ae4 <ferror@plt+0x15b54>
  419b90:	cbnz	w1, 419bc0 <ferror@plt+0x15c30>
  419b94:	adrp	x3, 450000 <ferror@plt+0x4c070>
  419b98:	add	x3, x3, #0x330
  419b9c:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419ba0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419ba4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  419ba8:	add	x3, x3, #0x18
  419bac:	add	x4, x4, #0x200
  419bb0:	add	x2, x2, #0x1c8
  419bb4:	add	x0, x0, #0xf78
  419bb8:	mov	w1, #0x8                   	// #8
  419bbc:	b	4199b8 <ferror@plt+0x15a28>
  419bc0:	stp	x29, x30, [sp, #-80]!
  419bc4:	cmp	x0, #0x0
  419bc8:	mov	x29, sp
  419bcc:	stp	x23, x24, [sp, #48]
  419bd0:	mov	w23, w1
  419bd4:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  419bd8:	adrp	x1, 44b000 <ferror@plt+0x47070>
  419bdc:	add	x24, x24, #0xd10
  419be0:	add	x1, x1, #0xc80
  419be4:	stp	x21, x22, [sp, #32]
  419be8:	mov	x22, x0
  419bec:	csel	x22, x1, x22, eq  // eq = none
  419bf0:	add	x0, x24, #0x8
  419bf4:	str	x25, [sp, #64]
  419bf8:	bl	43b8c0 <ferror@plt+0x37930>
  419bfc:	ldr	x25, [x24, #16]
  419c00:	cbz	x25, 419c88 <ferror@plt+0x15cf8>
  419c04:	stp	x19, x20, [sp, #16]
  419c08:	mov	x19, x25
  419c0c:	b	419c18 <ferror@plt+0x15c88>
  419c10:	ldr	x19, [x19, #24]
  419c14:	cbz	x19, 419c84 <ferror@plt+0x15cf4>
  419c18:	ldr	x21, [x19]
  419c1c:	mov	x1, x22
  419c20:	mov	x0, x21
  419c24:	bl	403ad0 <strcmp@plt>
  419c28:	cbnz	w0, 419c10 <ferror@plt+0x15c80>
  419c2c:	ldr	x20, [x19, #16]
  419c30:	mov	x1, #0x0                   	// #0
  419c34:	cbnz	x20, 419c48 <ferror@plt+0x15cb8>
  419c38:	b	419c84 <ferror@plt+0x15cf4>
  419c3c:	mov	x1, x20
  419c40:	mov	x20, x2
  419c44:	cbz	x2, 419c84 <ferror@plt+0x15cf4>
  419c48:	ldr	w0, [x20]
  419c4c:	ldr	x2, [x20, #24]
  419c50:	cmp	w0, w23
  419c54:	b.ne	419c3c <ferror@plt+0x15cac>  // b.any
  419c58:	cbz	x1, 419cc8 <ferror@plt+0x15d38>
  419c5c:	str	x2, [x1, #24]
  419c60:	add	x0, x24, #0x8
  419c64:	bl	43b990 <ferror@plt+0x37a00>
  419c68:	mov	x0, x20
  419c6c:	ldp	x19, x20, [sp, #16]
  419c70:	ldp	x21, x22, [sp, #32]
  419c74:	ldp	x23, x24, [sp, #48]
  419c78:	ldr	x25, [sp, #64]
  419c7c:	ldp	x29, x30, [sp], #80
  419c80:	b	417d40 <ferror@plt+0x13db0>
  419c84:	ldp	x19, x20, [sp, #16]
  419c88:	add	x0, x24, #0x8
  419c8c:	bl	43b990 <ferror@plt+0x37a00>
  419c90:	mov	x5, x22
  419c94:	mov	w4, w23
  419c98:	ldp	x21, x22, [sp, #32]
  419c9c:	adrp	x3, 450000 <ferror@plt+0x4c070>
  419ca0:	ldp	x23, x24, [sp, #48]
  419ca4:	add	x3, x3, #0x210
  419ca8:	ldr	x25, [sp, #64]
  419cac:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419cb0:	ldp	x29, x30, [sp], #80
  419cb4:	add	x2, x2, #0x220
  419cb8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  419cbc:	mov	w1, #0x10                  	// #16
  419cc0:	add	x0, x0, #0xf78
  419cc4:	b	4199b8 <ferror@plt+0x15a28>
  419cc8:	ldr	w0, [x19, #8]
  419ccc:	str	x2, [x19, #16]
  419cd0:	cmp	w0, #0x5
  419cd4:	b.ne	419c60 <ferror@plt+0x15cd0>  // b.any
  419cd8:	cbnz	x2, 419c60 <ferror@plt+0x15cd0>
  419cdc:	cmp	x25, x19
  419ce0:	b.eq	419d18 <ferror@plt+0x15d88>  // b.none
  419ce4:	nop
  419ce8:	mov	x0, x25
  419cec:	ldr	x25, [x25, #24]
  419cf0:	cmp	x25, x19
  419cf4:	cbz	x25, 419c60 <ferror@plt+0x15cd0>
  419cf8:	b.ne	419ce8 <ferror@plt+0x15d58>  // b.any
  419cfc:	ldr	x1, [x19, #24]
  419d00:	str	x1, [x0, #24]
  419d04:	mov	x0, x21
  419d08:	bl	417d40 <ferror@plt+0x13db0>
  419d0c:	mov	x0, x19
  419d10:	bl	417d40 <ferror@plt+0x13db0>
  419d14:	b	419c60 <ferror@plt+0x15cd0>
  419d18:	ldr	x0, [x19, #24]
  419d1c:	str	x0, [x24, #16]
  419d20:	b	419d04 <ferror@plt+0x15d74>
  419d24:	nop
  419d28:	mov	x3, x1
  419d2c:	mov	x4, x2
  419d30:	mov	w1, #0x8                   	// #8
  419d34:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419d38:	add	x2, x2, #0x1c8
  419d3c:	b	4199b8 <ferror@plt+0x15a28>
  419d40:	sub	sp, sp, #0x70
  419d44:	stp	x29, x30, [sp, #32]
  419d48:	add	x29, sp, #0x20
  419d4c:	stp	x19, x20, [sp, #48]
  419d50:	mov	x19, x3
  419d54:	mov	x20, x4
  419d58:	mov	w3, w2
  419d5c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419d60:	add	x2, x2, #0x258
  419d64:	stp	x21, x22, [sp, #64]
  419d68:	mov	x21, x0
  419d6c:	mov	x22, x1
  419d70:	add	x0, sp, #0x50
  419d74:	mov	x1, #0x20                  	// #32
  419d78:	bl	43ac88 <ferror@plt+0x36cf8>
  419d7c:	ldrb	w0, [x19]
  419d80:	cbz	x20, 419e18 <ferror@plt+0x15e88>
  419d84:	cbnz	w0, 419e08 <ferror@plt+0x15e78>
  419d88:	adrp	x6, 44b000 <ferror@plt+0x47070>
  419d8c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419d90:	add	x6, x6, #0xc80
  419d94:	add	x2, x2, #0x110
  419d98:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  419d9c:	add	x0, x0, #0xf58
  419da0:	stp	x20, x0, [sp]
  419da4:	mov	x5, x19
  419da8:	add	x3, sp, #0x50
  419dac:	str	xzr, [sp, #16]
  419db0:	mov	x1, x22
  419db4:	adrp	x7, 450000 <ferror@plt+0x4c070>
  419db8:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419dbc:	add	x7, x7, #0x260
  419dc0:	add	x4, x4, #0x280
  419dc4:	adrp	x0, 450000 <ferror@plt+0x4c070>
  419dc8:	add	x0, x0, #0x288
  419dcc:	bl	427cd8 <ferror@plt+0x23d48>
  419dd0:	mov	x19, x0
  419dd4:	mov	x3, x19
  419dd8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  419ddc:	add	x2, x2, #0xf0
  419de0:	mov	w1, #0x10                  	// #16
  419de4:	mov	x0, x21
  419de8:	bl	4199b8 <ferror@plt+0x15a28>
  419dec:	mov	x0, x19
  419df0:	bl	417d40 <ferror@plt+0x13db0>
  419df4:	ldp	x29, x30, [sp, #32]
  419df8:	ldp	x19, x20, [sp, #48]
  419dfc:	ldp	x21, x22, [sp, #64]
  419e00:	add	sp, sp, #0x70
  419e04:	ret
  419e08:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419e0c:	add	x2, x2, #0x110
  419e10:	mov	x6, x2
  419e14:	b	419d98 <ferror@plt+0x15e08>
  419e18:	cbnz	w0, 419e68 <ferror@plt+0x15ed8>
  419e1c:	adrp	x6, 44b000 <ferror@plt+0x47070>
  419e20:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419e24:	add	x6, x6, #0xc80
  419e28:	add	x2, x2, #0x110
  419e2c:	adrp	x0, 450000 <ferror@plt+0x4c070>
  419e30:	add	x0, x0, #0x290
  419e34:	stp	x0, xzr, [sp]
  419e38:	mov	x5, x19
  419e3c:	add	x3, sp, #0x50
  419e40:	mov	x1, x22
  419e44:	adrp	x7, 451000 <ferror@plt+0x4d070>
  419e48:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419e4c:	add	x7, x7, #0x588
  419e50:	add	x4, x4, #0x280
  419e54:	adrp	x0, 450000 <ferror@plt+0x4c070>
  419e58:	add	x0, x0, #0x288
  419e5c:	bl	427cd8 <ferror@plt+0x23d48>
  419e60:	mov	x19, x0
  419e64:	b	419dd4 <ferror@plt+0x15e44>
  419e68:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419e6c:	add	x2, x2, #0x110
  419e70:	mov	x6, x2
  419e74:	b	419e2c <ferror@plt+0x15e9c>
  419e78:	cmp	x4, #0x0
  419e7c:	adrp	x7, 450000 <ferror@plt+0x4c070>
  419e80:	adrp	x8, 450000 <ferror@plt+0x4c070>
  419e84:	add	x7, x7, #0x2e0
  419e88:	add	x8, x8, #0x2b0
  419e8c:	mov	x6, x4
  419e90:	mov	x5, x3
  419e94:	mov	w4, w2
  419e98:	mov	x3, x1
  419e9c:	csel	x2, x8, x7, ne  // ne = any
  419ea0:	stp	x29, x30, [sp, #-16]!
  419ea4:	mov	w1, #0x4                   	// #4
  419ea8:	mov	x29, sp
  419eac:	bl	4199b8 <ferror@plt+0x15a28>
  419eb0:	bl	4193d8 <ferror@plt+0x15448>
  419eb4:	nop
  419eb8:	cbnz	w1, 419ee8 <ferror@plt+0x15f58>
  419ebc:	adrp	x3, 450000 <ferror@plt+0x4c070>
  419ec0:	add	x3, x3, #0x330
  419ec4:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419ec8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419ecc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  419ed0:	add	x3, x3, #0x30
  419ed4:	add	x4, x4, #0x310
  419ed8:	add	x2, x2, #0x1c8
  419edc:	add	x0, x0, #0xf78
  419ee0:	mov	w1, #0x8                   	// #8
  419ee4:	b	4199b8 <ferror@plt+0x15a28>
  419ee8:	stp	x29, x30, [sp, #-48]!
  419eec:	mov	x29, sp
  419ef0:	stp	x21, x22, [sp, #32]
  419ef4:	mov	x21, x2
  419ef8:	cbz	x2, 419f5c <ferror@plt+0x15fcc>
  419efc:	mov	x22, x0
  419f00:	mov	x0, #0x18                  	// #24
  419f04:	stp	x19, x20, [sp, #16]
  419f08:	mov	w20, w1
  419f0c:	bl	417c00 <ferror@plt+0x13c70>
  419f10:	mov	x19, x0
  419f14:	mov	x0, x22
  419f18:	bl	427a88 <ferror@plt+0x23af8>
  419f1c:	mov	x1, x0
  419f20:	mov	x0, x21
  419f24:	str	x1, [x19]
  419f28:	str	w20, [x19, #8]
  419f2c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  419f30:	add	x20, x20, #0xd10
  419f34:	bl	427a88 <ferror@plt+0x23af8>
  419f38:	str	x0, [x19, #16]
  419f3c:	mov	x1, x19
  419f40:	ldr	x0, [x20, #48]
  419f44:	bl	427100 <ferror@plt+0x23170>
  419f48:	ldp	x21, x22, [sp, #32]
  419f4c:	str	x0, [x20, #48]
  419f50:	ldp	x19, x20, [sp, #16]
  419f54:	ldp	x29, x30, [sp], #48
  419f58:	ret
  419f5c:	ldp	x21, x22, [sp, #32]
  419f60:	adrp	x3, 450000 <ferror@plt+0x4c070>
  419f64:	ldp	x29, x30, [sp], #48
  419f68:	add	x3, x3, #0x330
  419f6c:	add	x3, x3, #0x30
  419f70:	adrp	x4, 450000 <ferror@plt+0x4c070>
  419f74:	adrp	x2, 450000 <ferror@plt+0x4c070>
  419f78:	add	x4, x4, #0x320
  419f7c:	add	x2, x2, #0x1c8
  419f80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  419f84:	mov	w1, #0x8                   	// #8
  419f88:	add	x0, x0, #0xf78
  419f8c:	b	4199b8 <ferror@plt+0x15a28>
  419f90:	adrp	x4, 4ac000 <ferror@plt+0xa8070>
  419f94:	ldr	x4, [x4, #3392]
  419f98:	cbz	x4, 41a01c <ferror@plt+0x1608c>
  419f9c:	stp	x29, x30, [sp, #-128]!
  419fa0:	mov	x29, sp
  419fa4:	str	x23, [sp, #48]
  419fa8:	ldr	x23, [x4]
  419fac:	stp	x19, x20, [sp, #16]
  419fb0:	mov	x20, x1
  419fb4:	mov	x19, x0
  419fb8:	add	x0, sp, #0x40
  419fbc:	ldr	w1, [x23, #8]
  419fc0:	stp	x21, x22, [sp, #32]
  419fc4:	mov	w21, w2
  419fc8:	mov	x22, x3
  419fcc:	bl	4188b8 <ferror@plt+0x14928>
  419fd0:	ldr	x2, [x23, #16]
  419fd4:	add	x1, sp, #0x40
  419fd8:	adrp	x0, 450000 <ferror@plt+0x4c070>
  419fdc:	add	x0, x0, #0x178
  419fe0:	bl	427c48 <ferror@plt+0x23cb8>
  419fe4:	mov	x4, x0
  419fe8:	mov	x3, x22
  419fec:	mov	w2, w21
  419ff0:	mov	x1, x20
  419ff4:	mov	x23, x0
  419ff8:	mov	x0, x19
  419ffc:	bl	430d50 <ferror@plt+0x2cdc0>
  41a000:	mov	x0, x23
  41a004:	bl	417d40 <ferror@plt+0x13db0>
  41a008:	ldp	x19, x20, [sp, #16]
  41a00c:	ldp	x21, x22, [sp, #32]
  41a010:	ldr	x23, [sp, #48]
  41a014:	ldp	x29, x30, [sp], #128
  41a018:	ret
  41a01c:	ret
  41a020:	stp	x29, x30, [sp, #-48]!
  41a024:	mov	x29, sp
  41a028:	stp	x19, x20, [sp, #16]
  41a02c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a030:	add	x19, x19, #0xd10
  41a034:	stp	x21, x22, [sp, #32]
  41a038:	add	x21, x19, #0x8
  41a03c:	mov	x20, x0
  41a040:	mov	x0, x21
  41a044:	bl	43b8c0 <ferror@plt+0x37930>
  41a048:	ldr	x22, [x19, #104]
  41a04c:	mov	x0, x21
  41a050:	str	x20, [x19, #104]
  41a054:	bl	43b990 <ferror@plt+0x37a00>
  41a058:	mov	x0, x22
  41a05c:	ldp	x19, x20, [sp, #16]
  41a060:	ldp	x21, x22, [sp, #32]
  41a064:	ldp	x29, x30, [sp], #48
  41a068:	ret
  41a06c:	nop
  41a070:	stp	x29, x30, [sp, #-320]!
  41a074:	mov	x29, sp
  41a078:	str	q0, [sp, #128]
  41a07c:	str	q1, [sp, #144]
  41a080:	str	q2, [sp, #160]
  41a084:	str	q3, [sp, #176]
  41a088:	str	q4, [sp, #192]
  41a08c:	str	q5, [sp, #208]
  41a090:	str	q6, [sp, #224]
  41a094:	str	q7, [sp, #240]
  41a098:	stp	x1, x2, [sp, #264]
  41a09c:	stp	x3, x4, [sp, #280]
  41a0a0:	stp	x5, x6, [sp, #296]
  41a0a4:	str	x7, [sp, #312]
  41a0a8:	cbz	x0, 41a130 <ferror@plt+0x161a0>
  41a0ac:	add	x1, sp, #0x140
  41a0b0:	stp	x1, x1, [sp, #96]
  41a0b4:	add	x4, sp, #0x100
  41a0b8:	mov	w3, #0xffffffc8            	// #-56
  41a0bc:	mov	w2, #0xffffff80            	// #-128
  41a0c0:	str	x4, [sp, #112]
  41a0c4:	add	x1, sp, #0x30
  41a0c8:	stp	w3, w2, [sp, #120]
  41a0cc:	ldp	x2, x3, [sp, #96]
  41a0d0:	stp	x2, x3, [sp, #48]
  41a0d4:	ldp	x2, x3, [sp, #112]
  41a0d8:	stp	x19, x20, [sp, #16]
  41a0dc:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a0e0:	add	x19, x19, #0xd10
  41a0e4:	str	x21, [sp, #32]
  41a0e8:	add	x21, x19, #0x8
  41a0ec:	stp	x2, x3, [sp, #64]
  41a0f0:	bl	427c08 <ferror@plt+0x23c78>
  41a0f4:	mov	x20, x0
  41a0f8:	mov	x0, x21
  41a0fc:	bl	43b8c0 <ferror@plt+0x37930>
  41a100:	ldr	x19, [x19, #104]
  41a104:	mov	x0, x21
  41a108:	bl	43b990 <ferror@plt+0x37a00>
  41a10c:	cbz	x19, 41a164 <ferror@plt+0x161d4>
  41a110:	mov	x0, x20
  41a114:	blr	x19
  41a118:	mov	x0, x20
  41a11c:	bl	417d40 <ferror@plt+0x13db0>
  41a120:	ldp	x19, x20, [sp, #16]
  41a124:	ldr	x21, [sp, #32]
  41a128:	ldp	x29, x30, [sp], #320
  41a12c:	ret
  41a130:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41a134:	add	x3, x3, #0x330
  41a138:	add	x3, x3, #0x48
  41a13c:	mov	w1, #0x8                   	// #8
  41a140:	adrp	x4, 44c000 <ferror@plt+0x48070>
  41a144:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41a148:	add	x4, x4, #0xc28
  41a14c:	add	x2, x2, #0x1c8
  41a150:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41a154:	add	x0, x0, #0xf78
  41a158:	bl	4199b8 <ferror@plt+0x15a28>
  41a15c:	ldp	x29, x30, [sp], #320
  41a160:	ret
  41a164:	add	x0, sp, #0x58
  41a168:	bl	442750 <ferror@plt+0x3e7c0>
  41a16c:	cbz	w0, 41a18c <ferror@plt+0x161fc>
  41a170:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a174:	mov	x0, x20
  41a178:	ldr	x1, [x19, #2424]
  41a17c:	bl	4034f0 <fputs@plt>
  41a180:	ldr	x0, [x19, #2424]
  41a184:	bl	403cb0 <fflush@plt>
  41a188:	b	41a118 <ferror@plt+0x16188>
  41a18c:	ldr	x1, [sp, #88]
  41a190:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a194:	mov	x0, x20
  41a198:	bl	418b00 <ferror@plt+0x14b70>
  41a19c:	mov	x21, x0
  41a1a0:	ldr	x1, [x19, #2424]
  41a1a4:	bl	4034f0 <fputs@plt>
  41a1a8:	mov	x0, x21
  41a1ac:	bl	417d40 <ferror@plt+0x13db0>
  41a1b0:	b	41a180 <ferror@plt+0x161f0>
  41a1b4:	nop
  41a1b8:	stp	x29, x30, [sp, #-48]!
  41a1bc:	mov	x29, sp
  41a1c0:	stp	x19, x20, [sp, #16]
  41a1c4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a1c8:	add	x19, x19, #0xd10
  41a1cc:	stp	x21, x22, [sp, #32]
  41a1d0:	add	x21, x19, #0x8
  41a1d4:	mov	x20, x0
  41a1d8:	mov	x0, x21
  41a1dc:	bl	43b8c0 <ferror@plt+0x37930>
  41a1e0:	ldr	x22, [x19, #112]
  41a1e4:	mov	x0, x21
  41a1e8:	str	x20, [x19, #112]
  41a1ec:	bl	43b990 <ferror@plt+0x37a00>
  41a1f0:	mov	x0, x22
  41a1f4:	ldp	x19, x20, [sp, #16]
  41a1f8:	ldp	x21, x22, [sp, #32]
  41a1fc:	ldp	x29, x30, [sp], #48
  41a200:	ret
  41a204:	nop
  41a208:	stp	x29, x30, [sp, #-320]!
  41a20c:	mov	x29, sp
  41a210:	str	q0, [sp, #128]
  41a214:	str	q1, [sp, #144]
  41a218:	str	q2, [sp, #160]
  41a21c:	str	q3, [sp, #176]
  41a220:	str	q4, [sp, #192]
  41a224:	str	q5, [sp, #208]
  41a228:	str	q6, [sp, #224]
  41a22c:	str	q7, [sp, #240]
  41a230:	stp	x1, x2, [sp, #264]
  41a234:	stp	x3, x4, [sp, #280]
  41a238:	stp	x5, x6, [sp, #296]
  41a23c:	str	x7, [sp, #312]
  41a240:	cbz	x0, 41a2c8 <ferror@plt+0x16338>
  41a244:	add	x1, sp, #0x140
  41a248:	stp	x1, x1, [sp, #96]
  41a24c:	add	x4, sp, #0x100
  41a250:	mov	w3, #0xffffffc8            	// #-56
  41a254:	mov	w2, #0xffffff80            	// #-128
  41a258:	str	x4, [sp, #112]
  41a25c:	add	x1, sp, #0x30
  41a260:	stp	w3, w2, [sp, #120]
  41a264:	ldp	x2, x3, [sp, #96]
  41a268:	stp	x2, x3, [sp, #48]
  41a26c:	ldp	x2, x3, [sp, #112]
  41a270:	stp	x19, x20, [sp, #16]
  41a274:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a278:	add	x19, x19, #0xd10
  41a27c:	str	x21, [sp, #32]
  41a280:	add	x21, x19, #0x8
  41a284:	stp	x2, x3, [sp, #64]
  41a288:	bl	427c08 <ferror@plt+0x23c78>
  41a28c:	mov	x20, x0
  41a290:	mov	x0, x21
  41a294:	bl	43b8c0 <ferror@plt+0x37930>
  41a298:	ldr	x19, [x19, #112]
  41a29c:	mov	x0, x21
  41a2a0:	bl	43b990 <ferror@plt+0x37a00>
  41a2a4:	cbz	x19, 41a2fc <ferror@plt+0x1636c>
  41a2a8:	mov	x0, x20
  41a2ac:	blr	x19
  41a2b0:	mov	x0, x20
  41a2b4:	bl	417d40 <ferror@plt+0x13db0>
  41a2b8:	ldp	x19, x20, [sp, #16]
  41a2bc:	ldr	x21, [sp, #32]
  41a2c0:	ldp	x29, x30, [sp], #320
  41a2c4:	ret
  41a2c8:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41a2cc:	add	x3, x3, #0x330
  41a2d0:	add	x3, x3, #0x50
  41a2d4:	mov	w1, #0x8                   	// #8
  41a2d8:	adrp	x4, 44c000 <ferror@plt+0x48070>
  41a2dc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41a2e0:	add	x4, x4, #0xc28
  41a2e4:	add	x2, x2, #0x1c8
  41a2e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41a2ec:	add	x0, x0, #0xf78
  41a2f0:	bl	4199b8 <ferror@plt+0x15a28>
  41a2f4:	ldp	x29, x30, [sp], #320
  41a2f8:	ret
  41a2fc:	add	x0, sp, #0x58
  41a300:	bl	442750 <ferror@plt+0x3e7c0>
  41a304:	cbz	w0, 41a324 <ferror@plt+0x16394>
  41a308:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a30c:	mov	x0, x20
  41a310:	ldr	x1, [x19, #2416]
  41a314:	bl	4034f0 <fputs@plt>
  41a318:	ldr	x0, [x19, #2416]
  41a31c:	bl	403cb0 <fflush@plt>
  41a320:	b	41a2b0 <ferror@plt+0x16320>
  41a324:	ldr	x1, [sp, #88]
  41a328:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41a32c:	mov	x0, x20
  41a330:	bl	418b00 <ferror@plt+0x14b70>
  41a334:	mov	x21, x0
  41a338:	ldr	x1, [x19, #2416]
  41a33c:	bl	4034f0 <fputs@plt>
  41a340:	mov	x0, x21
  41a344:	bl	417d40 <ferror@plt+0x13db0>
  41a348:	b	41a318 <ferror@plt+0x16388>
  41a34c:	nop
  41a350:	mov	x4, x1
  41a354:	stp	x29, x30, [sp, #-64]!
  41a358:	mov	x2, x0
  41a35c:	mov	x29, sp
  41a360:	ldp	x6, x7, [x4]
  41a364:	stp	x6, x7, [sp, #16]
  41a368:	add	x3, sp, #0x10
  41a36c:	ldp	x4, x5, [x4, #16]
  41a370:	add	x0, sp, #0x3f
  41a374:	mov	x1, #0x1                   	// #1
  41a378:	stp	x4, x5, [sp, #32]
  41a37c:	bl	403df0 <vsnprintf@plt>
  41a380:	add	w0, w0, #0x1
  41a384:	ldp	x29, x30, [sp], #64
  41a388:	sxtw	x0, w0
  41a38c:	ret
  41a390:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  41a394:	mov	w1, #0x1                   	// #1
  41a398:	str	w1, [x0, #3348]
  41a39c:	ret
  41a3a0:	mov	x2, x0
  41a3a4:	mov	x0, x1
  41a3a8:	mov	x1, x2
  41a3ac:	b	40c4d8 <ferror@plt+0x8548>
  41a3b0:	cbz	x0, 41a414 <ferror@plt+0x16484>
  41a3b4:	stp	x29, x30, [sp, #-32]!
  41a3b8:	mov	x29, sp
  41a3bc:	str	x19, [sp, #16]
  41a3c0:	mov	x19, x0
  41a3c4:	ldr	x0, [x0]
  41a3c8:	bl	417d40 <ferror@plt+0x13db0>
  41a3cc:	ldr	x0, [x19, #8]
  41a3d0:	bl	417d40 <ferror@plt+0x13db0>
  41a3d4:	ldr	x0, [x19, #16]
  41a3d8:	bl	417d40 <ferror@plt+0x13db0>
  41a3dc:	ldr	x0, [x19, #64]
  41a3e0:	bl	417d40 <ferror@plt+0x13db0>
  41a3e4:	ldr	x1, [x19, #24]
  41a3e8:	cbz	x1, 41a3f4 <ferror@plt+0x16464>
  41a3ec:	ldr	x0, [x19, #32]
  41a3f0:	blr	x1
  41a3f4:	ldr	x1, [x19, #48]
  41a3f8:	cbz	x1, 41a404 <ferror@plt+0x16474>
  41a3fc:	ldr	x0, [x19, #56]
  41a400:	blr	x1
  41a404:	mov	x0, x19
  41a408:	ldr	x19, [sp, #16]
  41a40c:	ldp	x29, x30, [sp], #32
  41a410:	b	417d40 <ferror@plt+0x13db0>
  41a414:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41a418:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41a41c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41a420:	add	x2, x2, #0x390
  41a424:	add	x1, x1, #0x8f8
  41a428:	add	x0, x0, #0xf78
  41a42c:	b	419d28 <ferror@plt+0x15d98>
  41a430:	stp	x29, x30, [sp, #-112]!
  41a434:	mov	x29, sp
  41a438:	stp	x23, x24, [sp, #48]
  41a43c:	stp	x25, x26, [sp, #64]
  41a440:	mov	x25, x1
  41a444:	ldr	w1, [x0, #72]
  41a448:	cmp	w1, #0x0
  41a44c:	b.le	41a630 <ferror@plt+0x166a0>
  41a450:	adrp	x26, 450000 <ferror@plt+0x4c070>
  41a454:	add	x26, x26, #0x8f8
  41a458:	mov	x23, x0
  41a45c:	add	x0, x26, #0x18
  41a460:	mov	w24, #0x0                   	// #0
  41a464:	stp	x19, x20, [sp, #16]
  41a468:	stp	x21, x22, [sp, #32]
  41a46c:	mov	x21, #0x0                   	// #0
  41a470:	stp	x27, x28, [sp, #80]
  41a474:	adrp	x27, 450000 <ferror@plt+0x4c070>
  41a478:	str	x0, [sp, #104]
  41a47c:	add	x0, x27, #0x3a0
  41a480:	str	x0, [sp, #96]
  41a484:	nop
  41a488:	add	x28, x21, x21, lsl #1
  41a48c:	ldr	x26, [x23, #64]
  41a490:	lsl	x28, x28, #4
  41a494:	add	x22, x26, x28
  41a498:	ldr	w0, [x22, #12]
  41a49c:	and	w19, w0, #0x1
  41a4a0:	tbnz	w0, #0, 41a5c4 <ferror@plt+0x16634>
  41a4a4:	mov	x1, x22
  41a4a8:	mov	x0, x25
  41a4ac:	bl	40d588 <ferror@plt+0x95f8>
  41a4b0:	mov	x20, x0
  41a4b4:	cbz	x0, 41a5f0 <ferror@plt+0x16660>
  41a4b8:	ldrb	w28, [x20]
  41a4bc:	cbz	w28, 41a514 <ferror@plt+0x16584>
  41a4c0:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41a4c4:	mov	x26, #0x0                   	// #0
  41a4c8:	ldr	x19, [x0, #952]
  41a4cc:	nop
  41a4d0:	mov	x0, x20
  41a4d4:	bl	4354e8 <ferror@plt+0x31558>
  41a4d8:	mov	w27, w0
  41a4dc:	bl	433840 <ferror@plt+0x2f8b0>
  41a4e0:	mov	w3, w0
  41a4e4:	mov	w0, w27
  41a4e8:	cbnz	w3, 41a4fc <ferror@plt+0x1656c>
  41a4ec:	bl	433908 <ferror@plt+0x2f978>
  41a4f0:	cmp	w0, #0x0
  41a4f4:	cinc	x26, x26, ne  // ne = any
  41a4f8:	add	x26, x26, #0x1
  41a4fc:	and	x28, x28, #0xff
  41a500:	ldrb	w0, [x19, x28]
  41a504:	add	x20, x20, x0
  41a508:	ldrb	w28, [x20]
  41a50c:	cbnz	w28, 41a4d0 <ferror@plt+0x16540>
  41a510:	mov	w19, w26
  41a514:	ldr	w0, [x22, #16]
  41a518:	add	w1, w19, #0x4
  41a51c:	ldrb	w2, [x22, #8]
  41a520:	cmp	w2, #0x0
  41a524:	csel	w19, w1, w19, ne  // ne = any
  41a528:	cbz	w0, 41a5b8 <ferror@plt+0x16628>
  41a52c:	cmp	w0, #0x3
  41a530:	b.eq	41a60c <ferror@plt+0x1667c>  // b.none
  41a534:	ldr	x26, [x22, #40]
  41a538:	cbz	x26, 41a5b8 <ferror@plt+0x16628>
  41a53c:	ldr	x3, [x23, #40]
  41a540:	cbz	x3, 41a558 <ferror@plt+0x165c8>
  41a544:	ldr	x1, [x23, #56]
  41a548:	mov	x0, x26
  41a54c:	blr	x3
  41a550:	mov	x26, x0
  41a554:	cbz	x0, 41a618 <ferror@plt+0x16688>
  41a558:	ldrb	w20, [x26]
  41a55c:	cbz	w20, 41a648 <ferror@plt+0x166b8>
  41a560:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41a564:	mov	x22, #0x0                   	// #0
  41a568:	ldr	x28, [x0, #952]
  41a56c:	nop
  41a570:	mov	x0, x26
  41a574:	bl	4354e8 <ferror@plt+0x31558>
  41a578:	mov	w27, w0
  41a57c:	bl	433840 <ferror@plt+0x2f8b0>
  41a580:	mov	w3, w0
  41a584:	mov	w0, w27
  41a588:	cbnz	w3, 41a59c <ferror@plt+0x1660c>
  41a58c:	bl	433908 <ferror@plt+0x2f978>
  41a590:	cmp	w0, #0x0
  41a594:	cinc	x22, x22, ne  // ne = any
  41a598:	add	x22, x22, #0x1
  41a59c:	and	x20, x20, #0xff
  41a5a0:	ldrb	w0, [x28, x20]
  41a5a4:	add	x26, x26, x0
  41a5a8:	ldrb	w20, [x26]
  41a5ac:	cbnz	w20, 41a570 <ferror@plt+0x165e0>
  41a5b0:	add	w22, w22, #0x1
  41a5b4:	add	w19, w19, w22
  41a5b8:	cmp	w24, w19
  41a5bc:	ldr	w1, [x23, #72]
  41a5c0:	csel	w24, w24, w19, ge  // ge = tcont
  41a5c4:	add	x21, x21, #0x1
  41a5c8:	cmp	w1, w21
  41a5cc:	b.gt	41a488 <ferror@plt+0x164f8>
  41a5d0:	mov	w0, w24
  41a5d4:	ldp	x19, x20, [sp, #16]
  41a5d8:	ldp	x21, x22, [sp, #32]
  41a5dc:	ldp	x23, x24, [sp, #48]
  41a5e0:	ldp	x25, x26, [sp, #64]
  41a5e4:	ldp	x27, x28, [sp, #80]
  41a5e8:	ldp	x29, x30, [sp], #112
  41a5ec:	ret
  41a5f0:	ldr	x20, [x26, x28]
  41a5f4:	cbnz	x20, 41a4b8 <ferror@plt+0x16528>
  41a5f8:	ldp	x2, x1, [sp, #96]
  41a5fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41a600:	add	x0, x0, #0xf78
  41a604:	bl	419d28 <ferror@plt+0x15d98>
  41a608:	b	41a514 <ferror@plt+0x16584>
  41a60c:	ldr	w0, [x22, #12]
  41a610:	tbnz	w0, #3, 41a5b8 <ferror@plt+0x16628>
  41a614:	b	41a534 <ferror@plt+0x165a4>
  41a618:	ldp	x2, x1, [sp, #96]
  41a61c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41a620:	mov	w22, #0x1                   	// #1
  41a624:	add	x0, x0, #0xf78
  41a628:	bl	419d28 <ferror@plt+0x15d98>
  41a62c:	b	41a5b4 <ferror@plt+0x16624>
  41a630:	mov	w24, #0x0                   	// #0
  41a634:	mov	w0, w24
  41a638:	ldp	x23, x24, [sp, #48]
  41a63c:	ldp	x25, x26, [sp, #64]
  41a640:	ldp	x29, x30, [sp], #112
  41a644:	ret
  41a648:	mov	w22, #0x1                   	// #1
  41a64c:	b	41a5b4 <ferror@plt+0x16624>
  41a650:	stp	x29, x30, [sp, #-112]!
  41a654:	mov	x29, sp
  41a658:	stp	x19, x20, [sp, #16]
  41a65c:	mov	w19, w2
  41a660:	stp	x21, x22, [sp, #32]
  41a664:	mov	x21, x3
  41a668:	stp	x23, x24, [sp, #48]
  41a66c:	mov	x24, x0
  41a670:	mov	x0, x5
  41a674:	stp	x25, x26, [sp, #64]
  41a678:	mov	x26, x4
  41a67c:	str	x1, [sp, #96]
  41a680:	mov	x1, x3
  41a684:	bl	40d588 <ferror@plt+0x95f8>
  41a688:	mov	x20, x0
  41a68c:	cbz	x0, 41a81c <ferror@plt+0x1688c>
  41a690:	mov	x0, #0x0                   	// #0
  41a694:	bl	42aef0 <ferror@plt+0x26f60>
  41a698:	ldrb	w2, [x21, #8]
  41a69c:	mov	x23, x0
  41a6a0:	cbz	w2, 41a7c4 <ferror@plt+0x16834>
  41a6a4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41a6a8:	mov	x3, x20
  41a6ac:	add	x1, x1, #0x3b0
  41a6b0:	bl	42d3c8 <ferror@plt+0x29438>
  41a6b4:	ldr	x0, [x21, #40]
  41a6b8:	cbz	x0, 41a6e4 <ferror@plt+0x16754>
  41a6bc:	ldr	x3, [x24]
  41a6c0:	cbz	x3, 41a6d0 <ferror@plt+0x16740>
  41a6c4:	ldr	x1, [sp, #96]
  41a6c8:	ldr	x1, [x1]
  41a6cc:	blr	x3
  41a6d0:	mov	x2, x0
  41a6d4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41a6d8:	mov	x0, x23
  41a6dc:	add	x1, x1, #0x3c8
  41a6e0:	bl	42d3c8 <ferror@plt+0x29438>
  41a6e4:	ldr	x25, [x23]
  41a6e8:	cbz	x25, 41a7d8 <ferror@plt+0x16848>
  41a6ec:	ldrb	w22, [x25]
  41a6f0:	cbz	w22, 41a7f8 <ferror@plt+0x16868>
  41a6f4:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41a6f8:	stp	x27, x28, [sp, #80]
  41a6fc:	mov	x28, x25
  41a700:	ldr	x0, [x0, #952]
  41a704:	mov	x20, #0x0                   	// #0
  41a708:	str	x0, [sp, #104]
  41a70c:	nop
  41a710:	mov	x0, x28
  41a714:	bl	4354e8 <ferror@plt+0x31558>
  41a718:	mov	w27, w0
  41a71c:	bl	433840 <ferror@plt+0x2f8b0>
  41a720:	mov	w3, w0
  41a724:	mov	w0, w27
  41a728:	cbnz	w3, 41a73c <ferror@plt+0x167ac>
  41a72c:	bl	433908 <ferror@plt+0x2f978>
  41a730:	cmp	w0, #0x0
  41a734:	cinc	x20, x20, ne  // ne = any
  41a738:	add	x20, x20, #0x1
  41a73c:	ldr	x0, [sp, #104]
  41a740:	and	x22, x22, #0xff
  41a744:	ldrb	w0, [x0, x22]
  41a748:	add	x28, x28, x0
  41a74c:	ldrb	w22, [x28]
  41a750:	cbnz	w22, 41a710 <ferror@plt+0x16780>
  41a754:	ldr	x5, [x21, #32]
  41a758:	add	w19, w19, #0x4
  41a75c:	sub	w20, w19, w20
  41a760:	ldp	x27, x28, [sp, #80]
  41a764:	cbz	x5, 41a80c <ferror@plt+0x1687c>
  41a768:	ldr	x2, [x24]
  41a76c:	cbz	x2, 41a784 <ferror@plt+0x167f4>
  41a770:	ldr	x0, [sp, #96]
  41a774:	ldr	x1, [x0]
  41a778:	mov	x0, x5
  41a77c:	blr	x2
  41a780:	mov	x5, x0
  41a784:	adrp	x4, 44b000 <ferror@plt+0x47070>
  41a788:	add	x4, x4, #0xc80
  41a78c:	mov	w3, w20
  41a790:	mov	x2, x25
  41a794:	mov	x0, x26
  41a798:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41a79c:	add	x1, x1, #0x3d0
  41a7a0:	bl	42d3c8 <ferror@plt+0x29438>
  41a7a4:	mov	x0, x23
  41a7a8:	mov	w1, #0x1                   	// #1
  41a7ac:	ldp	x19, x20, [sp, #16]
  41a7b0:	ldp	x21, x22, [sp, #32]
  41a7b4:	ldp	x23, x24, [sp, #48]
  41a7b8:	ldp	x25, x26, [sp, #64]
  41a7bc:	ldp	x29, x30, [sp], #112
  41a7c0:	b	42a758 <ferror@plt+0x267c8>
  41a7c4:	mov	x2, x20
  41a7c8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41a7cc:	add	x1, x1, #0x3c0
  41a7d0:	bl	42d3c8 <ferror@plt+0x29438>
  41a7d4:	b	41a6b4 <ferror@plt+0x16724>
  41a7d8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41a7dc:	add	x1, x1, #0x8f8
  41a7e0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41a7e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41a7e8:	add	x1, x1, #0x18
  41a7ec:	add	x2, x2, #0x3a0
  41a7f0:	add	x0, x0, #0xf78
  41a7f4:	bl	419d28 <ferror@plt+0x15d98>
  41a7f8:	ldr	x5, [x21, #32]
  41a7fc:	add	w19, w19, #0x4
  41a800:	mov	w20, #0x0                   	// #0
  41a804:	sub	w20, w19, w20
  41a808:	cbnz	x5, 41a768 <ferror@plt+0x167d8>
  41a80c:	adrp	x4, 44b000 <ferror@plt+0x47070>
  41a810:	add	x4, x4, #0xc80
  41a814:	mov	x5, x4
  41a818:	b	41a78c <ferror@plt+0x167fc>
  41a81c:	ldr	x20, [x21]
  41a820:	b	41a690 <ferror@plt+0x16700>
  41a824:	nop
  41a828:	stp	x29, x30, [sp, #-112]!
  41a82c:	mov	x29, sp
  41a830:	stp	x19, x20, [sp, #16]
  41a834:	mov	x19, x2
  41a838:	ldr	w6, [x2, #16]
  41a83c:	stp	x21, x22, [sp, #32]
  41a840:	mov	x20, x3
  41a844:	mov	x21, x0
  41a848:	stp	x23, x24, [sp, #48]
  41a84c:	mov	x22, x1
  41a850:	mov	x24, x4
  41a854:	mov	x23, x5
  41a858:	cbz	x3, 41aad0 <ferror@plt+0x16b40>
  41a85c:	cmp	w6, #0x5
  41a860:	b.eq	41ad1c <ferror@plt+0x16d8c>  // b.none
  41a864:	b.hi	41a910 <ferror@plt+0x16980>  // b.pmore
  41a868:	cmp	w6, #0x2
  41a86c:	b.eq	41ab90 <ferror@plt+0x16c00>  // b.none
  41a870:	b.ls	41a9a4 <ferror@plt+0x16a14>  // b.plast
  41a874:	cmp	w6, #0x3
  41a878:	b.eq	41ad68 <ferror@plt+0x16dd8>  // b.none
  41a87c:	mov	x0, x20
  41a880:	bl	427a88 <ferror@plt+0x23af8>
  41a884:	ldr	x2, [x21, #72]
  41a888:	mov	x23, x0
  41a88c:	ldr	x22, [x19, #24]
  41a890:	cbnz	x2, 41a8fc <ferror@plt+0x1696c>
  41a894:	nop
  41a898:	mov	x0, #0x28                  	// #40
  41a89c:	bl	417c60 <ferror@plt+0x13cd0>
  41a8a0:	mov	w2, #0x4                   	// #4
  41a8a4:	mov	x20, x0
  41a8a8:	mov	x1, x0
  41a8ac:	ldr	x0, [x21, #72]
  41a8b0:	str	w2, [x20]
  41a8b4:	str	x22, [x20, #8]
  41a8b8:	bl	40ede8 <ferror@plt+0xae58>
  41a8bc:	str	x0, [x21, #72]
  41a8c0:	ldr	x0, [x20, #24]
  41a8c4:	mov	w21, #0x1                   	// #1
  41a8c8:	bl	417d40 <ferror@plt+0x13db0>
  41a8cc:	ldr	x0, [x19, #24]
  41a8d0:	ldr	x1, [x0]
  41a8d4:	stp	x1, x23, [x20, #16]
  41a8d8:	str	x23, [x0]
  41a8dc:	mov	w0, w21
  41a8e0:	ldp	x19, x20, [sp, #16]
  41a8e4:	ldp	x21, x22, [sp, #32]
  41a8e8:	ldp	x23, x24, [sp, #48]
  41a8ec:	ldp	x29, x30, [sp], #112
  41a8f0:	ret
  41a8f4:	ldr	x2, [x2, #8]
  41a8f8:	cbz	x2, 41a898 <ferror@plt+0x16908>
  41a8fc:	ldr	x20, [x2]
  41a900:	ldr	x1, [x20, #8]
  41a904:	cmp	x22, x1
  41a908:	b.ne	41a8f4 <ferror@plt+0x16964>  // b.any
  41a90c:	b	41a8c0 <ferror@plt+0x16930>
  41a910:	cmp	w6, #0x7
  41a914:	b.eq	41ab1c <ferror@plt+0x16b8c>  // b.none
  41a918:	cmp	w6, #0x8
  41a91c:	b.ne	41a9fc <ferror@plt+0x16a6c>  // b.any
  41a920:	str	x25, [sp, #64]
  41a924:	bl	403e80 <__errno_location@plt>
  41a928:	mov	x22, x0
  41a92c:	add	x1, sp, #0x68
  41a930:	mov	x0, x20
  41a934:	mov	w2, #0x0                   	// #0
  41a938:	str	wzr, [x22]
  41a93c:	bl	428320 <ferror@plt+0x24390>
  41a940:	mov	x25, x0
  41a944:	ldrb	w1, [x20]
  41a948:	cbz	w1, 41aca4 <ferror@plt+0x16d14>
  41a94c:	ldr	x0, [sp, #104]
  41a950:	ldrb	w0, [x0]
  41a954:	cbnz	w0, 41aca4 <ferror@plt+0x16d14>
  41a958:	ldr	w0, [x22]
  41a95c:	cmp	w0, #0x22
  41a960:	b.eq	41ae08 <ferror@plt+0x16e78>  // b.none
  41a964:	ldr	x2, [x21, #72]
  41a968:	ldr	x22, [x19, #24]
  41a96c:	cbnz	x2, 41a97c <ferror@plt+0x169ec>
  41a970:	b	41aee0 <ferror@plt+0x16f50>
  41a974:	ldr	x2, [x2, #8]
  41a978:	cbz	x2, 41aee0 <ferror@plt+0x16f50>
  41a97c:	ldr	x20, [x2]
  41a980:	ldr	x1, [x20, #8]
  41a984:	cmp	x22, x1
  41a988:	b.ne	41a974 <ferror@plt+0x169e4>  // b.any
  41a98c:	ldr	x0, [x22]
  41a990:	str	x0, [x20, #16]
  41a994:	mov	w21, #0x1                   	// #1
  41a998:	str	x25, [x22]
  41a99c:	ldr	x25, [sp, #64]
  41a9a0:	b	41aa9c <ferror@plt+0x16b0c>
  41a9a4:	cbz	w6, 41aadc <ferror@plt+0x16b4c>
  41a9a8:	cmp	w6, #0x1
  41a9ac:	b.ne	41af98 <ferror@plt+0x17008>  // b.any
  41a9b0:	mov	x4, x23
  41a9b4:	mov	x0, x20
  41a9b8:	mov	x3, #0x0                   	// #0
  41a9bc:	mov	x2, #0x0                   	// #0
  41a9c0:	mov	x1, #0xffffffffffffffff    	// #-1
  41a9c4:	bl	443d88 <ferror@plt+0x3fdf8>
  41a9c8:	mov	x23, x0
  41a9cc:	cbz	x0, 41ad94 <ferror@plt+0x16e04>
  41a9d0:	ldr	x2, [x21, #72]
  41a9d4:	ldr	x22, [x19, #24]
  41a9d8:	cbnz	x2, 41a9e8 <ferror@plt+0x16a58>
  41a9dc:	b	41adb8 <ferror@plt+0x16e28>
  41a9e0:	ldr	x2, [x2, #8]
  41a9e4:	cbz	x2, 41adb8 <ferror@plt+0x16e28>
  41a9e8:	ldr	x20, [x2]
  41a9ec:	ldr	x1, [x20, #8]
  41a9f0:	cmp	x22, x1
  41a9f4:	b.ne	41a9e0 <ferror@plt+0x16a50>  // b.any
  41a9f8:	b	41a8c0 <ferror@plt+0x16930>
  41a9fc:	cmp	w6, #0x6
  41aa00:	b.ne	41af98 <ferror@plt+0x17008>  // b.any
  41aa04:	mov	x0, x20
  41aa08:	bl	427a88 <ferror@plt+0x23af8>
  41aa0c:	ldr	x1, [x21, #72]
  41aa10:	mov	x23, x0
  41aa14:	ldr	x22, [x19, #24]
  41aa18:	cbnz	x1, 41aabc <ferror@plt+0x16b2c>
  41aa1c:	nop
  41aa20:	mov	x0, #0x28                  	// #40
  41aa24:	bl	417c60 <ferror@plt+0x13cd0>
  41aa28:	mov	x20, x0
  41aa2c:	mov	x1, x0
  41aa30:	ldr	x0, [x21, #72]
  41aa34:	mov	w2, #0x5                   	// #5
  41aa38:	str	w2, [x20]
  41aa3c:	str	x22, [x20, #8]
  41aa40:	bl	40ede8 <ferror@plt+0xae58>
  41aa44:	str	x0, [x21, #72]
  41aa48:	ldr	w1, [x20, #24]
  41aa4c:	cbz	w1, 41ad9c <ferror@plt+0x16e0c>
  41aa50:	ldr	x0, [x20, #32]
  41aa54:	add	w1, w1, #0x2
  41aa58:	mov	x2, #0x8                   	// #8
  41aa5c:	sxtw	x1, w1
  41aa60:	bl	417f80 <ferror@plt+0x13ff0>
  41aa64:	str	x0, [x20, #32]
  41aa68:	ldrsw	x1, [x20, #24]
  41aa6c:	mov	w21, #0x1                   	// #1
  41aa70:	str	x23, [x0, x1, lsl #3]
  41aa74:	ldrsw	x0, [x20, #24]
  41aa78:	ldr	x1, [x20, #32]
  41aa7c:	add	x0, x0, #0x1
  41aa80:	str	xzr, [x1, x0, lsl #3]
  41aa84:	ldr	x1, [x19, #24]
  41aa88:	ldr	w0, [x20, #24]
  41aa8c:	ldr	x2, [x20, #32]
  41aa90:	add	w0, w0, w21
  41aa94:	str	w0, [x20, #24]
  41aa98:	str	x2, [x1]
  41aa9c:	mov	w0, w21
  41aaa0:	ldp	x19, x20, [sp, #16]
  41aaa4:	ldp	x21, x22, [sp, #32]
  41aaa8:	ldp	x23, x24, [sp, #48]
  41aaac:	ldp	x29, x30, [sp], #112
  41aab0:	ret
  41aab4:	ldr	x1, [x1, #8]
  41aab8:	cbz	x1, 41aa20 <ferror@plt+0x16a90>
  41aabc:	ldr	x20, [x1]
  41aac0:	ldr	x2, [x20, #8]
  41aac4:	cmp	x22, x2
  41aac8:	b.ne	41aab4 <ferror@plt+0x16b24>  // b.any
  41aacc:	b	41aa48 <ferror@plt+0x16ab8>
  41aad0:	cmp	w6, #0x3
  41aad4:	b.eq	41ac1c <ferror@plt+0x16c8c>  // b.none
  41aad8:	cbnz	w6, 41acec <ferror@plt+0x16d5c>
  41aadc:	ldr	x0, [x21, #72]
  41aae0:	ldr	x20, [x19, #24]
  41aae4:	cbnz	x0, 41aaf4 <ferror@plt+0x16b64>
  41aae8:	b	41adc8 <ferror@plt+0x16e38>
  41aaec:	ldr	x0, [x0, #8]
  41aaf0:	cbz	x0, 41adc8 <ferror@plt+0x16e38>
  41aaf4:	ldr	x1, [x0]
  41aaf8:	ldr	x1, [x1, #8]
  41aafc:	cmp	x20, x1
  41ab00:	b.ne	41aaec <ferror@plt+0x16b5c>  // b.any
  41ab04:	ldr	w0, [x19, #12]
  41ab08:	mov	w21, #0x1                   	// #1
  41ab0c:	tst	x0, #0x4
  41ab10:	cset	w0, eq  // eq = none
  41ab14:	str	w0, [x1]
  41ab18:	b	41aa9c <ferror@plt+0x16b0c>
  41ab1c:	bl	403e80 <__errno_location@plt>
  41ab20:	mov	x22, x0
  41ab24:	add	x1, sp, #0x68
  41ab28:	mov	x0, x20
  41ab2c:	str	wzr, [x22]
  41ab30:	bl	427f00 <ferror@plt+0x23f70>
  41ab34:	ldrb	w0, [x20]
  41ab38:	cbz	w0, 41ae9c <ferror@plt+0x16f0c>
  41ab3c:	ldr	x0, [sp, #104]
  41ab40:	ldrb	w0, [x0]
  41ab44:	cbnz	w0, 41ae9c <ferror@plt+0x16f0c>
  41ab48:	ldr	w0, [x22]
  41ab4c:	cmp	w0, #0x22
  41ab50:	b.eq	41ae58 <ferror@plt+0x16ec8>  // b.none
  41ab54:	ldr	x2, [x21, #72]
  41ab58:	ldr	x22, [x19, #24]
  41ab5c:	cbnz	x2, 41ab6c <ferror@plt+0x16bdc>
  41ab60:	b	41af10 <ferror@plt+0x16f80>
  41ab64:	ldr	x2, [x2, #8]
  41ab68:	cbz	x2, 41af10 <ferror@plt+0x16f80>
  41ab6c:	ldr	x20, [x2]
  41ab70:	ldr	x0, [x20, #8]
  41ab74:	cmp	x22, x0
  41ab78:	b.ne	41ab64 <ferror@plt+0x16bd4>  // b.any
  41ab7c:	ldr	d1, [x22]
  41ab80:	mov	w21, #0x1                   	// #1
  41ab84:	str	d1, [x20, #16]
  41ab88:	str	d0, [x22]
  41ab8c:	b	41aa9c <ferror@plt+0x16b0c>
  41ab90:	str	x25, [sp, #64]
  41ab94:	bl	403e80 <__errno_location@plt>
  41ab98:	mov	x22, x0
  41ab9c:	add	x1, sp, #0x68
  41aba0:	mov	x0, x20
  41aba4:	mov	w2, #0x0                   	// #0
  41aba8:	str	wzr, [x22]
  41abac:	bl	403b40 <strtol@plt>
  41abb0:	mov	x25, x0
  41abb4:	ldrb	w1, [x20]
  41abb8:	cbz	w1, 41aca4 <ferror@plt+0x16d14>
  41abbc:	ldr	x0, [sp, #104]
  41abc0:	ldrb	w0, [x0]
  41abc4:	cbnz	w0, 41aca4 <ferror@plt+0x16d14>
  41abc8:	cmp	x25, w25, sxtw
  41abcc:	b.ne	41ae08 <ferror@plt+0x16e78>  // b.any
  41abd0:	ldr	w0, [x22]
  41abd4:	cmp	w0, #0x22
  41abd8:	b.eq	41ae08 <ferror@plt+0x16e78>  // b.none
  41abdc:	ldr	x2, [x21, #72]
  41abe0:	ldr	x22, [x19, #24]
  41abe4:	cbnz	x2, 41abf4 <ferror@plt+0x16c64>
  41abe8:	b	41af48 <ferror@plt+0x16fb8>
  41abec:	ldr	x2, [x2, #8]
  41abf0:	cbz	x2, 41af48 <ferror@plt+0x16fb8>
  41abf4:	ldr	x20, [x2]
  41abf8:	ldr	x1, [x20, #8]
  41abfc:	cmp	x22, x1
  41ac00:	b.ne	41abec <ferror@plt+0x16c5c>  // b.any
  41ac04:	ldr	w0, [x22]
  41ac08:	mov	w21, #0x1                   	// #1
  41ac0c:	str	w0, [x20, #16]
  41ac10:	str	w25, [x22]
  41ac14:	ldr	x25, [sp, #64]
  41ac18:	b	41aa9c <ferror@plt+0x16b0c>
  41ac1c:	ldr	w0, [x2, #12]
  41ac20:	mov	w1, #0x28                  	// #40
  41ac24:	tst	w0, w1
  41ac28:	b.eq	41acec <ferror@plt+0x16d5c>  // b.none
  41ac2c:	tbz	w0, #5, 41ae50 <ferror@plt+0x16ec0>
  41ac30:	ldr	x2, [x22]
  41ac34:	mov	x3, x23
  41ac38:	ldr	x4, [x19, #24]
  41ac3c:	mov	x1, x20
  41ac40:	mov	x0, x24
  41ac44:	blr	x4
  41ac48:	cmp	w0, #0x0
  41ac4c:	mov	w21, w0
  41ac50:	ccmp	x23, #0x0, #0x4, eq  // eq = none
  41ac54:	b.eq	41ac98 <ferror@plt+0x16d08>  // b.none
  41ac58:	ldr	x0, [x23]
  41ac5c:	cbnz	x0, 41ac98 <ferror@plt+0x16d08>
  41ac60:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41ac64:	ldr	w1, [x19, #3464]
  41ac68:	cbnz	w1, 41ac80 <ferror@plt+0x16cf0>
  41ac6c:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41ac70:	add	x0, x0, #0x420
  41ac74:	bl	421a88 <ferror@plt+0x1daf8>
  41ac78:	mov	w1, w0
  41ac7c:	str	w0, [x19, #3464]
  41ac80:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41ac84:	mov	x4, x24
  41ac88:	mov	x0, x23
  41ac8c:	add	x3, x3, #0x490
  41ac90:	mov	w2, #0x2                   	// #2
  41ac94:	bl	409b68 <ferror@plt+0x5bd8>
  41ac98:	mov	x0, x20
  41ac9c:	bl	417d40 <ferror@plt+0x13db0>
  41aca0:	b	41aa9c <ferror@plt+0x16b0c>
  41aca4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41aca8:	ldr	w1, [x19, #3464]
  41acac:	cbnz	w1, 41acc4 <ferror@plt+0x16d34>
  41acb0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41acb4:	add	x0, x0, #0x420
  41acb8:	bl	421a88 <ferror@plt+0x1daf8>
  41acbc:	mov	w1, w0
  41acc0:	str	w0, [x19, #3464]
  41acc4:	mov	x5, x24
  41acc8:	mov	x4, x20
  41accc:	mov	x0, x23
  41acd0:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41acd4:	mov	w2, #0x1                   	// #1
  41acd8:	add	x3, x3, #0x440
  41acdc:	mov	w21, #0x0                   	// #0
  41ace0:	bl	409b68 <ferror@plt+0x5bd8>
  41ace4:	ldr	x25, [sp, #64]
  41ace8:	b	41aa9c <ferror@plt+0x16b0c>
  41acec:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41acf0:	add	x3, x3, #0x8f8
  41acf4:	adrp	x4, 450000 <ferror@plt+0x4c070>
  41acf8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41acfc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41ad00:	add	x3, x3, #0x30
  41ad04:	add	x4, x4, #0x3e0
  41ad08:	add	x1, x1, #0x410
  41ad0c:	add	x0, x0, #0xf78
  41ad10:	mov	w2, #0x478                 	// #1144
  41ad14:	str	x25, [sp, #64]
  41ad18:	bl	430e98 <ferror@plt+0x2cf08>
  41ad1c:	mov	x4, x23
  41ad20:	mov	x0, x20
  41ad24:	mov	x3, #0x0                   	// #0
  41ad28:	mov	x2, #0x0                   	// #0
  41ad2c:	mov	x1, #0xffffffffffffffff    	// #-1
  41ad30:	bl	443d88 <ferror@plt+0x3fdf8>
  41ad34:	mov	x23, x0
  41ad38:	cbz	x0, 41ad94 <ferror@plt+0x16e04>
  41ad3c:	ldr	x1, [x21, #72]
  41ad40:	ldr	x22, [x19, #24]
  41ad44:	cbnz	x1, 41ad54 <ferror@plt+0x16dc4>
  41ad48:	b	41aa20 <ferror@plt+0x16a90>
  41ad4c:	ldr	x1, [x1, #8]
  41ad50:	cbz	x1, 41aa20 <ferror@plt+0x16a90>
  41ad54:	ldr	x20, [x1]
  41ad58:	ldr	x2, [x20, #8]
  41ad5c:	cmp	x22, x2
  41ad60:	b.ne	41ad4c <ferror@plt+0x16dbc>  // b.any
  41ad64:	b	41aa48 <ferror@plt+0x16ab8>
  41ad68:	ldr	w0, [x2, #12]
  41ad6c:	tbnz	w0, #3, 41adf0 <ferror@plt+0x16e60>
  41ad70:	tbz	w0, #4, 41af78 <ferror@plt+0x16fe8>
  41ad74:	mov	x0, x20
  41ad78:	bl	427a88 <ferror@plt+0x23af8>
  41ad7c:	mov	x20, x0
  41ad80:	ldr	w1, [x19, #12]
  41ad84:	mov	w0, #0x28                  	// #40
  41ad88:	tst	w1, w0
  41ad8c:	ccmp	x20, #0x0, #0x0, eq  // eq = none
  41ad90:	b.ne	41ac30 <ferror@plt+0x16ca0>  // b.any
  41ad94:	mov	w21, #0x0                   	// #0
  41ad98:	b	41aa9c <ferror@plt+0x16b0c>
  41ad9c:	ldr	x1, [x19, #24]
  41ada0:	mov	x0, #0x10                  	// #16
  41ada4:	ldr	x1, [x1]
  41ada8:	str	x1, [x20, #16]
  41adac:	bl	417c00 <ferror@plt+0x13c70>
  41adb0:	str	x0, [x20, #32]
  41adb4:	b	41aa68 <ferror@plt+0x16ad8>
  41adb8:	mov	x0, #0x28                  	// #40
  41adbc:	bl	417c60 <ferror@plt+0x13cd0>
  41adc0:	mov	w2, #0x1                   	// #1
  41adc4:	b	41a8a4 <ferror@plt+0x16914>
  41adc8:	mov	x0, #0x28                  	// #40
  41adcc:	bl	417c60 <ferror@plt+0x13cd0>
  41add0:	mov	x1, x0
  41add4:	ldr	x0, [x21, #72]
  41add8:	str	wzr, [x1]
  41addc:	str	x20, [x1, #8]
  41ade0:	bl	40ede8 <ferror@plt+0xae58>
  41ade4:	str	x0, [x21, #72]
  41ade8:	ldr	x1, [x19, #24]
  41adec:	b	41ab04 <ferror@plt+0x16b74>
  41adf0:	mov	w1, #0x28                  	// #40
  41adf4:	mov	x20, #0x0                   	// #0
  41adf8:	tst	w0, w1
  41adfc:	b.ne	41ac30 <ferror@plt+0x16ca0>  // b.any
  41ae00:	mov	w21, #0x0                   	// #0
  41ae04:	b	41aa9c <ferror@plt+0x16b0c>
  41ae08:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41ae0c:	ldr	w1, [x19, #3464]
  41ae10:	cbnz	w1, 41ae28 <ferror@plt+0x16e98>
  41ae14:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41ae18:	add	x0, x0, #0x420
  41ae1c:	bl	421a88 <ferror@plt+0x1daf8>
  41ae20:	mov	w1, w0
  41ae24:	str	w0, [x19, #3464]
  41ae28:	mov	x5, x24
  41ae2c:	mov	x4, x20
  41ae30:	mov	x0, x23
  41ae34:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41ae38:	mov	w2, #0x1                   	// #1
  41ae3c:	add	x3, x3, #0x468
  41ae40:	mov	w21, #0x0                   	// #0
  41ae44:	bl	409b68 <ferror@plt+0x5bd8>
  41ae48:	ldr	x25, [sp, #64]
  41ae4c:	b	41aa9c <ferror@plt+0x16b0c>
  41ae50:	tbnz	w0, #3, 41ac30 <ferror@plt+0x16ca0>
  41ae54:	b	41ad70 <ferror@plt+0x16de0>
  41ae58:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41ae5c:	ldr	w1, [x19, #3464]
  41ae60:	cbnz	w1, 41ae78 <ferror@plt+0x16ee8>
  41ae64:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41ae68:	add	x0, x0, #0x420
  41ae6c:	bl	421a88 <ferror@plt+0x1daf8>
  41ae70:	mov	w1, w0
  41ae74:	str	w0, [x19, #3464]
  41ae78:	mov	x5, x24
  41ae7c:	mov	x4, x20
  41ae80:	mov	x0, x23
  41ae84:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41ae88:	mov	w2, #0x1                   	// #1
  41ae8c:	add	x3, x3, #0x4d0
  41ae90:	mov	w21, #0x0                   	// #0
  41ae94:	bl	409b68 <ferror@plt+0x5bd8>
  41ae98:	b	41aa9c <ferror@plt+0x16b0c>
  41ae9c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41aea0:	ldr	w1, [x19, #3464]
  41aea4:	cbnz	w1, 41aebc <ferror@plt+0x16f2c>
  41aea8:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41aeac:	add	x0, x0, #0x420
  41aeb0:	bl	421a88 <ferror@plt+0x1daf8>
  41aeb4:	mov	w1, w0
  41aeb8:	str	w0, [x19, #3464]
  41aebc:	mov	x5, x24
  41aec0:	mov	x4, x20
  41aec4:	mov	x0, x23
  41aec8:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41aecc:	mov	w2, #0x1                   	// #1
  41aed0:	add	x3, x3, #0x4a8
  41aed4:	mov	w21, #0x0                   	// #0
  41aed8:	bl	409b68 <ferror@plt+0x5bd8>
  41aedc:	b	41aa9c <ferror@plt+0x16b0c>
  41aee0:	mov	x0, #0x28                  	// #40
  41aee4:	bl	417c60 <ferror@plt+0x13cd0>
  41aee8:	mov	x20, x0
  41aeec:	mov	x1, x0
  41aef0:	ldr	x0, [x21, #72]
  41aef4:	mov	w2, #0x8                   	// #8
  41aef8:	str	w2, [x20]
  41aefc:	str	x22, [x20, #8]
  41af00:	bl	40ede8 <ferror@plt+0xae58>
  41af04:	str	x0, [x21, #72]
  41af08:	ldr	x22, [x19, #24]
  41af0c:	b	41a98c <ferror@plt+0x169fc>
  41af10:	mov	x0, #0x28                  	// #40
  41af14:	str	d0, [sp, #88]
  41af18:	bl	417c60 <ferror@plt+0x13cd0>
  41af1c:	mov	x20, x0
  41af20:	mov	x1, x0
  41af24:	mov	w2, #0x7                   	// #7
  41af28:	ldr	x0, [x21, #72]
  41af2c:	str	w2, [x20]
  41af30:	str	x22, [x20, #8]
  41af34:	bl	40ede8 <ferror@plt+0xae58>
  41af38:	str	x0, [x21, #72]
  41af3c:	ldr	d0, [sp, #88]
  41af40:	ldr	x22, [x19, #24]
  41af44:	b	41ab7c <ferror@plt+0x16bec>
  41af48:	mov	x0, #0x28                  	// #40
  41af4c:	bl	417c60 <ferror@plt+0x13cd0>
  41af50:	mov	x20, x0
  41af54:	mov	x1, x0
  41af58:	ldr	x0, [x21, #72]
  41af5c:	mov	w2, #0x2                   	// #2
  41af60:	str	w2, [x20]
  41af64:	str	x22, [x20, #8]
  41af68:	bl	40ede8 <ferror@plt+0xae58>
  41af6c:	str	x0, [x21, #72]
  41af70:	ldr	x22, [x19, #24]
  41af74:	b	41ac04 <ferror@plt+0x16c74>
  41af78:	mov	x0, x20
  41af7c:	mov	x4, x23
  41af80:	mov	x3, #0x0                   	// #0
  41af84:	mov	x2, #0x0                   	// #0
  41af88:	mov	x1, #0xffffffffffffffff    	// #-1
  41af8c:	bl	443d88 <ferror@plt+0x3fdf8>
  41af90:	mov	x20, x0
  41af94:	b	41ad80 <ferror@plt+0x16df0>
  41af98:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41af9c:	add	x3, x3, #0x8f8
  41afa0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41afa4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41afa8:	add	x3, x3, #0x30
  41afac:	add	x1, x1, #0x410
  41afb0:	add	x0, x0, #0xf78
  41afb4:	mov	x4, #0x0                   	// #0
  41afb8:	mov	w2, #0x548                 	// #1352
  41afbc:	str	x25, [sp, #64]
  41afc0:	bl	430e98 <ferror@plt+0x2cf08>
  41afc4:	nop
  41afc8:	stp	x29, x30, [sp, #-144]!
  41afcc:	mov	x29, sp
  41afd0:	stp	x25, x26, [sp, #64]
  41afd4:	ldr	w25, [x1, #72]
  41afd8:	stp	x0, x6, [sp, #96]
  41afdc:	cmp	w25, #0x0
  41afe0:	str	x7, [sp, #120]
  41afe4:	b.le	41b2b0 <ferror@plt+0x17320>
  41afe8:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41afec:	mov	w26, w4
  41aff0:	add	x0, x0, #0x4f8
  41aff4:	stp	x19, x20, [sp, #16]
  41aff8:	stp	x21, x22, [sp, #32]
  41affc:	mov	x22, x1
  41b000:	mov	x21, x3
  41b004:	add	x1, x1, #0x20
  41b008:	stp	x23, x24, [sp, #48]
  41b00c:	mov	x23, x2
  41b010:	mov	x24, x5
  41b014:	stp	x27, x28, [sp, #80]
  41b018:	mov	x27, #0x0                   	// #0
  41b01c:	stp	x0, x1, [sp, #128]
  41b020:	b	41b070 <ferror@plt+0x170e0>
  41b024:	cmp	w3, #0x3
  41b028:	b.eq	41b160 <ferror@plt+0x171d0>  // b.none
  41b02c:	mov	x0, x28
  41b030:	bl	4034d0 <strlen@plt>
  41b034:	mov	x3, x0
  41b038:	mov	x1, x28
  41b03c:	mov	x0, x21
  41b040:	sxtw	x28, w3
  41b044:	mov	x2, x28
  41b048:	bl	403830 <strncmp@plt>
  41b04c:	mov	w5, w0
  41b050:	cbnz	w0, 41b064 <ferror@plt+0x170d4>
  41b054:	ldrb	w0, [x21, x28]
  41b058:	cmp	w0, #0x3d
  41b05c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41b060:	b.eq	41b17c <ferror@plt+0x171ec>  // b.none
  41b064:	add	x27, x27, #0x1
  41b068:	cmp	w25, w27
  41b06c:	b.le	41b2a0 <ferror@plt+0x17310>
  41b070:	ldr	w20, [x23]
  41b074:	ldr	w0, [x24]
  41b078:	cmp	w20, w0
  41b07c:	b.ge	41b2a0 <ferror@plt+0x17310>  // b.tcont
  41b080:	add	x19, x27, x27, lsl #1
  41b084:	ldr	x0, [x22, #64]
  41b088:	lsl	x19, x19, #4
  41b08c:	add	x2, x0, x19
  41b090:	cbz	w26, 41b09c <ferror@plt+0x1710c>
  41b094:	ldr	w1, [x2, #12]
  41b098:	tbnz	w1, #6, 41b064 <ferror@plt+0x170d4>
  41b09c:	ldr	w3, [x2, #16]
  41b0a0:	ldr	x28, [x0, x19]
  41b0a4:	cbnz	w3, 41b024 <ferror@plt+0x17094>
  41b0a8:	mov	x1, x28
  41b0ac:	mov	x0, x21
  41b0b0:	bl	403ad0 <strcmp@plt>
  41b0b4:	cbnz	w0, 41b02c <ferror@plt+0x1709c>
  41b0b8:	mov	x1, x28
  41b0bc:	mov	x2, #0x0                   	// #0
  41b0c0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41b0c4:	add	x0, x0, #0x4f8
  41b0c8:	bl	427cd8 <ferror@plt+0x23d48>
  41b0cc:	mov	x4, x0
  41b0d0:	ldr	x5, [sp, #120]
  41b0d4:	mov	x3, #0x0                   	// #0
  41b0d8:	ldr	x2, [x22, #64]
  41b0dc:	add	x1, x22, #0x20
  41b0e0:	ldr	x21, [sp, #96]
  41b0e4:	add	x2, x2, x19
  41b0e8:	mov	x20, x0
  41b0ec:	mov	x0, x21
  41b0f0:	bl	41a828 <ferror@plt+0x16898>
  41b0f4:	mov	w5, w0
  41b0f8:	mov	x0, x20
  41b0fc:	str	w5, [sp, #96]
  41b100:	bl	417d40 <ferror@plt+0x13db0>
  41b104:	ldrsw	x19, [x23]
  41b108:	ldr	x0, [sp, #104]
  41b10c:	ldr	x1, [x0]
  41b110:	mov	x0, #0x10                  	// #16
  41b114:	add	x19, x1, x19, lsl #3
  41b118:	bl	417c60 <ferror@plt+0x13cd0>
  41b11c:	mov	x1, x0
  41b120:	ldr	x0, [x21, #80]
  41b124:	stp	x19, xzr, [x1]
  41b128:	bl	40ede8 <ferror@plt+0xae58>
  41b12c:	str	x0, [x21, #80]
  41b130:	ldr	x1, [sp, #144]
  41b134:	mov	w0, #0x1                   	// #1
  41b138:	str	w0, [x1]
  41b13c:	ldr	w5, [sp, #96]
  41b140:	ldp	x19, x20, [sp, #16]
  41b144:	mov	w0, w5
  41b148:	ldp	x21, x22, [sp, #32]
  41b14c:	ldp	x23, x24, [sp, #48]
  41b150:	ldp	x25, x26, [sp, #64]
  41b154:	ldp	x27, x28, [sp, #80]
  41b158:	ldp	x29, x30, [sp], #144
  41b15c:	ret
  41b160:	ldr	w0, [x2, #12]
  41b164:	tbz	w0, #3, 41b02c <ferror@plt+0x1709c>
  41b168:	mov	x1, x28
  41b16c:	mov	x0, x21
  41b170:	bl	403ad0 <strcmp@plt>
  41b174:	cbnz	w0, 41b02c <ferror@plt+0x1709c>
  41b178:	b	41b0b8 <ferror@plt+0x17128>
  41b17c:	ldr	x0, [sp, #104]
  41b180:	str	w5, [sp, #116]
  41b184:	ldr	x1, [x0]
  41b188:	mov	x0, #0x10                  	// #16
  41b18c:	add	x20, x1, w20, sxtw #3
  41b190:	bl	417c60 <ferror@plt+0x13cd0>
  41b194:	ldr	x25, [sp, #96]
  41b198:	mov	x1, x0
  41b19c:	ldr	x0, [x25, #80]
  41b1a0:	stp	x20, xzr, [x1]
  41b1a4:	bl	40ede8 <ferror@plt+0xae58>
  41b1a8:	ldr	x1, [x22, #64]
  41b1ac:	mov	x2, #0x0                   	// #0
  41b1b0:	ldr	x1, [x1, x19]
  41b1b4:	str	x0, [x25, #80]
  41b1b8:	ldr	x0, [sp, #128]
  41b1bc:	bl	427cd8 <ferror@plt+0x23d48>
  41b1c0:	mov	x25, x0
  41b1c4:	ldrb	w1, [x21, x28]
  41b1c8:	add	x3, x28, #0x1
  41b1cc:	ldr	w5, [sp, #116]
  41b1d0:	add	x20, x21, x3
  41b1d4:	cmp	w1, #0x3d
  41b1d8:	b.eq	41b254 <ferror@plt+0x172c4>  // b.none
  41b1dc:	ldr	x2, [x22, #64]
  41b1e0:	ldr	w0, [x24]
  41b1e4:	add	x2, x2, x19
  41b1e8:	ldr	w1, [x23]
  41b1ec:	sub	w0, w0, #0x1
  41b1f0:	cmp	w1, w0
  41b1f4:	ldr	w0, [x2, #16]
  41b1f8:	b.ge	41b308 <ferror@plt+0x17378>  // b.tcont
  41b1fc:	cmp	w0, #0x3
  41b200:	sxtw	x1, w1
  41b204:	ldr	x0, [sp, #104]
  41b208:	add	x1, x1, #0x1
  41b20c:	ldr	x0, [x0]
  41b210:	add	x28, x0, x1, lsl #3
  41b214:	ldr	x20, [x0, x1, lsl #3]
  41b218:	b.ne	41b224 <ferror@plt+0x17294>  // b.any
  41b21c:	ldr	w0, [x2, #12]
  41b220:	tbnz	w0, #5, 41b2c4 <ferror@plt+0x17334>
  41b224:	mov	x0, #0x10                  	// #16
  41b228:	bl	417c60 <ferror@plt+0x13cd0>
  41b22c:	mov	x1, x0
  41b230:	ldr	x0, [sp, #96]
  41b234:	ldr	x0, [x0, #80]
  41b238:	stp	x28, xzr, [x1]
  41b23c:	bl	40ede8 <ferror@plt+0xae58>
  41b240:	ldr	x2, [sp, #96]
  41b244:	ldr	w1, [x23]
  41b248:	str	x0, [x2, #80]
  41b24c:	add	w1, w1, #0x1
  41b250:	str	w1, [x23]
  41b254:	ldr	x0, [sp, #96]
  41b258:	mov	x3, x20
  41b25c:	ldr	x5, [sp, #120]
  41b260:	mov	x4, x25
  41b264:	ldr	x1, [sp, #136]
  41b268:	ldr	x2, [x22, #64]
  41b26c:	add	x2, x2, x19
  41b270:	bl	41a828 <ferror@plt+0x16898>
  41b274:	mov	w5, w0
  41b278:	cbz	w0, 41b2f8 <ferror@plt+0x17368>
  41b27c:	mov	x0, x25
  41b280:	bl	417d40 <ferror@plt+0x13db0>
  41b284:	ldr	x0, [sp, #144]
  41b288:	mov	w1, #0x1                   	// #1
  41b28c:	add	x27, x27, #0x1
  41b290:	str	w1, [x0]
  41b294:	ldr	w25, [x22, #72]
  41b298:	cmp	w25, w27
  41b29c:	b.gt	41b070 <ferror@plt+0x170e0>
  41b2a0:	ldp	x19, x20, [sp, #16]
  41b2a4:	ldp	x21, x22, [sp, #32]
  41b2a8:	ldp	x23, x24, [sp, #48]
  41b2ac:	ldp	x27, x28, [sp, #80]
  41b2b0:	mov	w5, #0x1                   	// #1
  41b2b4:	mov	w0, w5
  41b2b8:	ldp	x25, x26, [sp, #64]
  41b2bc:	ldp	x29, x30, [sp], #144
  41b2c0:	ret
  41b2c4:	ldrb	w0, [x20]
  41b2c8:	cmp	w0, #0x2d
  41b2cc:	b.ne	41b224 <ferror@plt+0x17294>  // b.any
  41b2d0:	ldr	x0, [sp, #96]
  41b2d4:	add	x1, x22, #0x20
  41b2d8:	ldr	x5, [sp, #120]
  41b2dc:	mov	x4, x25
  41b2e0:	mov	x3, #0x0                   	// #0
  41b2e4:	bl	41a828 <ferror@plt+0x16898>
  41b2e8:	mov	w5, w0
  41b2ec:	ldr	x2, [sp, #144]
  41b2f0:	mov	w1, #0x1                   	// #1
  41b2f4:	str	w1, [x2]
  41b2f8:	str	w5, [sp, #96]
  41b2fc:	mov	x0, x25
  41b300:	bl	417d40 <ferror@plt+0x13db0>
  41b304:	b	41b13c <ferror@plt+0x171ac>
  41b308:	cmp	w0, #0x3
  41b30c:	b.ne	41b318 <ferror@plt+0x17388>  // b.any
  41b310:	ldr	w0, [x2, #12]
  41b314:	tbnz	w0, #5, 41b2d0 <ferror@plt+0x17340>
  41b318:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41b31c:	ldr	w1, [x19, #3464]
  41b320:	cbnz	w1, 41b340 <ferror@plt+0x173b0>
  41b324:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41b328:	add	x0, x0, #0x420
  41b32c:	str	w5, [sp, #96]
  41b330:	bl	421a88 <ferror@plt+0x1daf8>
  41b334:	ldr	w5, [sp, #96]
  41b338:	mov	w1, w0
  41b33c:	str	w0, [x19, #3464]
  41b340:	ldr	x0, [sp, #120]
  41b344:	mov	x4, x25
  41b348:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41b34c:	mov	w2, #0x1                   	// #1
  41b350:	add	x3, x3, #0x500
  41b354:	str	w5, [sp, #96]
  41b358:	bl	409b68 <ferror@plt+0x5bd8>
  41b35c:	b	41b2fc <ferror@plt+0x1736c>
  41b360:	stp	x29, x30, [sp, #-144]!
  41b364:	mov	x29, sp
  41b368:	stp	x25, x26, [sp, #64]
  41b36c:	mov	x26, x1
  41b370:	ldr	w1, [x1, #72]
  41b374:	stp	x3, x5, [sp, #96]
  41b378:	cmp	w1, #0x0
  41b37c:	str	x6, [sp, #112]
  41b380:	b.le	41b4e8 <ferror@plt+0x17558>
  41b384:	stp	x19, x20, [sp, #16]
  41b388:	mov	x20, x0
  41b38c:	sxtw	x0, w2
  41b390:	add	x0, x0, #0x1
  41b394:	mov	w19, w2
  41b398:	mov	x25, #0x0                   	// #0
  41b39c:	stp	x21, x22, [sp, #32]
  41b3a0:	lsl	x0, x0, #3
  41b3a4:	adrp	x22, 450000 <ferror@plt+0x4c070>
  41b3a8:	mov	x21, x7
  41b3ac:	add	x22, x22, #0x518
  41b3b0:	stp	x23, x24, [sp, #48]
  41b3b4:	add	x24, x26, #0x20
  41b3b8:	stp	x27, x28, [sp, #80]
  41b3bc:	and	w27, w4, #0xff
  41b3c0:	str	x0, [sp, #120]
  41b3c4:	b	41b3d4 <ferror@plt+0x17444>
  41b3c8:	add	x25, x25, #0x1
  41b3cc:	cmp	w1, w25
  41b3d0:	b.le	41b4d8 <ferror@plt+0x17548>
  41b3d4:	add	x5, x25, x25, lsl #1
  41b3d8:	ldr	x0, [x26, #64]
  41b3dc:	lsl	x23, x5, #4
  41b3e0:	add	x0, x0, x23
  41b3e4:	ldrb	w0, [x0, #8]
  41b3e8:	cmp	w0, w27
  41b3ec:	b.ne	41b3c8 <ferror@plt+0x17438>  // b.any
  41b3f0:	mov	w1, w27
  41b3f4:	mov	x0, x22
  41b3f8:	bl	427c48 <ferror@plt+0x23cb8>
  41b3fc:	mov	x28, x0
  41b400:	ldr	x2, [x26, #64]
  41b404:	add	x2, x2, x23
  41b408:	ldr	w0, [x2, #16]
  41b40c:	cbz	w0, 41b50c <ferror@plt+0x1757c>
  41b410:	cmp	w0, #0x3
  41b414:	b.eq	41b530 <ferror@plt+0x175a0>  // b.none
  41b418:	ldr	x1, [sp, #96]
  41b41c:	ldr	w1, [x1]
  41b420:	cmp	w1, w19
  41b424:	b.gt	41b5b0 <ferror@plt+0x17620>
  41b428:	ldr	x1, [sp, #104]
  41b42c:	ldr	w1, [x1]
  41b430:	sub	w1, w1, #0x1
  41b434:	cmp	w1, w19
  41b438:	b.le	41b4fc <ferror@plt+0x1756c>
  41b43c:	cmp	w0, #0x3
  41b440:	ldp	x1, x0, [sp, #112]
  41b444:	ldr	x1, [x1]
  41b448:	add	x9, x1, x0
  41b44c:	ldr	x3, [x1, x0]
  41b450:	b.ne	41b45c <ferror@plt+0x174cc>  // b.any
  41b454:	ldr	w0, [x2, #12]
  41b458:	tbnz	w0, #5, 41b540 <ferror@plt+0x175b0>
  41b45c:	stp	x3, x9, [sp, #128]
  41b460:	mov	x0, #0x10                  	// #16
  41b464:	bl	417c60 <ferror@plt+0x13cd0>
  41b468:	mov	x1, x0
  41b46c:	ldr	x0, [x20, #80]
  41b470:	ldr	x9, [sp, #136]
  41b474:	stp	x9, xzr, [x1]
  41b478:	bl	40ede8 <ferror@plt+0xae58>
  41b47c:	ldr	x1, [sp, #96]
  41b480:	mov	x5, x21
  41b484:	ldr	x3, [sp, #128]
  41b488:	mov	x4, x28
  41b48c:	ldr	x2, [x26, #64]
  41b490:	str	x0, [x20, #80]
  41b494:	add	w0, w19, #0x1
  41b498:	str	w0, [x1]
  41b49c:	add	x2, x2, x23
  41b4a0:	mov	x1, x24
  41b4a4:	mov	x0, x20
  41b4a8:	bl	41a828 <ferror@plt+0x16898>
  41b4ac:	cbz	w0, 41b528 <ferror@plt+0x17598>
  41b4b0:	mov	x0, x28
  41b4b4:	bl	417d40 <ferror@plt+0x13db0>
  41b4b8:	ldr	x0, [sp, #144]
  41b4bc:	mov	w1, #0x1                   	// #1
  41b4c0:	add	x25, x25, #0x1
  41b4c4:	str	w1, [x0]
  41b4c8:	ldr	w1, [x26, #72]
  41b4cc:	cmp	w1, w25
  41b4d0:	b.gt	41b3d4 <ferror@plt+0x17444>
  41b4d4:	nop
  41b4d8:	ldp	x19, x20, [sp, #16]
  41b4dc:	ldp	x21, x22, [sp, #32]
  41b4e0:	ldp	x23, x24, [sp, #48]
  41b4e4:	ldp	x27, x28, [sp, #80]
  41b4e8:	mov	w5, #0x1                   	// #1
  41b4ec:	mov	w0, w5
  41b4f0:	ldp	x25, x26, [sp, #64]
  41b4f4:	ldp	x29, x30, [sp], #144
  41b4f8:	ret
  41b4fc:	cmp	w0, #0x3
  41b500:	b.ne	41b558 <ferror@plt+0x175c8>  // b.any
  41b504:	ldr	w0, [x2, #12]
  41b508:	tbz	w0, #5, 41b558 <ferror@plt+0x175c8>
  41b50c:	mov	x3, #0x0                   	// #0
  41b510:	mov	x5, x21
  41b514:	mov	x4, x28
  41b518:	mov	x1, x24
  41b51c:	mov	x0, x20
  41b520:	bl	41a828 <ferror@plt+0x16898>
  41b524:	cbnz	w0, 41b4b0 <ferror@plt+0x17520>
  41b528:	str	w0, [sp, #96]
  41b52c:	b	41b584 <ferror@plt+0x175f4>
  41b530:	ldr	w1, [x2, #12]
  41b534:	tbz	w1, #3, 41b418 <ferror@plt+0x17488>
  41b538:	mov	x3, #0x0                   	// #0
  41b53c:	b	41b510 <ferror@plt+0x17580>
  41b540:	ldrb	w0, [x3]
  41b544:	stp	x3, x9, [sp, #128]
  41b548:	cmp	w0, #0x2d
  41b54c:	b.ne	41b460 <ferror@plt+0x174d0>  // b.any
  41b550:	mov	x3, #0x0                   	// #0
  41b554:	b	41b510 <ferror@plt+0x17580>
  41b558:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41b55c:	ldr	w1, [x19, #3464]
  41b560:	cbz	w1, 41b5f4 <ferror@plt+0x17664>
  41b564:	mov	w5, #0x0                   	// #0
  41b568:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41b56c:	mov	x4, x28
  41b570:	add	x3, x3, #0x500
  41b574:	mov	x0, x21
  41b578:	mov	w2, #0x1                   	// #1
  41b57c:	str	w5, [sp, #96]
  41b580:	bl	409b68 <ferror@plt+0x5bd8>
  41b584:	mov	x0, x28
  41b588:	bl	417d40 <ferror@plt+0x13db0>
  41b58c:	ldr	w5, [sp, #96]
  41b590:	ldp	x19, x20, [sp, #16]
  41b594:	mov	w0, w5
  41b598:	ldp	x21, x22, [sp, #32]
  41b59c:	ldp	x23, x24, [sp, #48]
  41b5a0:	ldp	x25, x26, [sp, #64]
  41b5a4:	ldp	x27, x28, [sp, #80]
  41b5a8:	ldp	x29, x30, [sp], #144
  41b5ac:	ret
  41b5b0:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41b5b4:	ldr	w1, [x19, #3464]
  41b5b8:	cbnz	w1, 41b5d0 <ferror@plt+0x17640>
  41b5bc:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41b5c0:	add	x0, x0, #0x420
  41b5c4:	bl	421a88 <ferror@plt+0x1daf8>
  41b5c8:	mov	w1, w0
  41b5cc:	str	w0, [x19, #3464]
  41b5d0:	mov	w5, #0x0                   	// #0
  41b5d4:	mov	x4, x28
  41b5d8:	mov	x0, x21
  41b5dc:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41b5e0:	mov	w2, #0x2                   	// #2
  41b5e4:	add	x3, x3, #0x490
  41b5e8:	str	w5, [sp, #96]
  41b5ec:	bl	409b68 <ferror@plt+0x5bd8>
  41b5f0:	b	41b584 <ferror@plt+0x175f4>
  41b5f4:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41b5f8:	add	x0, x0, #0x420
  41b5fc:	bl	421a88 <ferror@plt+0x1daf8>
  41b600:	mov	w1, w0
  41b604:	str	w0, [x19, #3464]
  41b608:	b	41b564 <ferror@plt+0x175d4>
  41b60c:	nop
  41b610:	stp	x29, x30, [sp, #-32]!
  41b614:	mov	x29, sp
  41b618:	str	x19, [sp, #16]
  41b61c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  41b620:	ldr	w0, [x19, #3464]
  41b624:	cbnz	w0, 41b638 <ferror@plt+0x176a8>
  41b628:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41b62c:	add	x0, x0, #0x420
  41b630:	bl	421a88 <ferror@plt+0x1daf8>
  41b634:	str	w0, [x19, #3464]
  41b638:	ldr	x19, [sp, #16]
  41b63c:	ldp	x29, x30, [sp], #32
  41b640:	ret
  41b644:	nop
  41b648:	stp	x29, x30, [sp, #-32]!
  41b64c:	mov	x29, sp
  41b650:	stp	x19, x20, [sp, #16]
  41b654:	mov	x20, x0
  41b658:	mov	x0, #0x58                  	// #88
  41b65c:	bl	417c60 <ferror@plt+0x13cd0>
  41b660:	mov	x19, x0
  41b664:	mov	x0, x20
  41b668:	bl	427a88 <ferror@plt+0x23af8>
  41b66c:	mov	x2, x0
  41b670:	mov	x0, x19
  41b674:	ldrb	w1, [x19, #56]
  41b678:	str	x2, [x19, #8]
  41b67c:	and	w1, w1, #0xfffffffc
  41b680:	orr	w1, w1, #0x1
  41b684:	strb	w1, [x19, #56]
  41b688:	ldp	x19, x20, [sp, #16]
  41b68c:	ldp	x29, x30, [sp], #32
  41b690:	ret
  41b694:	nop
  41b698:	cbz	x0, 41b768 <ferror@plt+0x177d8>
  41b69c:	stp	x29, x30, [sp, #-48]!
  41b6a0:	adrp	x1, 41a000 <ferror@plt+0x16070>
  41b6a4:	add	x1, x1, #0x3b0
  41b6a8:	mov	x29, sp
  41b6ac:	stp	x19, x20, [sp, #16]
  41b6b0:	mov	x19, x0
  41b6b4:	ldr	x0, [x0]
  41b6b8:	bl	40ed38 <ferror@plt+0xada8>
  41b6bc:	ldr	x0, [x19, #64]
  41b6c0:	cbz	x0, 41b6c8 <ferror@plt+0x17738>
  41b6c4:	bl	41a3b0 <ferror@plt+0x16420>
  41b6c8:	ldr	x20, [x19, #72]
  41b6cc:	cbz	x20, 41b6e4 <ferror@plt+0x17754>
  41b6d0:	ldr	x0, [x20]
  41b6d4:	bl	417d40 <ferror@plt+0x13db0>
  41b6d8:	ldr	x20, [x20, #8]
  41b6dc:	cbnz	x20, 41b6d0 <ferror@plt+0x17740>
  41b6e0:	ldr	x20, [x19, #72]
  41b6e4:	mov	x0, x20
  41b6e8:	bl	40ed18 <ferror@plt+0xad88>
  41b6ec:	str	xzr, [x19, #72]
  41b6f0:	ldr	x20, [x19, #80]
  41b6f4:	cbz	x20, 41b724 <ferror@plt+0x17794>
  41b6f8:	str	x21, [sp, #32]
  41b6fc:	nop
  41b700:	ldr	x21, [x20]
  41b704:	ldr	x0, [x21, #8]
  41b708:	bl	417d40 <ferror@plt+0x13db0>
  41b70c:	mov	x0, x21
  41b710:	bl	417d40 <ferror@plt+0x13db0>
  41b714:	ldr	x20, [x20, #8]
  41b718:	cbnz	x20, 41b700 <ferror@plt+0x17770>
  41b71c:	ldr	x21, [sp, #32]
  41b720:	ldr	x20, [x19, #80]
  41b724:	mov	x0, x20
  41b728:	bl	40ed18 <ferror@plt+0xad88>
  41b72c:	str	xzr, [x19, #80]
  41b730:	ldr	x0, [x19, #8]
  41b734:	bl	417d40 <ferror@plt+0x13db0>
  41b738:	ldr	x0, [x19, #16]
  41b73c:	bl	417d40 <ferror@plt+0x13db0>
  41b740:	ldr	x0, [x19, #24]
  41b744:	bl	417d40 <ferror@plt+0x13db0>
  41b748:	ldr	x1, [x19, #40]
  41b74c:	cbz	x1, 41b758 <ferror@plt+0x177c8>
  41b750:	ldr	x0, [x19, #48]
  41b754:	blr	x1
  41b758:	mov	x0, x19
  41b75c:	ldp	x19, x20, [sp, #16]
  41b760:	ldp	x29, x30, [sp], #48
  41b764:	b	417d40 <ferror@plt+0x13db0>
  41b768:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b76c:	add	x1, x1, #0x8f8
  41b770:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41b774:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b778:	add	x1, x1, #0x40
  41b77c:	add	x2, x2, #0xee0
  41b780:	add	x0, x0, #0xf78
  41b784:	b	419d28 <ferror@plt+0x15d98>
  41b788:	cbz	x0, 41b79c <ferror@plt+0x1780c>
  41b78c:	ldrb	w2, [x0, #56]
  41b790:	bfxil	w2, w1, #0, #1
  41b794:	strb	w2, [x0, #56]
  41b798:	ret
  41b79c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b7a0:	add	x1, x1, #0x8f8
  41b7a4:	add	x1, x1, #0x58
  41b7a8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41b7ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b7b0:	add	x2, x2, #0xee0
  41b7b4:	add	x0, x0, #0xf78
  41b7b8:	b	419d28 <ferror@plt+0x15d98>
  41b7bc:	nop
  41b7c0:	cbz	x0, 41b7d0 <ferror@plt+0x17840>
  41b7c4:	ldrb	w0, [x0, #56]
  41b7c8:	and	w0, w0, #0x1
  41b7cc:	ret
  41b7d0:	stp	x29, x30, [sp, #-16]!
  41b7d4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b7d8:	add	x1, x1, #0x8f8
  41b7dc:	mov	x29, sp
  41b7e0:	add	x1, x1, #0x80
  41b7e4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41b7e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b7ec:	add	x2, x2, #0xee0
  41b7f0:	add	x0, x0, #0xf78
  41b7f4:	bl	419d28 <ferror@plt+0x15d98>
  41b7f8:	mov	w0, #0x0                   	// #0
  41b7fc:	ldp	x29, x30, [sp], #16
  41b800:	ret
  41b804:	nop
  41b808:	cbz	x0, 41b81c <ferror@plt+0x1788c>
  41b80c:	ldrb	w2, [x0, #56]
  41b810:	bfi	w2, w1, #1, #1
  41b814:	strb	w2, [x0, #56]
  41b818:	ret
  41b81c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b820:	add	x1, x1, #0x8f8
  41b824:	add	x1, x1, #0xa8
  41b828:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41b82c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b830:	add	x2, x2, #0xee0
  41b834:	add	x0, x0, #0xf78
  41b838:	b	419d28 <ferror@plt+0x15d98>
  41b83c:	nop
  41b840:	cbz	x0, 41b850 <ferror@plt+0x178c0>
  41b844:	ldrb	w0, [x0, #56]
  41b848:	ubfx	x0, x0, #1, #1
  41b84c:	ret
  41b850:	stp	x29, x30, [sp, #-16]!
  41b854:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b858:	add	x1, x1, #0x8f8
  41b85c:	mov	x29, sp
  41b860:	add	x1, x1, #0xd8
  41b864:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41b868:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b86c:	add	x2, x2, #0xee0
  41b870:	add	x0, x0, #0xf78
  41b874:	bl	419d28 <ferror@plt+0x15d98>
  41b878:	mov	w0, #0x0                   	// #0
  41b87c:	ldp	x29, x30, [sp], #16
  41b880:	ret
  41b884:	nop
  41b888:	cbz	x0, 41b950 <ferror@plt+0x179c0>
  41b88c:	stp	x29, x30, [sp, #-64]!
  41b890:	mov	x29, sp
  41b894:	stp	x21, x22, [sp, #32]
  41b898:	mov	x21, x1
  41b89c:	cbz	x1, 41b970 <ferror@plt+0x179e0>
  41b8a0:	stp	x19, x20, [sp, #16]
  41b8a4:	ldr	x20, [x1]
  41b8a8:	cbz	x20, 41b998 <ferror@plt+0x17a08>
  41b8ac:	mov	x22, x0
  41b8b0:	ldr	x0, [x1, #8]
  41b8b4:	cbz	x0, 41b9c4 <ferror@plt+0x17a34>
  41b8b8:	ldr	x0, [x1, #16]
  41b8bc:	cbz	x0, 41b9f0 <ferror@plt+0x17a60>
  41b8c0:	ldr	x19, [x22]
  41b8c4:	cbz	x19, 41b930 <ferror@plt+0x179a0>
  41b8c8:	stp	x23, x24, [sp, #48]
  41b8cc:	adrp	x24, 450000 <ferror@plt+0x4c070>
  41b8d0:	adrp	x23, 44d000 <ferror@plt+0x49070>
  41b8d4:	add	x24, x24, #0x578
  41b8d8:	add	x23, x23, #0xf78
  41b8dc:	b	41b90c <ferror@plt+0x1797c>
  41b8e0:	cbz	x1, 41b900 <ferror@plt+0x17970>
  41b8e4:	bl	403ad0 <strcmp@plt>
  41b8e8:	cbnz	w0, 41b900 <ferror@plt+0x17970>
  41b8ec:	mov	x3, x20
  41b8f0:	mov	x2, x24
  41b8f4:	mov	x0, x23
  41b8f8:	mov	w1, #0x10                  	// #16
  41b8fc:	bl	4199b8 <ferror@plt+0x15a28>
  41b900:	ldr	x19, [x19, #8]
  41b904:	cbz	x19, 41b928 <ferror@plt+0x17998>
  41b908:	ldr	x20, [x21]
  41b90c:	mov	x0, x20
  41b910:	ldr	x1, [x19]
  41b914:	ldr	x1, [x1]
  41b918:	cbnz	x20, 41b8e0 <ferror@plt+0x17950>
  41b91c:	cbz	x1, 41b8ec <ferror@plt+0x1795c>
  41b920:	ldr	x19, [x19, #8]
  41b924:	cbnz	x19, 41b908 <ferror@plt+0x17978>
  41b928:	ldp	x23, x24, [sp, #48]
  41b92c:	ldr	x19, [x22]
  41b930:	mov	x1, x21
  41b934:	mov	x0, x19
  41b938:	bl	40ed88 <ferror@plt+0xadf8>
  41b93c:	ldp	x19, x20, [sp, #16]
  41b940:	str	x0, [x22]
  41b944:	ldp	x21, x22, [sp, #32]
  41b948:	ldp	x29, x30, [sp], #64
  41b94c:	ret
  41b950:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b954:	add	x1, x1, #0x8f8
  41b958:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41b95c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b960:	add	x1, x1, #0x108
  41b964:	add	x2, x2, #0xee0
  41b968:	add	x0, x0, #0xf78
  41b96c:	b	419d28 <ferror@plt+0x15d98>
  41b970:	ldp	x21, x22, [sp, #32]
  41b974:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b978:	ldp	x29, x30, [sp], #64
  41b97c:	add	x1, x1, #0x8f8
  41b980:	add	x1, x1, #0x108
  41b984:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41b988:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b98c:	add	x2, x2, #0x390
  41b990:	add	x0, x0, #0xf78
  41b994:	b	419d28 <ferror@plt+0x15d98>
  41b998:	ldp	x19, x20, [sp, #16]
  41b99c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b9a0:	ldp	x21, x22, [sp, #32]
  41b9a4:	add	x1, x1, #0x8f8
  41b9a8:	ldp	x29, x30, [sp], #64
  41b9ac:	add	x1, x1, #0x108
  41b9b0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41b9b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b9b8:	add	x2, x2, #0x520
  41b9bc:	add	x0, x0, #0xf78
  41b9c0:	b	419d28 <ferror@plt+0x15d98>
  41b9c4:	ldp	x19, x20, [sp, #16]
  41b9c8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b9cc:	ldp	x21, x22, [sp, #32]
  41b9d0:	add	x1, x1, #0x8f8
  41b9d4:	ldp	x29, x30, [sp], #64
  41b9d8:	add	x1, x1, #0x108
  41b9dc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41b9e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41b9e4:	add	x2, x2, #0x538
  41b9e8:	add	x0, x0, #0xf78
  41b9ec:	b	419d28 <ferror@plt+0x15d98>
  41b9f0:	ldp	x19, x20, [sp, #16]
  41b9f4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41b9f8:	ldp	x21, x22, [sp, #32]
  41b9fc:	add	x1, x1, #0x8f8
  41ba00:	ldp	x29, x30, [sp], #64
  41ba04:	add	x1, x1, #0x108
  41ba08:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41ba0c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41ba10:	add	x2, x2, #0x558
  41ba14:	add	x0, x0, #0xf78
  41ba18:	b	419d28 <ferror@plt+0x15d98>
  41ba1c:	nop
  41ba20:	cbz	x0, 41ba50 <ferror@plt+0x17ac0>
  41ba24:	cbz	x1, 41ba70 <ferror@plt+0x17ae0>
  41ba28:	ldr	x2, [x0, #64]
  41ba2c:	cbnz	x2, 41ba38 <ferror@plt+0x17aa8>
  41ba30:	str	x1, [x0, #64]
  41ba34:	ret
  41ba38:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41ba3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41ba40:	add	x2, x2, #0x5b8
  41ba44:	add	x0, x0, #0xf78
  41ba48:	mov	w1, #0x10                  	// #16
  41ba4c:	b	4199b8 <ferror@plt+0x15a28>
  41ba50:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41ba54:	add	x1, x1, #0x8f8
  41ba58:	add	x1, x1, #0x128
  41ba5c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41ba60:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41ba64:	add	x2, x2, #0xee0
  41ba68:	add	x0, x0, #0xf78
  41ba6c:	b	419d28 <ferror@plt+0x15d98>
  41ba70:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41ba74:	add	x1, x1, #0x8f8
  41ba78:	add	x1, x1, #0x128
  41ba7c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41ba80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41ba84:	add	x2, x2, #0x390
  41ba88:	add	x0, x0, #0xf78
  41ba8c:	b	419d28 <ferror@plt+0x15d98>
  41ba90:	cbz	x0, 41ba9c <ferror@plt+0x17b0c>
  41ba94:	ldr	x0, [x0, #64]
  41ba98:	ret
  41ba9c:	stp	x29, x30, [sp, #-16]!
  41baa0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41baa4:	add	x1, x1, #0x8f8
  41baa8:	mov	x29, sp
  41baac:	add	x1, x1, #0x148
  41bab0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41bab4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41bab8:	add	x2, x2, #0xee0
  41babc:	add	x0, x0, #0xf78
  41bac0:	bl	419d28 <ferror@plt+0x15d98>
  41bac4:	mov	x0, #0x0                   	// #0
  41bac8:	ldp	x29, x30, [sp], #16
  41bacc:	ret
  41bad0:	sub	sp, sp, #0x490
  41bad4:	stp	x29, x30, [sp]
  41bad8:	mov	x29, sp
  41badc:	stp	x19, x20, [sp, #16]
  41bae0:	mov	x19, x0
  41bae4:	stp	x21, x22, [sp, #32]
  41bae8:	stp	x23, x24, [sp, #48]
  41baec:	stp	x25, x26, [sp, #64]
  41baf0:	stp	x27, x28, [sp, #80]
  41baf4:	str	x0, [sp, #104]
  41baf8:	mov	x0, #0x400                 	// #1024
  41bafc:	str	x2, [sp, #120]
  41bb00:	str	w1, [sp, #132]
  41bb04:	bl	42a6d8 <ferror@plt+0x26748>
  41bb08:	ldr	x3, [x19, #64]
  41bb0c:	mov	x27, x0
  41bb10:	cbz	x3, 41c07c <ferror@plt+0x180ec>
  41bb14:	ldr	w1, [x3, #72]
  41bb18:	cmp	w1, #0x0
  41bb1c:	b.le	41c07c <ferror@plt+0x180ec>
  41bb20:	ldr	x0, [x3, #64]
  41bb24:	sub	w1, w1, #0x1
  41bb28:	mov	w4, #0x30                  	// #48
  41bb2c:	add	x2, x0, #0x30
  41bb30:	umaddl	x2, w1, w4, x2
  41bb34:	b	41bb44 <ferror@plt+0x17bb4>
  41bb38:	add	x0, x0, #0x30
  41bb3c:	cmp	x2, x0
  41bb40:	b.eq	41c07c <ferror@plt+0x180ec>  // b.none
  41bb44:	ldr	x1, [x0]
  41bb48:	ldrb	w1, [x1]
  41bb4c:	cbnz	w1, 41bb38 <ferror@plt+0x17ba8>
  41bb50:	ldr	x2, [x3, #40]
  41bb54:	ldr	x19, [x0, #40]
  41bb58:	cbz	x2, 41bb6c <ferror@plt+0x17bdc>
  41bb5c:	ldr	x1, [x3, #56]
  41bb60:	mov	x0, x19
  41bb64:	blr	x2
  41bb68:	mov	x19, x0
  41bb6c:	bl	439920 <ferror@plt+0x35990>
  41bb70:	mov	x3, x0
  41bb74:	adrp	x4, 450000 <ferror@plt+0x4c070>
  41bb78:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41bb7c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41bb80:	add	x4, x4, #0x610
  41bb84:	add	x2, x2, #0x620
  41bb88:	mov	x0, x27
  41bb8c:	add	x1, x1, #0x628
  41bb90:	bl	42d3c8 <ferror@plt+0x29438>
  41bb94:	cbz	x19, 41bbb4 <ferror@plt+0x17c24>
  41bb98:	mov	x0, x27
  41bb9c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  41bba0:	add	x1, x1, #0x588
  41bba4:	bl	42b150 <ferror@plt+0x271c0>
  41bba8:	mov	x1, x19
  41bbac:	mov	x0, x27
  41bbb0:	bl	42b150 <ferror@plt+0x271c0>
  41bbb4:	ldr	x19, [sp, #104]
  41bbb8:	ldr	x0, [x19, #8]
  41bbbc:	cbz	x0, 41bbf0 <ferror@plt+0x17c60>
  41bbc0:	mov	x0, x27
  41bbc4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  41bbc8:	add	x1, x1, #0x588
  41bbcc:	bl	42b150 <ferror@plt+0x271c0>
  41bbd0:	ldr	x2, [x19, #32]
  41bbd4:	cbz	x2, 41c63c <ferror@plt+0x186ac>
  41bbd8:	ldr	x0, [x19, #8]
  41bbdc:	ldr	x1, [x19, #48]
  41bbe0:	blr	x2
  41bbe4:	mov	x1, x0
  41bbe8:	mov	x0, x27
  41bbec:	bl	42b150 <ferror@plt+0x271c0>
  41bbf0:	adrp	x19, 450000 <ferror@plt+0x4c070>
  41bbf4:	add	x19, x19, #0x638
  41bbf8:	mov	x1, x19
  41bbfc:	mov	x0, x27
  41bc00:	bl	42b150 <ferror@plt+0x271c0>
  41bc04:	ldr	x1, [sp, #104]
  41bc08:	ldr	x0, [x1, #16]
  41bc0c:	cbz	x0, 41bc38 <ferror@plt+0x17ca8>
  41bc10:	ldr	x2, [x1, #32]
  41bc14:	cbz	x2, 41bc20 <ferror@plt+0x17c90>
  41bc18:	ldr	x1, [x1, #48]
  41bc1c:	blr	x2
  41bc20:	mov	x1, x0
  41bc24:	mov	x0, x27
  41bc28:	bl	42b150 <ferror@plt+0x271c0>
  41bc2c:	mov	x1, x19
  41bc30:	mov	x0, x27
  41bc34:	bl	42b150 <ferror@plt+0x271c0>
  41bc38:	mov	x2, #0x400                 	// #1024
  41bc3c:	add	x21, sp, #0x90
  41bc40:	mov	w1, #0x0                   	// #0
  41bc44:	mov	x0, x21
  41bc48:	bl	403880 <memset@plt>
  41bc4c:	adrp	x1, 40e000 <ferror@plt+0xa070>
  41bc50:	adrp	x0, 40e000 <ferror@plt+0xa070>
  41bc54:	add	x1, x1, #0x9a0
  41bc58:	add	x0, x0, #0x9c0
  41bc5c:	bl	40ccf0 <ferror@plt+0x8d60>
  41bc60:	mov	x22, x0
  41bc64:	mov	x1, #0x0                   	// #0
  41bc68:	adrp	x3, 417000 <ferror@plt+0x13070>
  41bc6c:	mov	x2, #0x0                   	// #0
  41bc70:	add	x3, x3, #0xd40
  41bc74:	mov	x0, #0x0                   	// #0
  41bc78:	bl	40cc48 <ferror@plt+0x8cb8>
  41bc7c:	ldr	x1, [sp, #104]
  41bc80:	mov	x24, x0
  41bc84:	ldr	x1, [x1, #64]
  41bc88:	cbz	x1, 41bcec <ferror@plt+0x17d5c>
  41bc8c:	ldr	w0, [x1, #72]
  41bc90:	cmp	w0, #0x0
  41bc94:	b.le	41bcec <ferror@plt+0x17d5c>
  41bc98:	mov	x19, #0x0                   	// #0
  41bc9c:	mov	w25, #0x0                   	// #0
  41bca0:	mov	w23, #0x1                   	// #1
  41bca4:	nop
  41bca8:	ldr	x1, [x1, #64]
  41bcac:	mov	x0, x22
  41bcb0:	add	x20, x1, x19
  41bcb4:	ldr	x1, [x1, x19]
  41bcb8:	mov	x2, x20
  41bcbc:	bl	40d8a8 <ferror@plt+0x9918>
  41bcc0:	ldrb	w0, [x20, #8]
  41bcc4:	ldr	w1, [x21, x0, lsl #2]
  41bcc8:	cbz	w1, 41c040 <ferror@plt+0x180b0>
  41bccc:	ldr	x0, [sp, #104]
  41bcd0:	strb	wzr, [x20, #8]
  41bcd4:	add	w25, w25, #0x1
  41bcd8:	add	x19, x19, #0x30
  41bcdc:	ldr	x1, [x0, #64]
  41bce0:	ldr	w0, [x1, #72]
  41bce4:	cmp	w25, w0
  41bce8:	b.lt	41bca8 <ferror@plt+0x17d18>  // b.tstop
  41bcec:	ldr	x0, [sp, #104]
  41bcf0:	adrp	x28, 450000 <ferror@plt+0x4c070>
  41bcf4:	add	x1, x28, #0x640
  41bcf8:	str	x1, [sp, #112]
  41bcfc:	mov	w23, #0x1                   	// #1
  41bd00:	ldr	x0, [x0]
  41bd04:	str	x0, [sp, #96]
  41bd08:	cbz	x0, 41bdb8 <ferror@plt+0x17e28>
  41bd0c:	nop
  41bd10:	ldr	x0, [sp, #96]
  41bd14:	mov	x26, #0x0                   	// #0
  41bd18:	mov	w19, #0x0                   	// #0
  41bd1c:	ldr	x20, [x0]
  41bd20:	ldr	w0, [x20, #72]
  41bd24:	cmp	w0, #0x0
  41bd28:	b.gt	41bd50 <ferror@plt+0x17dc0>
  41bd2c:	b	41bda8 <ferror@plt+0x17e18>
  41bd30:	ldr	w1, [x28, #12]
  41bd34:	tbnz	w1, #6, 41bd90 <ferror@plt+0x17e00>
  41bd38:	strb	wzr, [x28, #8]
  41bd3c:	add	w19, w19, #0x1
  41bd40:	add	x26, x26, #0x30
  41bd44:	ldr	w0, [x20, #72]
  41bd48:	cmp	w0, w19
  41bd4c:	b.le	41bda8 <ferror@plt+0x17e18>
  41bd50:	ldr	x25, [x20, #64]
  41bd54:	mov	x0, x22
  41bd58:	add	x28, x25, x26
  41bd5c:	ldr	x1, [x25, x26]
  41bd60:	bl	40d588 <ferror@plt+0x95f8>
  41bd64:	cbz	x0, 41c038 <ferror@plt+0x180a8>
  41bd68:	ldr	w0, [x28, #12]
  41bd6c:	ldr	x5, [x25, x26]
  41bd70:	tbz	w0, #6, 41c014 <ferror@plt+0x18084>
  41bd74:	mov	x2, x28
  41bd78:	mov	x0, x22
  41bd7c:	mov	x1, x5
  41bd80:	bl	40d8a8 <ferror@plt+0x9918>
  41bd84:	ldrb	w0, [x28, #8]
  41bd88:	ldr	w1, [x21, x0, lsl #2]
  41bd8c:	cbnz	w1, 41bd30 <ferror@plt+0x17da0>
  41bd90:	str	w23, [x21, x0, lsl #2]
  41bd94:	add	w19, w19, #0x1
  41bd98:	ldr	w0, [x20, #72]
  41bd9c:	add	x26, x26, #0x30
  41bda0:	cmp	w0, w19
  41bda4:	b.gt	41bd50 <ferror@plt+0x17dc0>
  41bda8:	ldr	x0, [sp, #96]
  41bdac:	ldr	x0, [x0, #8]
  41bdb0:	str	x0, [sp, #96]
  41bdb4:	cbnz	x0, 41bd10 <ferror@plt+0x17d80>
  41bdb8:	mov	x0, x22
  41bdbc:	bl	40d478 <ferror@plt+0x94e8>
  41bdc0:	ldr	x1, [sp, #104]
  41bdc4:	ldrb	w0, [x1, #56]
  41bdc8:	ldr	x26, [x1]
  41bdcc:	and	w22, w0, #0x1
  41bdd0:	mov	x23, x26
  41bdd4:	tbnz	w0, #0, 41c22c <ferror@plt+0x1829c>
  41bdd8:	ldr	x0, [x1, #64]
  41bddc:	str	x0, [sp, #112]
  41bde0:	mov	w21, #0x0                   	// #0
  41bde4:	cbz	x0, 41bdfc <ferror@plt+0x17e6c>
  41bde8:	ldr	x0, [sp, #112]
  41bdec:	mov	x1, x24
  41bdf0:	bl	41a430 <ferror@plt+0x164a0>
  41bdf4:	cmp	w21, w0
  41bdf8:	csel	w21, w21, w0, ge  // ge = tcont
  41bdfc:	cbz	x26, 41bf4c <ferror@plt+0x17fbc>
  41be00:	ldr	x0, [sp, #104]
  41be04:	ldrb	w0, [x0, #56]
  41be08:	and	w22, w0, #0x1
  41be0c:	adrp	x28, 450000 <ferror@plt+0x4c070>
  41be10:	add	x28, x28, #0x8f8
  41be14:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41be18:	add	x26, x28, #0x18
  41be1c:	add	x0, x0, #0x3a0
  41be20:	str	x0, [sp, #136]
  41be24:	b	41be50 <ferror@plt+0x17ec0>
  41be28:	ldr	x0, [sp, #96]
  41be2c:	mov	x1, x24
  41be30:	bl	41a430 <ferror@plt+0x164a0>
  41be34:	cmp	w21, w0
  41be38:	ldr	x23, [x23, #8]
  41be3c:	csel	w21, w21, w0, ge  // ge = tcont
  41be40:	cbz	x23, 41bf4c <ferror@plt+0x17fbc>
  41be44:	ldr	x0, [sp, #104]
  41be48:	ldrb	w0, [x0, #56]
  41be4c:	and	w22, w0, #0x1
  41be50:	ldr	x0, [x23]
  41be54:	str	x0, [sp, #96]
  41be58:	cbz	w22, 41be28 <ferror@plt+0x17e98>
  41be5c:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41be60:	adrp	x20, 450000 <ferror@plt+0x4c070>
  41be64:	add	x20, x20, #0x608
  41be68:	mov	w19, #0x2d                  	// #45
  41be6c:	ldr	x22, [x0, #952]
  41be70:	mov	x28, #0x0                   	// #0
  41be74:	nop
  41be78:	mov	x0, x20
  41be7c:	bl	4354e8 <ferror@plt+0x31558>
  41be80:	mov	w25, w0
  41be84:	bl	433840 <ferror@plt+0x2f8b0>
  41be88:	mov	w3, w0
  41be8c:	mov	w0, w25
  41be90:	cbnz	w3, 41bea4 <ferror@plt+0x17f14>
  41be94:	bl	433908 <ferror@plt+0x2f978>
  41be98:	cmp	w0, #0x0
  41be9c:	cinc	x28, x28, ne  // ne = any
  41bea0:	add	x28, x28, #0x1
  41bea4:	and	x19, x19, #0xff
  41bea8:	ldrb	w0, [x22, x19]
  41beac:	add	x20, x20, x0
  41beb0:	ldrb	w19, [x20]
  41beb4:	cbnz	w19, 41be78 <ferror@plt+0x17ee8>
  41beb8:	ldr	x0, [sp, #96]
  41bebc:	str	w28, [sp, #112]
  41bec0:	ldr	x20, [x0]
  41bec4:	cbz	x20, 41c064 <ferror@plt+0x180d4>
  41bec8:	ldrb	w19, [x20]
  41becc:	mov	x28, #0x0                   	// #0
  41bed0:	cbz	w19, 41bf24 <ferror@plt+0x17f94>
  41bed4:	nop
  41bed8:	mov	x0, x20
  41bedc:	bl	4354e8 <ferror@plt+0x31558>
  41bee0:	mov	w25, w0
  41bee4:	bl	433840 <ferror@plt+0x2f8b0>
  41bee8:	mov	w4, w0
  41beec:	mov	w0, w25
  41bef0:	cbnz	w4, 41bf04 <ferror@plt+0x17f74>
  41bef4:	bl	433908 <ferror@plt+0x2f978>
  41bef8:	cmp	w0, #0x0
  41befc:	cinc	x28, x28, ne  // ne = any
  41bf00:	add	x28, x28, #0x1
  41bf04:	and	x19, x19, #0xff
  41bf08:	ldrb	w0, [x22, x19]
  41bf0c:	add	x20, x20, x0
  41bf10:	ldrb	w19, [x20]
  41bf14:	cbnz	w19, 41bed8 <ferror@plt+0x17f48>
  41bf18:	ldr	w0, [sp, #112]
  41bf1c:	add	w0, w0, w28
  41bf20:	str	w0, [sp, #112]
  41bf24:	ldr	w0, [sp, #112]
  41bf28:	mov	x1, x24
  41bf2c:	cmp	w21, w0
  41bf30:	csel	w21, w21, w0, ge  // ge = tcont
  41bf34:	ldr	x0, [sp, #96]
  41bf38:	bl	41a430 <ferror@plt+0x164a0>
  41bf3c:	cmp	w21, w0
  41bf40:	ldr	x23, [x23, #8]
  41bf44:	csel	w21, w21, w0, ge  // ge = tcont
  41bf48:	cbnz	x23, 41be44 <ferror@plt+0x17eb4>
  41bf4c:	ldr	x0, [sp, #120]
  41bf50:	add	w22, w21, #0x4
  41bf54:	cbz	x0, 41c460 <ferror@plt+0x184d0>
  41bf58:	ldr	x0, [sp, #120]
  41bf5c:	ldr	w1, [x0, #72]
  41bf60:	cmp	w1, #0x0
  41bf64:	b.le	41bfa4 <ferror@plt+0x18014>
  41bf68:	ldr	x0, [x0, #64]
  41bf6c:	sub	w1, w1, #0x1
  41bf70:	mov	w3, #0x30                  	// #48
  41bf74:	add	x2, x0, #0x30
  41bf78:	umaddl	x2, w1, w3, x2
  41bf7c:	nop
  41bf80:	ldr	x1, [x0]
  41bf84:	ldrb	w1, [x1]
  41bf88:	cbz	w1, 41bf98 <ferror@plt+0x18008>
  41bf8c:	ldr	w1, [x0, #12]
  41bf90:	tst	x1, #0x3
  41bf94:	b.eq	41c0a8 <ferror@plt+0x18118>  // b.none
  41bf98:	add	x0, x0, #0x30
  41bf9c:	cmp	x2, x0
  41bfa0:	b.ne	41bf80 <ferror@plt+0x17ff0>  // b.any
  41bfa4:	ldr	w0, [sp, #132]
  41bfa8:	cbnz	w0, 41c168 <ferror@plt+0x181d8>
  41bfac:	ldr	x1, [sp, #104]
  41bfb0:	ldr	x0, [x1, #24]
  41bfb4:	cbz	x0, 41bfe4 <ferror@plt+0x18054>
  41bfb8:	ldr	x2, [x1, #32]
  41bfbc:	cbz	x2, 41bfc8 <ferror@plt+0x18038>
  41bfc0:	ldr	x1, [x1, #48]
  41bfc4:	blr	x2
  41bfc8:	mov	x1, x0
  41bfcc:	mov	x0, x27
  41bfd0:	bl	42b150 <ferror@plt+0x271c0>
  41bfd4:	adrp	x1, 44b000 <ferror@plt+0x47070>
  41bfd8:	mov	x0, x27
  41bfdc:	add	x1, x1, #0xb20
  41bfe0:	bl	42b150 <ferror@plt+0x271c0>
  41bfe4:	mov	x0, x24
  41bfe8:	bl	40d478 <ferror@plt+0x94e8>
  41bfec:	mov	x0, x27
  41bff0:	mov	w1, #0x0                   	// #0
  41bff4:	ldp	x29, x30, [sp]
  41bff8:	ldp	x19, x20, [sp, #16]
  41bffc:	ldp	x21, x22, [sp, #32]
  41c000:	ldp	x23, x24, [sp, #48]
  41c004:	ldp	x25, x26, [sp, #64]
  41c008:	ldp	x27, x28, [sp, #80]
  41c00c:	add	sp, sp, #0x490
  41c010:	b	42a758 <ferror@plt+0x267c8>
  41c014:	ldr	x1, [x20]
  41c018:	mov	x2, x5
  41c01c:	ldr	x0, [sp, #112]
  41c020:	bl	427c48 <ferror@plt+0x23cb8>
  41c024:	mov	x2, x0
  41c028:	mov	x1, x28
  41c02c:	mov	x0, x24
  41c030:	bl	40d8a8 <ferror@plt+0x9918>
  41c034:	b	41bd84 <ferror@plt+0x17df4>
  41c038:	ldr	x5, [x25, x26]
  41c03c:	b	41bd74 <ferror@plt+0x17de4>
  41c040:	ldr	x1, [sp, #104]
  41c044:	str	w23, [x21, x0, lsl #2]
  41c048:	add	w25, w25, #0x1
  41c04c:	add	x19, x19, #0x30
  41c050:	ldr	x1, [x1, #64]
  41c054:	ldr	w0, [x1, #72]
  41c058:	cmp	w0, w25
  41c05c:	b.gt	41bca8 <ferror@plt+0x17d18>
  41c060:	b	41bcec <ferror@plt+0x17d5c>
  41c064:	ldr	x2, [sp, #136]
  41c068:	mov	x1, x26
  41c06c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41c070:	add	x0, x0, #0xf78
  41c074:	bl	419d28 <ferror@plt+0x15d98>
  41c078:	b	41bf24 <ferror@plt+0x17f94>
  41c07c:	bl	439920 <ferror@plt+0x35990>
  41c080:	mov	x3, x0
  41c084:	adrp	x4, 450000 <ferror@plt+0x4c070>
  41c088:	mov	x0, x27
  41c08c:	add	x4, x4, #0x610
  41c090:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41c094:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c098:	add	x2, x2, #0x620
  41c09c:	add	x1, x1, #0x628
  41c0a0:	bl	42d3c8 <ferror@plt+0x29438>
  41c0a4:	b	41bbb4 <ferror@plt+0x17c24>
  41c0a8:	ldr	x0, [sp, #120]
  41c0ac:	ldr	x2, [x0, #40]
  41c0b0:	ldr	x0, [x0, #8]
  41c0b4:	cbz	x2, 41c0c4 <ferror@plt+0x18134>
  41c0b8:	ldr	x1, [sp, #120]
  41c0bc:	ldr	x1, [x1, #56]
  41c0c0:	blr	x2
  41c0c4:	mov	x1, x0
  41c0c8:	adrp	x21, 44b000 <ferror@plt+0x47070>
  41c0cc:	mov	x0, x27
  41c0d0:	add	x26, x21, #0xb20
  41c0d4:	bl	42b150 <ferror@plt+0x271c0>
  41c0d8:	mov	x0, x27
  41c0dc:	mov	x1, x26
  41c0e0:	bl	42b150 <ferror@plt+0x271c0>
  41c0e4:	ldr	x0, [sp, #120]
  41c0e8:	ldr	w6, [x0, #72]
  41c0ec:	cmp	w6, #0x0
  41c0f0:	b.le	41c154 <ferror@plt+0x181c4>
  41c0f4:	add	x25, x0, #0x28
  41c0f8:	add	x23, x0, #0x38
  41c0fc:	mov	x19, #0x0                   	// #0
  41c100:	mov	w20, #0x0                   	// #0
  41c104:	nop
  41c108:	ldr	x21, [sp, #120]
  41c10c:	add	w20, w20, #0x1
  41c110:	ldr	x0, [x21, #64]
  41c114:	add	x3, x0, x19
  41c118:	ldr	w1, [x3, #12]
  41c11c:	tbnz	w1, #0, 41c148 <ferror@plt+0x181b8>
  41c120:	ldr	x0, [x0, x19]
  41c124:	mov	x5, x24
  41c128:	mov	x4, x27
  41c12c:	mov	w2, w22
  41c130:	mov	x1, x23
  41c134:	ldrb	w7, [x0]
  41c138:	mov	x0, x25
  41c13c:	cbz	w7, 41c148 <ferror@plt+0x181b8>
  41c140:	bl	41a650 <ferror@plt+0x166c0>
  41c144:	ldr	w6, [x21, #72]
  41c148:	add	x19, x19, #0x30
  41c14c:	cmp	w20, w6
  41c150:	b.lt	41c108 <ferror@plt+0x18178>  // b.tstop
  41c154:	mov	x1, x26
  41c158:	mov	x0, x27
  41c15c:	bl	42b150 <ferror@plt+0x271c0>
  41c160:	ldr	w0, [sp, #132]
  41c164:	cbz	w0, 41bfac <ferror@plt+0x1801c>
  41c168:	ldr	x0, [sp, #104]
  41c16c:	ldr	x23, [x0]
  41c170:	ldr	x0, [sp, #104]
  41c174:	ldr	x5, [x0, #64]
  41c178:	cbz	x5, 41c1c0 <ferror@plt+0x18230>
  41c17c:	ldr	w1, [x5, #72]
  41c180:	cmp	w1, #0x0
  41c184:	b.le	41c1c0 <ferror@plt+0x18230>
  41c188:	ldr	x0, [x5, #64]
  41c18c:	sub	w1, w1, #0x1
  41c190:	mov	w3, #0x30                  	// #48
  41c194:	add	x2, x0, #0x30
  41c198:	umaddl	x2, w1, w3, x2
  41c19c:	nop
  41c1a0:	ldr	x1, [x0]
  41c1a4:	ldrb	w1, [x1]
  41c1a8:	cbz	w1, 41c1b4 <ferror@plt+0x18224>
  41c1ac:	ldr	w1, [x0, #12]
  41c1b0:	tbz	w1, #0, 41c7a8 <ferror@plt+0x18818>
  41c1b4:	add	x0, x0, #0x30
  41c1b8:	cmp	x2, x0
  41c1bc:	b.ne	41c1a0 <ferror@plt+0x18210>  // b.any
  41c1c0:	mov	x4, x23
  41c1c4:	mov	w6, #0x30                  	// #48
  41c1c8:	cbz	x23, 41bfac <ferror@plt+0x1801c>
  41c1cc:	nop
  41c1d0:	ldr	x0, [x4]
  41c1d4:	cbz	x0, 41c220 <ferror@plt+0x18290>
  41c1d8:	ldr	w1, [x0, #72]
  41c1dc:	cmp	w1, #0x0
  41c1e0:	b.le	41c220 <ferror@plt+0x18290>
  41c1e4:	cmp	x0, x5
  41c1e8:	sub	w1, w1, #0x1
  41c1ec:	ldr	x0, [x0, #64]
  41c1f0:	b.ne	41c300 <ferror@plt+0x18370>  // b.any
  41c1f4:	add	x2, x0, #0x30
  41c1f8:	umaddl	x1, w1, w6, x2
  41c1fc:	nop
  41c200:	ldr	x2, [x0]
  41c204:	ldrb	w2, [x2]
  41c208:	cbz	w2, 41c214 <ferror@plt+0x18284>
  41c20c:	ldr	w2, [x0, #12]
  41c210:	tbz	w2, #0, 41c340 <ferror@plt+0x183b0>
  41c214:	add	x0, x0, #0x30
  41c218:	cmp	x1, x0
  41c21c:	b.ne	41c200 <ferror@plt+0x18270>  // b.any
  41c220:	ldr	x4, [x4, #8]
  41c224:	cbnz	x4, 41c1d0 <ferror@plt+0x18240>
  41c228:	b	41bfac <ferror@plt+0x1801c>
  41c22c:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41c230:	adrp	x25, 450000 <ferror@plt+0x4c070>
  41c234:	add	x25, x25, #0x5e8
  41c238:	mov	w19, #0x2d                  	// #45
  41c23c:	ldr	x20, [x0, #952]
  41c240:	mov	x21, #0x0                   	// #0
  41c244:	nop
  41c248:	mov	x0, x25
  41c24c:	bl	4354e8 <ferror@plt+0x31558>
  41c250:	mov	w28, w0
  41c254:	bl	433840 <ferror@plt+0x2f8b0>
  41c258:	mov	w2, w0
  41c25c:	mov	w0, w28
  41c260:	cbnz	w2, 41c274 <ferror@plt+0x182e4>
  41c264:	bl	433908 <ferror@plt+0x2f978>
  41c268:	cmp	w0, #0x0
  41c26c:	cinc	x21, x21, ne  // ne = any
  41c270:	add	x21, x21, #0x1
  41c274:	and	x19, x19, #0xff
  41c278:	ldrb	w0, [x20, x19]
  41c27c:	add	x25, x25, x0
  41c280:	ldrb	w19, [x25]
  41c284:	cbnz	w19, 41c248 <ferror@plt+0x182b8>
  41c288:	ldr	x0, [sp, #104]
  41c28c:	ldr	x0, [x0, #64]
  41c290:	str	x0, [sp, #112]
  41c294:	cbz	x26, 41c4e0 <ferror@plt+0x18550>
  41c298:	adrp	x28, 450000 <ferror@plt+0x4c070>
  41c29c:	add	x28, x28, #0x5f8
  41c2a0:	mov	w19, #0x2d                  	// #45
  41c2a4:	mov	x25, #0x0                   	// #0
  41c2a8:	mov	x0, x28
  41c2ac:	bl	4354e8 <ferror@plt+0x31558>
  41c2b0:	str	w0, [sp, #96]
  41c2b4:	bl	433840 <ferror@plt+0x2f8b0>
  41c2b8:	ldr	w2, [sp, #96]
  41c2bc:	mov	w4, w0
  41c2c0:	mov	w0, w2
  41c2c4:	cbnz	w4, 41c2d8 <ferror@plt+0x18348>
  41c2c8:	bl	433908 <ferror@plt+0x2f978>
  41c2cc:	cmp	w0, #0x0
  41c2d0:	cinc	x25, x25, ne  // ne = any
  41c2d4:	add	x25, x25, #0x1
  41c2d8:	and	x19, x19, #0xff
  41c2dc:	ldrb	w0, [x20, x19]
  41c2e0:	add	x28, x28, x0
  41c2e4:	ldrb	w19, [x28]
  41c2e8:	cbnz	w19, 41c2a8 <ferror@plt+0x18318>
  41c2ec:	ldr	x0, [sp, #112]
  41c2f0:	cmp	w21, w25
  41c2f4:	csel	w21, w21, w25, ge  // ge = tcont
  41c2f8:	cbnz	x0, 41bde8 <ferror@plt+0x17e58>
  41c2fc:	b	41be0c <ferror@plt+0x17e7c>
  41c300:	add	x2, x0, #0x3c
  41c304:	add	x0, x0, #0xc
  41c308:	umaddl	x1, w1, w6, x2
  41c30c:	nop
  41c310:	ldr	w2, [x0]
  41c314:	tbz	w2, #1, 41c328 <ferror@plt+0x18398>
  41c318:	ldur	x3, [x0, #-12]
  41c31c:	ldrb	w3, [x3]
  41c320:	cbz	w3, 41c328 <ferror@plt+0x18398>
  41c324:	tbz	w2, #0, 41c340 <ferror@plt+0x183b0>
  41c328:	add	x0, x0, #0x30
  41c32c:	cmp	x1, x0
  41c330:	b.ne	41c310 <ferror@plt+0x18380>  // b.any
  41c334:	ldr	x4, [x4, #8]
  41c338:	cbnz	x4, 41c1d0 <ferror@plt+0x18240>
  41c33c:	b	41bfac <ferror@plt+0x1801c>
  41c340:	mov	x0, x27
  41c344:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c348:	adrp	x21, 44b000 <ferror@plt+0x47070>
  41c34c:	add	x1, x1, #0x6e0
  41c350:	add	x26, x21, #0xb20
  41c354:	bl	42b150 <ferror@plt+0x271c0>
  41c358:	mov	x1, x26
  41c35c:	mov	x0, x27
  41c360:	bl	42b150 <ferror@plt+0x271c0>
  41c364:	ldr	x0, [sp, #104]
  41c368:	ldr	x7, [x0, #64]
  41c36c:	cbz	x7, 41c3d8 <ferror@plt+0x18448>
  41c370:	ldr	w9, [x7, #72]
  41c374:	cmp	w9, #0x0
  41c378:	b.le	41c3d8 <ferror@plt+0x18448>
  41c37c:	mov	x19, #0x0                   	// #0
  41c380:	add	x6, x19, x19, lsl #1
  41c384:	add	x19, x19, #0x1
  41c388:	ldr	x8, [x7, #64]
  41c38c:	lsl	x6, x6, #4
  41c390:	add	x3, x8, x6
  41c394:	ldr	w0, [x3, #12]
  41c398:	tbnz	w0, #0, 41c3cc <ferror@plt+0x1843c>
  41c39c:	ldr	x6, [x8, x6]
  41c3a0:	add	x1, x7, #0x38
  41c3a4:	add	x0, x7, #0x28
  41c3a8:	mov	x5, x24
  41c3ac:	mov	x4, x27
  41c3b0:	mov	w2, w22
  41c3b4:	ldrb	w6, [x6]
  41c3b8:	cbz	w6, 41c3cc <ferror@plt+0x1843c>
  41c3bc:	bl	41a650 <ferror@plt+0x166c0>
  41c3c0:	ldr	x0, [sp, #104]
  41c3c4:	ldr	x7, [x0, #64]
  41c3c8:	ldr	w9, [x7, #72]
  41c3cc:	cmp	w9, w19
  41c3d0:	b.gt	41c380 <ferror@plt+0x183f0>
  41c3d4:	cbz	x23, 41c450 <ferror@plt+0x184c0>
  41c3d8:	ldr	x25, [x23]
  41c3dc:	mov	x20, #0x0                   	// #0
  41c3e0:	mov	w19, #0x0                   	// #0
  41c3e4:	add	x21, x25, #0x38
  41c3e8:	add	x28, x25, #0x28
  41c3ec:	ldr	w6, [x25, #72]
  41c3f0:	cmp	w6, #0x0
  41c3f4:	b.le	41c448 <ferror@plt+0x184b8>
  41c3f8:	ldr	x3, [x25, #64]
  41c3fc:	add	w19, w19, #0x1
  41c400:	add	x3, x3, x20
  41c404:	add	x20, x20, #0x30
  41c408:	ldr	w0, [x3, #12]
  41c40c:	tbz	w0, #1, 41c440 <ferror@plt+0x184b0>
  41c410:	tbnz	w0, #0, 41c440 <ferror@plt+0x184b0>
  41c414:	ldr	x0, [x3]
  41c418:	mov	x5, x24
  41c41c:	mov	x4, x27
  41c420:	mov	w2, w22
  41c424:	mov	x1, x21
  41c428:	ldrb	w7, [x0]
  41c42c:	mov	x0, x28
  41c430:	cbz	w7, 41c440 <ferror@plt+0x184b0>
  41c434:	bl	41a650 <ferror@plt+0x166c0>
  41c438:	ldr	w6, [x25, #72]
  41c43c:	nop
  41c440:	cmp	w19, w6
  41c444:	b.lt	41c3f8 <ferror@plt+0x18468>  // b.tstop
  41c448:	ldr	x23, [x23, #8]
  41c44c:	cbnz	x23, 41c3d8 <ferror@plt+0x18448>
  41c450:	mov	x1, x26
  41c454:	mov	x0, x27
  41c458:	bl	42b150 <ferror@plt+0x271c0>
  41c45c:	b	41bfac <ferror@plt+0x1801c>
  41c460:	ldr	x1, [sp, #104]
  41c464:	ldrb	w0, [x1, #56]
  41c468:	ldr	x23, [x1]
  41c46c:	tbnz	w0, #0, 41c4f4 <ferror@plt+0x18564>
  41c470:	ldr	w0, [sp, #132]
  41c474:	cbnz	w0, 41c170 <ferror@plt+0x181e0>
  41c478:	cbz	x23, 41c798 <ferror@plt+0x18808>
  41c47c:	adrp	x20, 44b000 <ferror@plt+0x47070>
  41c480:	add	x20, x20, #0xb20
  41c484:	mov	w19, #0x30                  	// #48
  41c488:	ldr	x21, [x23]
  41c48c:	cbz	x21, 41c4d4 <ferror@plt+0x18544>
  41c490:	ldr	w1, [x21, #72]
  41c494:	cmp	w1, #0x0
  41c498:	b.le	41c4d4 <ferror@plt+0x18544>
  41c49c:	ldr	x0, [x21, #64]
  41c4a0:	sub	w1, w1, #0x1
  41c4a4:	add	x2, x0, #0x30
  41c4a8:	umaddl	x2, w1, w19, x2
  41c4ac:	nop
  41c4b0:	ldr	x1, [x0]
  41c4b4:	ldrb	w1, [x1]
  41c4b8:	cbz	w1, 41c4c8 <ferror@plt+0x18538>
  41c4bc:	ldr	w1, [x0, #12]
  41c4c0:	tst	x1, #0x3
  41c4c4:	b.eq	41c584 <ferror@plt+0x185f4>  // b.none
  41c4c8:	add	x0, x0, #0x30
  41c4cc:	cmp	x2, x0
  41c4d0:	b.ne	41c4b0 <ferror@plt+0x18520>  // b.any
  41c4d4:	ldr	x23, [x23, #8]
  41c4d8:	cbnz	x23, 41c488 <ferror@plt+0x184f8>
  41c4dc:	b	41c168 <ferror@plt+0x181d8>
  41c4e0:	cbnz	x0, 41bde8 <ferror@plt+0x17e58>
  41c4e4:	ldr	x0, [sp, #120]
  41c4e8:	add	w22, w21, #0x4
  41c4ec:	cbnz	x0, 41bf58 <ferror@plt+0x17fc8>
  41c4f0:	mov	x23, #0x0                   	// #0
  41c4f4:	ldr	x0, [sp, #104]
  41c4f8:	ldr	x0, [x0, #64]
  41c4fc:	cbz	x0, 41c648 <ferror@plt+0x186b8>
  41c500:	ldrsw	x3, [x0, #72]
  41c504:	cbz	x3, 41c648 <ferror@plt+0x186b8>
  41c508:	ldr	x0, [x0, #64]
  41c50c:	mov	x1, #0x0                   	// #0
  41c510:	add	x0, x0, #0x8
  41c514:	b	41c520 <ferror@plt+0x18590>
  41c518:	cmp	x1, x3
  41c51c:	b.eq	41c648 <ferror@plt+0x186b8>  // b.none
  41c520:	ldrb	w2, [x0]
  41c524:	add	x1, x1, #0x1
  41c528:	add	x0, x0, #0x30
  41c52c:	cmp	w2, #0x68
  41c530:	b.ne	41c518 <ferror@plt+0x18588>  // b.any
  41c534:	adrp	x6, 450000 <ferror@plt+0x4c070>
  41c538:	adrp	x5, 450000 <ferror@plt+0x4c070>
  41c53c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41c540:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c544:	add	x6, x6, #0x648
  41c548:	add	x5, x5, #0x660
  41c54c:	add	x2, x2, #0x668
  41c550:	add	x1, x1, #0x678
  41c554:	mov	w4, w21
  41c558:	mov	x0, x27
  41c55c:	mov	w3, #0x3f                  	// #63
  41c560:	bl	42d3c8 <ferror@plt+0x29438>
  41c564:	cbnz	x23, 41c6b8 <ferror@plt+0x18728>
  41c568:	mov	x0, x27
  41c56c:	adrp	x1, 44b000 <ferror@plt+0x47070>
  41c570:	add	x1, x1, #0xb20
  41c574:	bl	42b150 <ferror@plt+0x271c0>
  41c578:	ldr	x0, [sp, #104]
  41c57c:	ldr	x23, [x0]
  41c580:	b	41c470 <ferror@plt+0x184e0>
  41c584:	ldr	x1, [x21, #8]
  41c588:	mov	x0, x27
  41c58c:	bl	42b150 <ferror@plt+0x271c0>
  41c590:	mov	x1, x20
  41c594:	mov	x0, x27
  41c598:	bl	42b150 <ferror@plt+0x271c0>
  41c59c:	ldr	w6, [x21, #72]
  41c5a0:	cmp	w6, #0x0
  41c5a4:	b.le	41c624 <ferror@plt+0x18694>
  41c5a8:	add	x9, x21, #0x28
  41c5ac:	add	x8, x21, #0x38
  41c5b0:	mov	w28, #0x0                   	// #0
  41c5b4:	mov	x25, #0x0                   	// #0
  41c5b8:	b	41c5c8 <ferror@plt+0x18638>
  41c5bc:	add	x25, x25, #0x30
  41c5c0:	cmp	w28, w6
  41c5c4:	b.ge	41c624 <ferror@plt+0x18694>  // b.tcont
  41c5c8:	ldr	x0, [x21, #64]
  41c5cc:	add	w28, w28, #0x1
  41c5d0:	add	x3, x0, x25
  41c5d4:	ldr	w1, [x3, #12]
  41c5d8:	tst	x1, #0x3
  41c5dc:	b.ne	41c5bc <ferror@plt+0x1862c>  // b.any
  41c5e0:	ldr	x0, [x0, x25]
  41c5e4:	mov	x5, x24
  41c5e8:	mov	x4, x27
  41c5ec:	mov	w2, w22
  41c5f0:	mov	x1, x8
  41c5f4:	ldrb	w7, [x0]
  41c5f8:	mov	x0, x9
  41c5fc:	cbz	w7, 41c5bc <ferror@plt+0x1862c>
  41c600:	str	x9, [sp, #96]
  41c604:	add	x25, x25, #0x30
  41c608:	str	x8, [sp, #112]
  41c60c:	bl	41a650 <ferror@plt+0x166c0>
  41c610:	ldr	w6, [x21, #72]
  41c614:	ldr	x9, [sp, #96]
  41c618:	cmp	w28, w6
  41c61c:	ldr	x8, [sp, #112]
  41c620:	b.lt	41c5c8 <ferror@plt+0x18638>  // b.tstop
  41c624:	mov	x1, x20
  41c628:	mov	x0, x27
  41c62c:	bl	42b150 <ferror@plt+0x271c0>
  41c630:	ldr	x23, [x23, #8]
  41c634:	cbnz	x23, 41c488 <ferror@plt+0x184f8>
  41c638:	b	41c168 <ferror@plt+0x181d8>
  41c63c:	ldr	x0, [sp, #104]
  41c640:	ldr	x1, [x0, #8]
  41c644:	b	41bbe8 <ferror@plt+0x17c58>
  41c648:	mov	x4, x23
  41c64c:	cbz	x23, 41c7e8 <ferror@plt+0x18858>
  41c650:	ldr	x0, [x4]
  41c654:	ldrsw	x3, [x0, #72]
  41c658:	cbz	x3, 41c788 <ferror@plt+0x187f8>
  41c65c:	ldr	x0, [x0, #64]
  41c660:	mov	x1, #0x0                   	// #0
  41c664:	add	x0, x0, #0x8
  41c668:	b	41c674 <ferror@plt+0x186e4>
  41c66c:	cmp	x1, x3
  41c670:	b.eq	41c788 <ferror@plt+0x187f8>  // b.none
  41c674:	ldrb	w2, [x0]
  41c678:	add	x1, x1, #0x1
  41c67c:	add	x0, x0, #0x30
  41c680:	cmp	w2, #0x68
  41c684:	b.ne	41c66c <ferror@plt+0x186dc>  // b.any
  41c688:	mov	w3, #0x3f                  	// #63
  41c68c:	adrp	x6, 450000 <ferror@plt+0x4c070>
  41c690:	adrp	x5, 450000 <ferror@plt+0x4c070>
  41c694:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41c698:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c69c:	add	x6, x6, #0x648
  41c6a0:	add	x5, x5, #0x660
  41c6a4:	add	x2, x2, #0x668
  41c6a8:	add	x1, x1, #0x678
  41c6ac:	mov	w4, w21
  41c6b0:	mov	x0, x27
  41c6b4:	bl	42d3c8 <ferror@plt+0x29438>
  41c6b8:	adrp	x20, 450000 <ferror@plt+0x4c070>
  41c6bc:	sub	w21, w21, #0x1
  41c6c0:	add	x20, x20, #0x6c8
  41c6c4:	mov	w19, #0x30                  	// #48
  41c6c8:	mov	w2, w22
  41c6cc:	mov	x0, x27
  41c6d0:	adrp	x4, 450000 <ferror@plt+0x4c070>
  41c6d4:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41c6d8:	add	x4, x4, #0x690
  41c6dc:	add	x3, x3, #0x6a8
  41c6e0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c6e4:	add	x1, x1, #0x6b8
  41c6e8:	bl	42d3c8 <ferror@plt+0x29438>
  41c6ec:	nop
  41c6f0:	ldr	x5, [x23]
  41c6f4:	cbz	x5, 41c73c <ferror@plt+0x187ac>
  41c6f8:	ldr	w1, [x5, #72]
  41c6fc:	cmp	w1, #0x0
  41c700:	b.le	41c73c <ferror@plt+0x187ac>
  41c704:	ldr	x0, [x5, #64]
  41c708:	sub	w1, w1, #0x1
  41c70c:	add	x2, x0, #0x30
  41c710:	umaddl	x2, w1, w19, x2
  41c714:	nop
  41c718:	ldr	x1, [x0]
  41c71c:	ldrb	w1, [x1]
  41c720:	cbz	w1, 41c730 <ferror@plt+0x187a0>
  41c724:	ldr	w1, [x0, #12]
  41c728:	tst	x1, #0x3
  41c72c:	b.eq	41c748 <ferror@plt+0x187b8>  // b.none
  41c730:	add	x0, x0, #0x30
  41c734:	cmp	x2, x0
  41c738:	b.ne	41c718 <ferror@plt+0x18788>  // b.any
  41c73c:	ldr	x23, [x23, #8]
  41c740:	cbnz	x23, 41c6f0 <ferror@plt+0x18760>
  41c744:	b	41c568 <ferror@plt+0x185d8>
  41c748:	ldr	x2, [x5, #40]
  41c74c:	ldr	x25, [x5]
  41c750:	ldr	x4, [x5, #16]
  41c754:	cbz	x2, 41c768 <ferror@plt+0x187d8>
  41c758:	ldr	x1, [x5, #56]
  41c75c:	mov	x0, x4
  41c760:	blr	x2
  41c764:	mov	x4, x0
  41c768:	mov	x3, x25
  41c76c:	mov	w2, w21
  41c770:	mov	x1, x20
  41c774:	mov	x0, x27
  41c778:	bl	42d3c8 <ferror@plt+0x29438>
  41c77c:	ldr	x23, [x23, #8]
  41c780:	cbnz	x23, 41c6f0 <ferror@plt+0x18760>
  41c784:	b	41c568 <ferror@plt+0x185d8>
  41c788:	ldr	x4, [x4, #8]
  41c78c:	cbnz	x4, 41c650 <ferror@plt+0x186c0>
  41c790:	mov	w3, #0x68                  	// #104
  41c794:	b	41c68c <ferror@plt+0x186fc>
  41c798:	ldr	x0, [sp, #104]
  41c79c:	ldr	x5, [x0, #64]
  41c7a0:	cbnz	x5, 41c17c <ferror@plt+0x181ec>
  41c7a4:	b	41bfac <ferror@plt+0x1801c>
  41c7a8:	mov	x0, x27
  41c7ac:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c7b0:	adrp	x21, 44b000 <ferror@plt+0x47070>
  41c7b4:	add	x1, x1, #0x6e0
  41c7b8:	add	x26, x21, #0xb20
  41c7bc:	bl	42b150 <ferror@plt+0x271c0>
  41c7c0:	mov	x1, x26
  41c7c4:	mov	x0, x27
  41c7c8:	bl	42b150 <ferror@plt+0x271c0>
  41c7cc:	ldr	x0, [sp, #104]
  41c7d0:	ldr	x7, [x0, #64]
  41c7d4:	cbz	x7, 41c3d4 <ferror@plt+0x18444>
  41c7d8:	ldr	w9, [x7, #72]
  41c7dc:	cmp	w9, #0x0
  41c7e0:	b.gt	41c37c <ferror@plt+0x183ec>
  41c7e4:	b	41c3d4 <ferror@plt+0x18444>
  41c7e8:	mov	w4, w21
  41c7ec:	mov	x0, x27
  41c7f0:	adrp	x6, 450000 <ferror@plt+0x4c070>
  41c7f4:	adrp	x5, 450000 <ferror@plt+0x4c070>
  41c7f8:	add	x6, x6, #0x648
  41c7fc:	add	x5, x5, #0x660
  41c800:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41c804:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41c808:	add	x2, x2, #0x668
  41c80c:	add	x1, x1, #0x678
  41c810:	mov	w3, #0x68                  	// #104
  41c814:	bl	42d3c8 <ferror@plt+0x29438>
  41c818:	b	41c568 <ferror@plt+0x185d8>
  41c81c:	nop
  41c820:	stp	x29, x30, [sp, #-32]!
  41c824:	mov	x29, sp
  41c828:	str	x19, [sp, #16]
  41c82c:	bl	41bad0 <ferror@plt+0x17b40>
  41c830:	mov	x19, x0
  41c834:	adrp	x0, 452000 <ferror@plt+0x4e070>
  41c838:	mov	x1, x19
  41c83c:	add	x0, x0, #0xf0
  41c840:	bl	41a070 <ferror@plt+0x160e0>
  41c844:	mov	x0, x19
  41c848:	bl	417d40 <ferror@plt+0x13db0>
  41c84c:	mov	w0, #0x0                   	// #0
  41c850:	bl	403500 <exit@plt>
  41c854:	nop
  41c858:	stp	x29, x30, [sp, #-176]!
  41c85c:	mov	x29, sp
  41c860:	stp	x19, x20, [sp, #16]
  41c864:	mov	x19, x0
  41c868:	mov	x20, x3
  41c86c:	stp	x21, x22, [sp, #32]
  41c870:	mov	x22, x2
  41c874:	stp	x23, x24, [sp, #48]
  41c878:	mov	x24, x1
  41c87c:	stp	x25, x26, [sp, #64]
  41c880:	stp	x27, x28, [sp, #80]
  41c884:	sub	sp, sp, #0x10
  41c888:	bl	439920 <ferror@plt+0x35990>
  41c88c:	cbz	x0, 41cd94 <ferror@plt+0x18e04>
  41c890:	ldr	x21, [x19]
  41c894:	cbz	x21, 41c8c0 <ferror@plt+0x18930>
  41c898:	ldr	x1, [x21]
  41c89c:	ldr	x4, [x1, #80]
  41c8a0:	cbz	x4, 41c8b8 <ferror@plt+0x18928>
  41c8a4:	ldr	x2, [x1, #32]
  41c8a8:	mov	x3, x20
  41c8ac:	mov	x0, x19
  41c8b0:	blr	x4
  41c8b4:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41c8b8:	ldr	x21, [x21, #8]
  41c8bc:	cbnz	x21, 41c898 <ferror@plt+0x18908>
  41c8c0:	ldr	x1, [x19, #64]
  41c8c4:	cbz	x1, 41c8e4 <ferror@plt+0x18954>
  41c8c8:	ldr	x4, [x1, #80]
  41c8cc:	cbz	x4, 41c8e4 <ferror@plt+0x18954>
  41c8d0:	ldr	x2, [x1, #32]
  41c8d4:	mov	x3, x20
  41c8d8:	mov	x0, x19
  41c8dc:	blr	x4
  41c8e0:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41c8e4:	cmp	x24, #0x0
  41c8e8:	cset	w0, ne  // ne = any
  41c8ec:	cmp	x22, #0x0
  41c8f0:	csel	w0, w0, wzr, ne  // ne = any
  41c8f4:	str	w0, [x29, #124]
  41c8f8:	cbz	w0, 41cc10 <ferror@plt+0x18c80>
  41c8fc:	mov	w5, #0x1                   	// #1
  41c900:	ldr	w6, [x24]
  41c904:	str	w5, [x29, #156]
  41c908:	cmp	w6, w5
  41c90c:	b.le	41cc10 <ferror@plt+0x18c80>
  41c910:	mov	w0, w5
  41c914:	add	x26, x29, #0xa0
  41c918:	mov	w25, #0x0                   	// #0
  41c91c:	stp	wzr, wzr, [x29, #136]
  41c920:	b	41c9d4 <ferror@plt+0x18a44>
  41c924:	ldr	w1, [x21, #72]
  41c928:	cmp	w1, #0x0
  41c92c:	b.le	41c9f8 <ferror@plt+0x18a68>
  41c930:	sub	w1, w1, #0x1
  41c934:	mov	x23, #0x0                   	// #0
  41c938:	add	x1, x1, #0x1
  41c93c:	ldr	x2, [x21, #64]
  41c940:	add	x1, x1, x1, lsl #1
  41c944:	lsl	x1, x1, #4
  41c948:	ldr	x7, [x2, x23]
  41c94c:	add	x8, x2, x23
  41c950:	ldrb	w7, [x7]
  41c954:	cbnz	w7, 41cd60 <ferror@plt+0x18dd0>
  41c958:	ldr	w0, [x8, #16]
  41c95c:	sub	w1, w0, #0x5
  41c960:	cmp	w1, #0x1
  41c964:	ccmp	w0, #0x3, #0x4, hi  // hi = pmore
  41c968:	b.ne	41cd70 <ferror@plt+0x18de0>  // b.any
  41c96c:	mov	x0, #0x10                  	// #16
  41c970:	bl	417c60 <ferror@plt+0x13cd0>
  41c974:	mov	x1, x0
  41c978:	ldr	x0, [x19, #80]
  41c97c:	stp	x28, xzr, [x1]
  41c980:	bl	40ede8 <ferror@plt+0xae58>
  41c984:	ldrsw	x4, [x29, #156]
  41c988:	add	x1, x21, #0x20
  41c98c:	ldr	x3, [x22]
  41c990:	mov	x5, x20
  41c994:	ldr	x2, [x21, #64]
  41c998:	ldr	x3, [x3, x4, lsl #3]
  41c99c:	str	x0, [x19, #80]
  41c9a0:	adrp	x4, 44b000 <ferror@plt+0x47070>
  41c9a4:	add	x2, x2, x23
  41c9a8:	add	x4, x4, #0xc80
  41c9ac:	mov	x0, x19
  41c9b0:	bl	41a828 <ferror@plt+0x16898>
  41c9b4:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41c9b8:	ldr	w6, [x24]
  41c9bc:	ldr	w0, [x29, #156]
  41c9c0:	add	w0, w0, #0x1
  41c9c4:	str	w0, [x29, #156]
  41c9c8:	cmp	w0, w6
  41c9cc:	b.ge	41cbe4 <ferror@plt+0x18c54>  // b.tcont
  41c9d0:	mov	w5, w0
  41c9d4:	ldr	x3, [x22]
  41c9d8:	ldr	x21, [x3, w0, sxtw #3]
  41c9dc:	str	wzr, [x29, #160]
  41c9e0:	add	x28, x3, w0, sxtw #3
  41c9e4:	ldrb	w1, [x21]
  41c9e8:	cmp	w1, #0x2d
  41c9ec:	b.eq	41cc90 <ferror@plt+0x18d00>  // b.none
  41c9f0:	ldr	x21, [x19, #64]
  41c9f4:	cbnz	x21, 41c924 <ferror@plt+0x18994>
  41c9f8:	ldr	w1, [x29, #140]
  41c9fc:	cbz	w1, 41cd4c <ferror@plt+0x18dbc>
  41ca00:	mov	w25, #0x0                   	// #0
  41ca04:	b	41c9c0 <ferror@plt+0x18a30>
  41ca08:	ldrb	w0, [x19, #56]
  41ca0c:	tbnz	w0, #1, 41cd3c <ferror@plt+0x18dac>
  41ca10:	ldr	w0, [x29, #160]
  41ca14:	cbnz	w0, 41c9b8 <ferror@plt+0x18a28>
  41ca18:	bl	41b610 <ferror@plt+0x17680>
  41ca1c:	mov	w1, w0
  41ca20:	ldrsw	x5, [x29, #156]
  41ca24:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41ca28:	ldr	x4, [x22]
  41ca2c:	add	x3, x3, #0x728
  41ca30:	mov	x0, x20
  41ca34:	mov	w2, #0x0                   	// #0
  41ca38:	ldr	x4, [x4, x5, lsl #3]
  41ca3c:	bl	409b68 <ferror@plt+0x5bd8>
  41ca40:	ldr	x21, [x19]
  41ca44:	cbz	x21, 41ca6c <ferror@plt+0x18adc>
  41ca48:	ldr	x1, [x21]
  41ca4c:	ldr	x4, [x1, #96]
  41ca50:	cbz	x4, 41cbd8 <ferror@plt+0x18c48>
  41ca54:	ldr	x2, [x1, #32]
  41ca58:	mov	x3, x20
  41ca5c:	mov	x0, x19
  41ca60:	blr	x4
  41ca64:	ldr	x21, [x21, #8]
  41ca68:	cbnz	x21, 41ca48 <ferror@plt+0x18ab8>
  41ca6c:	ldr	x1, [x19, #64]
  41ca70:	cbz	x1, 41ca8c <ferror@plt+0x18afc>
  41ca74:	ldr	x4, [x1, #96]
  41ca78:	cbz	x4, 41ca8c <ferror@plt+0x18afc>
  41ca7c:	ldr	x2, [x1, #32]
  41ca80:	mov	x3, x20
  41ca84:	mov	x0, x19
  41ca88:	blr	x4
  41ca8c:	ldr	x21, [x19, #72]
  41ca90:	cbnz	x21, 41cac4 <ferror@plt+0x18b34>
  41ca94:	b	41cb08 <ferror@plt+0x18b78>
  41ca98:	cmp	w0, #0x7
  41ca9c:	b.eq	41cbb4 <ferror@plt+0x18c24>  // b.none
  41caa0:	b.ls	41cb70 <ferror@plt+0x18be0>  // b.plast
  41caa4:	cmp	w0, #0x8
  41caa8:	b.ne	41cb8c <ferror@plt+0x18bfc>  // b.any
  41caac:	ldp	x0, x1, [x20, #8]
  41cab0:	str	x1, [x0]
  41cab4:	mov	x0, x20
  41cab8:	bl	417d40 <ferror@plt+0x13db0>
  41cabc:	ldr	x21, [x21, #8]
  41cac0:	cbz	x21, 41cb04 <ferror@plt+0x18b74>
  41cac4:	ldr	x20, [x21]
  41cac8:	ldr	w0, [x20]
  41cacc:	cmp	w0, #0x4
  41cad0:	b.eq	41cbc4 <ferror@plt+0x18c34>  // b.none
  41cad4:	b.hi	41ca98 <ferror@plt+0x18b08>  // b.pmore
  41cad8:	cmp	w0, #0x1
  41cadc:	b.eq	41cbc4 <ferror@plt+0x18c34>  // b.none
  41cae0:	cmp	w0, #0x2
  41cae4:	b.ne	41cb88 <ferror@plt+0x18bf8>  // b.any
  41cae8:	ldr	x0, [x20, #8]
  41caec:	ldr	w1, [x20, #16]
  41caf0:	str	w1, [x0]
  41caf4:	mov	x0, x20
  41caf8:	bl	417d40 <ferror@plt+0x13db0>
  41cafc:	ldr	x21, [x21, #8]
  41cb00:	cbnz	x21, 41cac4 <ferror@plt+0x18b34>
  41cb04:	ldr	x21, [x19, #72]
  41cb08:	mov	x0, x21
  41cb0c:	bl	40ed18 <ferror@plt+0xad88>
  41cb10:	str	xzr, [x19, #72]
  41cb14:	ldr	x20, [x19, #80]
  41cb18:	cbz	x20, 41cb40 <ferror@plt+0x18bb0>
  41cb1c:	nop
  41cb20:	ldr	x21, [x20]
  41cb24:	ldr	x0, [x21, #8]
  41cb28:	bl	417d40 <ferror@plt+0x13db0>
  41cb2c:	mov	x0, x21
  41cb30:	bl	417d40 <ferror@plt+0x13db0>
  41cb34:	ldr	x20, [x20, #8]
  41cb38:	cbnz	x20, 41cb20 <ferror@plt+0x18b90>
  41cb3c:	ldr	x20, [x19, #80]
  41cb40:	mov	x0, x20
  41cb44:	bl	40ed18 <ferror@plt+0xad88>
  41cb48:	str	xzr, [x19, #80]
  41cb4c:	mov	w0, #0x0                   	// #0
  41cb50:	mov	sp, x29
  41cb54:	ldp	x19, x20, [sp, #16]
  41cb58:	ldp	x21, x22, [sp, #32]
  41cb5c:	ldp	x23, x24, [sp, #48]
  41cb60:	ldp	x25, x26, [sp, #64]
  41cb64:	ldp	x27, x28, [sp, #80]
  41cb68:	ldp	x29, x30, [sp], #176
  41cb6c:	ret
  41cb70:	b.eq	41cb8c <ferror@plt+0x18bfc>  // b.none
  41cb74:	ldr	x0, [x20, #32]
  41cb78:	bl	429b98 <ferror@plt+0x25c08>
  41cb7c:	ldp	x0, x1, [x20, #8]
  41cb80:	str	x1, [x0]
  41cb84:	b	41cab4 <ferror@plt+0x18b24>
  41cb88:	cbz	w0, 41cae8 <ferror@plt+0x18b58>
  41cb8c:	adrp	x3, 450000 <ferror@plt+0x4c070>
  41cb90:	add	x3, x3, #0x8f8
  41cb94:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41cb98:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41cb9c:	add	x3, x3, #0x180
  41cba0:	add	x1, x1, #0x410
  41cba4:	add	x0, x0, #0xf78
  41cba8:	mov	x4, #0x0                   	// #0
  41cbac:	mov	w2, #0x659                 	// #1625
  41cbb0:	bl	430e98 <ferror@plt+0x2cf08>
  41cbb4:	ldr	x0, [x20, #8]
  41cbb8:	ldr	d0, [x20, #16]
  41cbbc:	str	d0, [x0]
  41cbc0:	b	41cab4 <ferror@plt+0x18b24>
  41cbc4:	ldr	x0, [x20, #24]
  41cbc8:	bl	417d40 <ferror@plt+0x13db0>
  41cbcc:	ldp	x0, x1, [x20, #8]
  41cbd0:	str	x1, [x0]
  41cbd4:	b	41cab4 <ferror@plt+0x18b24>
  41cbd8:	ldr	x21, [x21, #8]
  41cbdc:	cbnz	x21, 41ca48 <ferror@plt+0x18ab8>
  41cbe0:	b	41ca6c <ferror@plt+0x18adc>
  41cbe4:	cmp	w25, #0x0
  41cbe8:	b.le	41cc10 <ferror@plt+0x18c80>
  41cbec:	ldr	x1, [x22]
  41cbf0:	mov	x0, #0x10                  	// #16
  41cbf4:	add	x25, x1, w25, sxtw #3
  41cbf8:	bl	417c60 <ferror@plt+0x13cd0>
  41cbfc:	mov	x1, x0
  41cc00:	ldr	x0, [x19, #80]
  41cc04:	stp	x25, xzr, [x1]
  41cc08:	bl	40ede8 <ferror@plt+0xae58>
  41cc0c:	str	x0, [x19, #80]
  41cc10:	ldr	x21, [x19]
  41cc14:	cbz	x21, 41cc40 <ferror@plt+0x18cb0>
  41cc18:	ldr	x1, [x21]
  41cc1c:	ldr	x4, [x1, #88]
  41cc20:	cbz	x4, 41cc38 <ferror@plt+0x18ca8>
  41cc24:	ldr	x2, [x1, #32]
  41cc28:	mov	x3, x20
  41cc2c:	mov	x0, x19
  41cc30:	blr	x4
  41cc34:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41cc38:	ldr	x21, [x21, #8]
  41cc3c:	cbnz	x21, 41cc18 <ferror@plt+0x18c88>
  41cc40:	ldr	x1, [x19, #64]
  41cc44:	cbz	x1, 41cc64 <ferror@plt+0x18cd4>
  41cc48:	ldr	x4, [x1, #88]
  41cc4c:	cbz	x4, 41cc64 <ferror@plt+0x18cd4>
  41cc50:	ldr	x2, [x1, #32]
  41cc54:	mov	x3, x20
  41cc58:	mov	x0, x19
  41cc5c:	blr	x4
  41cc60:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41cc64:	ldr	w0, [x29, #124]
  41cc68:	cbnz	w0, 41ce28 <ferror@plt+0x18e98>
  41cc6c:	mov	w0, #0x1                   	// #1
  41cc70:	mov	sp, x29
  41cc74:	ldp	x19, x20, [sp, #16]
  41cc78:	ldp	x21, x22, [sp, #32]
  41cc7c:	ldp	x23, x24, [sp, #48]
  41cc80:	ldp	x25, x26, [sp, #64]
  41cc84:	ldp	x27, x28, [sp, #80]
  41cc88:	ldp	x29, x30, [sp], #176
  41cc8c:	ret
  41cc90:	ldrb	w1, [x21, #1]
  41cc94:	ldr	w2, [x29, #136]
  41cc98:	cmp	w1, #0x0
  41cc9c:	eor	w23, w2, #0x1
  41cca0:	csel	w23, w23, wzr, ne  // ne = any
  41cca4:	cbz	w23, 41c9f0 <ferror@plt+0x18a60>
  41cca8:	cmp	w1, #0x2d
  41ccac:	b.ne	41ce7c <ferror@plt+0x18eec>  // b.any
  41ccb0:	ldrb	w1, [x21, #2]
  41ccb4:	cbz	w1, 41ce04 <ferror@plt+0x18e74>
  41ccb8:	ldrb	w0, [x19, #56]
  41ccbc:	add	x23, x21, #0x2
  41ccc0:	tbz	w0, #0, 41cd04 <ferror@plt+0x18d74>
  41ccc4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41ccc8:	mov	x0, x23
  41cccc:	add	x1, x1, #0x660
  41ccd0:	bl	403ad0 <strcmp@plt>
  41ccd4:	cbz	w0, 41d3bc <ferror@plt+0x1942c>
  41ccd8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41ccdc:	mov	x0, x23
  41cce0:	add	x1, x1, #0x6a8
  41cce4:	bl	403ad0 <strcmp@plt>
  41cce8:	cbz	w0, 41d3ac <ferror@plt+0x1941c>
  41ccec:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41ccf0:	mov	x0, x23
  41ccf4:	add	x1, x1, #0x720
  41ccf8:	mov	x2, #0x5                   	// #5
  41ccfc:	bl	403830 <strncmp@plt>
  41cd00:	cbz	w0, 41d294 <ferror@plt+0x19304>
  41cd04:	ldr	x1, [x19, #64]
  41cd08:	cbz	x1, 41d030 <ferror@plt+0x190a0>
  41cd0c:	str	x26, [sp]
  41cd10:	mov	x7, x20
  41cd14:	mov	x6, x22
  41cd18:	mov	x5, x24
  41cd1c:	mov	x3, x23
  41cd20:	add	x2, x29, #0x9c
  41cd24:	mov	x0, x19
  41cd28:	mov	w4, #0x0                   	// #0
  41cd2c:	bl	41afc8 <ferror@plt+0x17038>
  41cd30:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41cd34:	ldr	w0, [x29, #160]
  41cd38:	cbz	w0, 41d030 <ferror@plt+0x190a0>
  41cd3c:	ldr	w6, [x24]
  41cd40:	ldr	w0, [x29, #156]
  41cd44:	str	wzr, [x29, #136]
  41cd48:	b	41c9c0 <ferror@plt+0x18a30>
  41cd4c:	ldr	x1, [x3, w5, sxtw #3]
  41cd50:	ldrb	w1, [x1]
  41cd54:	cmp	w1, #0x2d
  41cd58:	csel	w25, w25, wzr, ne  // ne = any
  41cd5c:	b	41c9c0 <ferror@plt+0x18a30>
  41cd60:	add	x23, x23, #0x30
  41cd64:	cmp	x1, x23
  41cd68:	b.ne	41c948 <ferror@plt+0x189b8>  // b.any
  41cd6c:	b	41c9f8 <ferror@plt+0x18a68>
  41cd70:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41cd74:	add	x1, x1, #0x8f8
  41cd78:	add	x1, x1, #0x168
  41cd7c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41cd80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41cd84:	add	x2, x2, #0x740
  41cd88:	add	x0, x0, #0xf78
  41cd8c:	bl	419d28 <ferror@plt+0x15d98>
  41cd90:	b	41ca40 <ferror@plt+0x18ab0>
  41cd94:	cmp	x24, #0x0
  41cd98:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  41cd9c:	b.eq	41cda8 <ferror@plt+0x18e18>  // b.none
  41cda0:	ldr	w0, [x24]
  41cda4:	cbnz	w0, 41ce14 <ferror@plt+0x18e84>
  41cda8:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41cdac:	add	x2, x29, #0xa8
  41cdb0:	add	x0, x0, #0x6f8
  41cdb4:	add	x1, x29, #0xa0
  41cdb8:	mov	x3, #0x0                   	// #0
  41cdbc:	bl	40b1d8 <ferror@plt+0x7248>
  41cdc0:	cbz	w0, 41d1f8 <ferror@plt+0x19268>
  41cdc4:	ldp	x21, x2, [x29, #160]
  41cdc8:	mov	w1, #0x0                   	// #0
  41cdcc:	mov	x0, x21
  41cdd0:	bl	403d60 <memchr@plt>
  41cdd4:	cbz	x0, 41d1f8 <ferror@plt+0x19268>
  41cdd8:	mov	x0, x21
  41cddc:	bl	40bee0 <ferror@plt+0x7f50>
  41cde0:	mov	x21, x0
  41cde4:	ldr	x0, [x29, #160]
  41cde8:	bl	417d40 <ferror@plt+0x13db0>
  41cdec:	cbz	x21, 41d1f8 <ferror@plt+0x19268>
  41cdf0:	mov	x0, x21
  41cdf4:	bl	439960 <ferror@plt+0x359d0>
  41cdf8:	mov	x0, x21
  41cdfc:	bl	417d40 <ferror@plt+0x13db0>
  41ce00:	b	41c890 <ferror@plt+0x18900>
  41ce04:	mov	w1, #0x1                   	// #1
  41ce08:	mov	w25, w0
  41ce0c:	str	w1, [x29, #136]
  41ce10:	b	41c9c0 <ferror@plt+0x18a30>
  41ce14:	ldr	x0, [x22]
  41ce18:	ldr	x0, [x0]
  41ce1c:	bl	40bee0 <ferror@plt+0x7f50>
  41ce20:	mov	x21, x0
  41ce24:	b	41cdec <ferror@plt+0x18e5c>
  41ce28:	ldr	x21, [x19, #80]
  41ce2c:	cbz	x21, 41d0e0 <ferror@plt+0x19150>
  41ce30:	mov	w23, #0x2d                  	// #45
  41ce34:	b	41ce68 <ferror@plt+0x18ed8>
  41ce38:	ldr	x0, [x1]
  41ce3c:	strb	w23, [x0]
  41ce40:	ldp	x0, x1, [x20]
  41ce44:	ldr	x0, [x0]
  41ce48:	add	x0, x0, #0x1
  41ce4c:	bl	403cd0 <strcpy@plt>
  41ce50:	ldr	x0, [x20, #8]
  41ce54:	bl	417d40 <ferror@plt+0x13db0>
  41ce58:	mov	x0, x20
  41ce5c:	bl	417d40 <ferror@plt+0x13db0>
  41ce60:	ldr	x21, [x21, #8]
  41ce64:	cbz	x21, 41d0dc <ferror@plt+0x1914c>
  41ce68:	ldr	x20, [x21]
  41ce6c:	ldp	x1, x0, [x20]
  41ce70:	cbnz	x0, 41ce38 <ferror@plt+0x18ea8>
  41ce74:	str	xzr, [x1]
  41ce78:	b	41ce50 <ferror@plt+0x18ec0>
  41ce7c:	ldr	x1, [x19, #64]
  41ce80:	str	w0, [x29, #168]
  41ce84:	cbz	x1, 41d08c <ferror@plt+0x190fc>
  41ce88:	ldrsw	x3, [x1, #72]
  41ce8c:	cbz	x3, 41d08c <ferror@plt+0x190fc>
  41ce90:	ldr	x0, [x1, #64]
  41ce94:	mov	x1, #0x0                   	// #0
  41ce98:	add	x0, x0, #0x8
  41ce9c:	b	41ceb0 <ferror@plt+0x18f20>
  41cea0:	add	x1, x1, #0x1
  41cea4:	add	x0, x0, #0x30
  41cea8:	cmp	x1, x3
  41ceac:	b.eq	41d08c <ferror@plt+0x190fc>  // b.none
  41ceb0:	ldrb	w2, [x0]
  41ceb4:	cmp	w2, #0x68
  41ceb8:	b.ne	41cea0 <ferror@plt+0x18f10>  // b.any
  41cebc:	mov	w23, #0x0                   	// #0
  41cec0:	add	x21, x21, #0x1
  41cec4:	mov	x0, x21
  41cec8:	bl	4034d0 <strlen@plt>
  41cecc:	sbfiz	x2, x0, #2, #32
  41ced0:	mov	x28, x0
  41ced4:	add	x0, x2, #0xf
  41ced8:	mov	w1, #0x0                   	// #0
  41cedc:	and	x0, x0, #0xfffffffffffffff0
  41cee0:	str	w28, [x29, #128]
  41cee4:	sub	sp, sp, x0
  41cee8:	add	x0, sp, #0x10
  41ceec:	str	x0, [x29, #112]
  41cef0:	bl	403880 <memset@plt>
  41cef4:	ldrb	w0, [x19, #56]
  41cef8:	cmp	w28, #0x0
  41cefc:	b.le	41d390 <ferror@plt+0x19400>
  41cf00:	mov	x28, #0x0                   	// #0
  41cf04:	nop
  41cf08:	tbz	w0, #0, 41cf24 <ferror@plt+0x18f94>
  41cf0c:	ldrb	w0, [x21, x28]
  41cf10:	cmp	w0, #0x3f
  41cf14:	b.eq	41d3bc <ferror@plt+0x1942c>  // b.none
  41cf18:	cmp	w0, #0x68
  41cf1c:	ccmp	w23, #0x0, #0x4, eq  // eq = none
  41cf20:	b.ne	41d3bc <ferror@plt+0x1942c>  // b.any
  41cf24:	ldr	x1, [x19, #64]
  41cf28:	str	wzr, [x29, #160]
  41cf2c:	cbz	x1, 41cfd4 <ferror@plt+0x19044>
  41cf30:	ldrb	w4, [x21, x28]
  41cf34:	mov	x7, x20
  41cf38:	ldr	w2, [x29, #156]
  41cf3c:	mov	x6, x22
  41cf40:	str	x26, [sp]
  41cf44:	mov	x5, x24
  41cf48:	add	x3, x29, #0xa8
  41cf4c:	mov	x0, x19
  41cf50:	bl	41b360 <ferror@plt+0x173d0>
  41cf54:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41cf58:	ldr	w0, [x29, #160]
  41cf5c:	cbz	w0, 41cfd4 <ferror@plt+0x19044>
  41cf60:	ldrb	w0, [x19, #56]
  41cf64:	and	w1, w0, #0x2
  41cf68:	tbnz	w0, #1, 41d020 <ferror@plt+0x19090>
  41cf6c:	ldr	w2, [x29, #128]
  41cf70:	add	x28, x28, #0x1
  41cf74:	cmp	w2, w28
  41cf78:	b.gt	41cf08 <ferror@plt+0x18f78>
  41cf7c:	cbnz	w1, 41d2f4 <ferror@plt+0x19364>
  41cf80:	ldr	w0, [x29, #160]
  41cf84:	cbz	w0, 41cfc0 <ferror@plt+0x19030>
  41cf88:	ldr	x1, [x22]
  41cf8c:	mov	x0, #0x10                  	// #16
  41cf90:	ldrsw	x21, [x29, #156]
  41cf94:	add	x21, x1, x21, lsl #3
  41cf98:	bl	417c60 <ferror@plt+0x13cd0>
  41cf9c:	mov	x1, x0
  41cfa0:	ldr	x0, [x19, #80]
  41cfa4:	stp	x21, xzr, [x1]
  41cfa8:	bl	40ede8 <ferror@plt+0xae58>
  41cfac:	str	x0, [x19, #80]
  41cfb0:	ldr	w1, [x29, #160]
  41cfb4:	ldr	w2, [x29, #168]
  41cfb8:	str	w2, [x29, #156]
  41cfbc:	cbnz	w1, 41c9b8 <ferror@plt+0x18a28>
  41cfc0:	ldrb	w0, [x19, #56]
  41cfc4:	tbz	w0, #1, 41ca18 <ferror@plt+0x18a88>
  41cfc8:	mov	w0, #0x1                   	// #1
  41cfcc:	str	w0, [x29, #140]
  41cfd0:	b	41c9b8 <ferror@plt+0x18a28>
  41cfd4:	ldr	x27, [x19]
  41cfd8:	cbnz	x27, 41cff0 <ferror@plt+0x19060>
  41cfdc:	b	41d07c <ferror@plt+0x190ec>
  41cfe0:	ldr	w0, [x29, #160]
  41cfe4:	cbnz	w0, 41cf60 <ferror@plt+0x18fd0>
  41cfe8:	ldr	x27, [x27, #8]
  41cfec:	cbz	x27, 41d07c <ferror@plt+0x190ec>
  41cff0:	ldrb	w4, [x21, x28]
  41cff4:	mov	x7, x20
  41cff8:	ldr	w2, [x29, #156]
  41cffc:	mov	x6, x22
  41d000:	ldr	x1, [x27]
  41d004:	str	x26, [sp]
  41d008:	mov	x5, x24
  41d00c:	add	x3, x29, #0xa8
  41d010:	mov	x0, x19
  41d014:	bl	41b360 <ferror@plt+0x173d0>
  41d018:	cbnz	w0, 41cfe0 <ferror@plt+0x19050>
  41d01c:	b	41ca40 <ferror@plt+0x18ab0>
  41d020:	ldr	x2, [x29, #112]
  41d024:	mov	w3, #0x1                   	// #1
  41d028:	str	w3, [x2, x28, lsl #2]
  41d02c:	b	41cf6c <ferror@plt+0x18fdc>
  41d030:	ldr	x21, [x19]
  41d034:	cbnz	x21, 41d04c <ferror@plt+0x190bc>
  41d038:	b	41ca08 <ferror@plt+0x18a78>
  41d03c:	ldr	w0, [x29, #160]
  41d040:	cbnz	w0, 41cd3c <ferror@plt+0x18dac>
  41d044:	ldr	x21, [x21, #8]
  41d048:	cbz	x21, 41d20c <ferror@plt+0x1927c>
  41d04c:	ldr	x1, [x21]
  41d050:	str	x26, [sp]
  41d054:	mov	x7, x20
  41d058:	mov	x6, x22
  41d05c:	mov	x5, x24
  41d060:	mov	x3, x23
  41d064:	add	x2, x29, #0x9c
  41d068:	mov	x0, x19
  41d06c:	mov	w4, #0x0                   	// #0
  41d070:	bl	41afc8 <ferror@plt+0x17038>
  41d074:	cbnz	w0, 41d03c <ferror@plt+0x190ac>
  41d078:	b	41ca40 <ferror@plt+0x18ab0>
  41d07c:	ldrb	w0, [x19, #56]
  41d080:	and	w1, w0, #0x2
  41d084:	tbnz	w0, #1, 41cf6c <ferror@plt+0x18fdc>
  41d088:	b	41cfc0 <ferror@plt+0x19030>
  41d08c:	ldr	x4, [x19]
  41d090:	cbz	x4, 41cec0 <ferror@plt+0x18f30>
  41d094:	ldr	x0, [x4]
  41d098:	ldrsw	x3, [x0, #72]
  41d09c:	cbz	x3, 41d0d0 <ferror@plt+0x19140>
  41d0a0:	ldr	x0, [x0, #64]
  41d0a4:	mov	x1, #0x0                   	// #0
  41d0a8:	add	x0, x0, #0x8
  41d0ac:	b	41d0c0 <ferror@plt+0x19130>
  41d0b0:	add	x1, x1, #0x1
  41d0b4:	add	x0, x0, #0x30
  41d0b8:	cmp	x1, x3
  41d0bc:	b.eq	41d0d0 <ferror@plt+0x19140>  // b.none
  41d0c0:	ldrb	w2, [x0]
  41d0c4:	cmp	w2, #0x68
  41d0c8:	b.ne	41d0b0 <ferror@plt+0x19120>  // b.any
  41d0cc:	b	41cebc <ferror@plt+0x18f2c>
  41d0d0:	ldr	x4, [x4, #8]
  41d0d4:	cbnz	x4, 41d094 <ferror@plt+0x19104>
  41d0d8:	b	41cec0 <ferror@plt+0x18f30>
  41d0dc:	ldr	x21, [x19, #80]
  41d0e0:	mov	x0, x21
  41d0e4:	bl	40ed18 <ferror@plt+0xad88>
  41d0e8:	ldr	w4, [x24]
  41d0ec:	mov	w0, #0x1                   	// #1
  41d0f0:	str	xzr, [x19, #80]
  41d0f4:	str	w0, [x29, #156]
  41d0f8:	cmp	w4, w0
  41d0fc:	b.le	41cc6c <ferror@plt+0x18cdc>
  41d100:	movi	v1.4s, #0x0
  41d104:	mov	x5, #0x1                   	// #1
  41d108:	ldr	x3, [x22]
  41d10c:	nop
  41d110:	mov	w6, w5
  41d114:	mov	x0, x5
  41d118:	ldr	x2, [x3, x0, lsl #3]
  41d11c:	mov	w1, w0
  41d120:	cbnz	x2, 41d134 <ferror@plt+0x191a4>
  41d124:	add	w1, w0, #0x1
  41d128:	add	x0, x0, #0x1
  41d12c:	cmp	w4, w0
  41d130:	b.gt	41d118 <ferror@plt+0x19188>
  41d134:	cmp	w1, w5
  41d138:	b.gt	41d154 <ferror@plt+0x191c4>
  41d13c:	ldr	w4, [x24]
  41d140:	add	x5, x5, #0x1
  41d144:	cmp	w4, w5
  41d148:	b.gt	41d110 <ferror@plt+0x19180>
  41d14c:	mov	w0, #0x1                   	// #1
  41d150:	b	41cc70 <ferror@plt+0x18ce0>
  41d154:	cmp	w1, w4
  41d158:	sub	w11, w1, w6
  41d15c:	b.ge	41d1ec <ferror@plt+0x1925c>  // b.tcont
  41d160:	sxtw	x0, w1
  41d164:	sxtw	x10, w11
  41d168:	sub	x7, x0, x10
  41d16c:	sub	w9, w4, w1
  41d170:	add	x7, x7, #0x2
  41d174:	lsl	x2, x0, #3
  41d178:	add	x13, x2, #0x10
  41d17c:	sub	w12, w9, #0x1
  41d180:	lsl	x7, x7, #3
  41d184:	sub	x8, x7, #0x10
  41d188:	cmp	x8, x13
  41d18c:	ccmp	x2, x7, #0x0, lt  // lt = tstop
  41d190:	ccmp	w12, #0x6, #0x0, ge  // ge = tcont
  41d194:	b.ls	41d2d4 <ferror@plt+0x19344>  // b.plast
  41d198:	lsr	w7, w9, #1
  41d19c:	add	x2, x3, x2
  41d1a0:	add	x8, x3, x8
  41d1a4:	mov	x0, #0x0                   	// #0
  41d1a8:	lsl	x7, x7, #4
  41d1ac:	nop
  41d1b0:	ldr	q0, [x2, x0]
  41d1b4:	str	q0, [x8, x0]
  41d1b8:	str	q1, [x2, x0]
  41d1bc:	add	x0, x0, #0x10
  41d1c0:	cmp	x7, x0
  41d1c4:	b.ne	41d1b0 <ferror@plt+0x19220>  // b.any
  41d1c8:	and	w0, w9, #0xfffffffe
  41d1cc:	add	w1, w1, w0
  41d1d0:	cmp	w9, w0
  41d1d4:	b.eq	41d1ec <ferror@plt+0x1925c>  // b.none
  41d1d8:	sxtw	x1, w1
  41d1dc:	add	w6, w6, w0
  41d1e0:	ldr	x0, [x3, x1, lsl #3]
  41d1e4:	str	x0, [x3, w6, sxtw #3]
  41d1e8:	str	xzr, [x3, x1, lsl #3]
  41d1ec:	sub	w4, w4, w11
  41d1f0:	str	w4, [x24]
  41d1f4:	b	41d140 <ferror@plt+0x191b0>
  41d1f8:	mov	x21, #0x0                   	// #0
  41d1fc:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41d200:	add	x0, x0, #0x710
  41d204:	bl	439960 <ferror@plt+0x359d0>
  41d208:	b	41cdf8 <ferror@plt+0x18e68>
  41d20c:	mov	x0, x23
  41d210:	mov	w1, #0x2d                  	// #45
  41d214:	bl	403c40 <strchr@plt>
  41d218:	cbz	x0, 41ca08 <ferror@plt+0x18a78>
  41d21c:	ldr	x28, [x19]
  41d220:	sub	x21, x0, x23
  41d224:	add	x0, x0, #0x1
  41d228:	str	x0, [x29, #128]
  41d22c:	cbnz	x28, 41d23c <ferror@plt+0x192ac>
  41d230:	b	41ca08 <ferror@plt+0x18a78>
  41d234:	ldr	x28, [x28, #8]
  41d238:	cbz	x28, 41ca08 <ferror@plt+0x18a78>
  41d23c:	ldr	x27, [x28]
  41d240:	mov	x2, x21
  41d244:	mov	x1, x23
  41d248:	ldr	x0, [x27]
  41d24c:	bl	403830 <strncmp@plt>
  41d250:	cbnz	w0, 41d234 <ferror@plt+0x192a4>
  41d254:	ldr	x3, [x29, #128]
  41d258:	str	x26, [sp]
  41d25c:	mov	x1, x27
  41d260:	mov	x7, x20
  41d264:	mov	x6, x22
  41d268:	mov	x5, x24
  41d26c:	add	x2, x29, #0x9c
  41d270:	mov	x0, x19
  41d274:	mov	w4, #0x1                   	// #1
  41d278:	bl	41afc8 <ferror@plt+0x17038>
  41d27c:	cbz	w0, 41ca40 <ferror@plt+0x18ab0>
  41d280:	ldr	w0, [x29, #160]
  41d284:	cbz	w0, 41d234 <ferror@plt+0x192a4>
  41d288:	ldrb	w0, [x19, #56]
  41d28c:	tbz	w0, #1, 41c9b8 <ferror@plt+0x18a28>
  41d290:	b	41cd3c <ferror@plt+0x18dac>
  41d294:	ldr	x0, [x19]
  41d298:	str	x0, [x29, #128]
  41d29c:	mov	x28, x0
  41d2a0:	cbz	x0, 41cd04 <ferror@plt+0x18d74>
  41d2a4:	add	x27, x21, #0x7
  41d2a8:	ldr	x21, [x28]
  41d2ac:	mov	x0, x27
  41d2b0:	ldr	x1, [x21]
  41d2b4:	bl	403ad0 <strcmp@plt>
  41d2b8:	cbz	w0, 41d39c <ferror@plt+0x1940c>
  41d2bc:	ldr	x28, [x28, #8]
  41d2c0:	cbnz	x28, 41d2a8 <ferror@plt+0x19318>
  41d2c4:	ldr	x1, [x19, #64]
  41d2c8:	cbnz	x1, 41cd0c <ferror@plt+0x18d7c>
  41d2cc:	ldr	x21, [x29, #128]
  41d2d0:	b	41d04c <ferror@plt+0x190bc>
  41d2d4:	sub	x10, x3, x10, lsl #3
  41d2d8:	ldr	x1, [x3, x0, lsl #3]
  41d2dc:	str	x1, [x10, x0, lsl #3]
  41d2e0:	str	xzr, [x3, x0, lsl #3]
  41d2e4:	add	x0, x0, #0x1
  41d2e8:	cmp	w4, w0
  41d2ec:	b.gt	41d2d8 <ferror@plt+0x19348>
  41d2f0:	b	41d1ec <ferror@plt+0x1925c>
  41d2f4:	ldr	w0, [x29, #128]
  41d2f8:	mov	x23, #0x0                   	// #0
  41d2fc:	mov	w1, #0x0                   	// #0
  41d300:	mov	x27, #0x0                   	// #0
  41d304:	add	w3, w0, #0x1
  41d308:	sxtw	x3, w3
  41d30c:	ldr	x0, [x29, #112]
  41d310:	ldr	w0, [x0, x23, lsl #2]
  41d314:	cbnz	w0, 41d328 <ferror@plt+0x19398>
  41d318:	cbz	x27, 41d370 <ferror@plt+0x193e0>
  41d31c:	ldrb	w0, [x21, x23]
  41d320:	strb	w0, [x27, w1, sxtw]
  41d324:	add	w1, w1, #0x1
  41d328:	ldr	w0, [x29, #128]
  41d32c:	add	x23, x23, #0x1
  41d330:	cmp	w0, w23
  41d334:	b.gt	41d30c <ferror@plt+0x1937c>
  41d338:	cbz	x27, 41d340 <ferror@plt+0x193b0>
  41d33c:	strb	wzr, [x27, w1, sxtw]
  41d340:	ldr	x1, [x22]
  41d344:	mov	x0, #0x10                  	// #16
  41d348:	ldrsw	x21, [x29, #156]
  41d34c:	add	x21, x1, x21, lsl #3
  41d350:	bl	417c60 <ferror@plt+0x13cd0>
  41d354:	mov	x1, x0
  41d358:	ldr	x0, [x19, #80]
  41d35c:	stp	x21, x27, [x1]
  41d360:	bl	40ede8 <ferror@plt+0xae58>
  41d364:	str	x0, [x19, #80]
  41d368:	ldr	w1, [x29, #160]
  41d36c:	b	41cfbc <ferror@plt+0x1902c>
  41d370:	mov	x0, x3
  41d374:	str	x3, [x29, #104]
  41d378:	str	w1, [x29, #120]
  41d37c:	bl	417c00 <ferror@plt+0x13c70>
  41d380:	ldr	w1, [x29, #120]
  41d384:	mov	x27, x0
  41d388:	ldr	x3, [x29, #104]
  41d38c:	b	41d31c <ferror@plt+0x1938c>
  41d390:	tbz	w0, #1, 41cfc0 <ferror@plt+0x19030>
  41d394:	mov	x27, #0x0                   	// #0
  41d398:	b	41d340 <ferror@plt+0x193b0>
  41d39c:	mov	x2, x21
  41d3a0:	mov	x0, x19
  41d3a4:	mov	w1, #0x0                   	// #0
  41d3a8:	bl	41c820 <ferror@plt+0x18890>
  41d3ac:	mov	x0, x19
  41d3b0:	mov	x2, #0x0                   	// #0
  41d3b4:	mov	w1, #0x0                   	// #0
  41d3b8:	bl	41c820 <ferror@plt+0x18890>
  41d3bc:	mov	x0, x19
  41d3c0:	mov	x2, #0x0                   	// #0
  41d3c4:	mov	w1, #0x1                   	// #1
  41d3c8:	bl	41c820 <ferror@plt+0x18890>
  41d3cc:	nop
  41d3d0:	stp	x29, x30, [sp, #-64]!
  41d3d4:	mov	x29, sp
  41d3d8:	stp	x19, x20, [sp, #16]
  41d3dc:	mov	x20, x3
  41d3e0:	stp	x21, x22, [sp, #32]
  41d3e4:	mov	x22, x2
  41d3e8:	mov	x21, x4
  41d3ec:	stp	x23, x24, [sp, #48]
  41d3f0:	mov	x23, x1
  41d3f4:	mov	x24, x0
  41d3f8:	mov	x0, #0x68                  	// #104
  41d3fc:	bl	417c60 <ferror@plt+0x13cd0>
  41d400:	mov	x19, x0
  41d404:	mov	x0, x24
  41d408:	bl	427a88 <ferror@plt+0x23af8>
  41d40c:	mov	x1, x0
  41d410:	mov	x0, x23
  41d414:	str	x1, [x19]
  41d418:	bl	427a88 <ferror@plt+0x23af8>
  41d41c:	mov	x1, x0
  41d420:	str	x1, [x19, #8]
  41d424:	mov	x0, x22
  41d428:	bl	427a88 <ferror@plt+0x23af8>
  41d42c:	mov	x1, x0
  41d430:	ldp	x23, x24, [sp, #48]
  41d434:	stp	x1, x21, [x19, #16]
  41d438:	mov	x0, x19
  41d43c:	str	x20, [x19, #32]
  41d440:	ldp	x19, x20, [sp, #16]
  41d444:	ldp	x21, x22, [sp, #32]
  41d448:	ldp	x29, x30, [sp], #64
  41d44c:	ret
  41d450:	cbz	x1, 41d618 <ferror@plt+0x19688>
  41d454:	stp	x29, x30, [sp, #-64]!
  41d458:	mov	x29, sp
  41d45c:	stp	x19, x20, [sp, #16]
  41d460:	mov	x19, x0
  41d464:	ldr	x0, [x1]
  41d468:	stp	x21, x22, [sp, #32]
  41d46c:	mov	x22, x1
  41d470:	cbz	x0, 41d638 <ferror@plt+0x196a8>
  41d474:	sub	x3, x1, #0x30
  41d478:	mov	x0, #0x30                  	// #48
  41d47c:	stp	x23, x24, [sp, #48]
  41d480:	mov	w24, #0x0                   	// #0
  41d484:	nop
  41d488:	mov	x21, x0
  41d48c:	add	x0, x0, #0x30
  41d490:	add	w24, w24, #0x1
  41d494:	ldr	x2, [x3, x0]
  41d498:	cbnz	x2, 41d488 <ferror@plt+0x194f8>
  41d49c:	ldr	w1, [x19, #72]
  41d4a0:	mov	x2, #0x30                  	// #48
  41d4a4:	ldr	x0, [x19, #64]
  41d4a8:	add	w1, w24, w1
  41d4ac:	mov	w20, #0x30                  	// #48
  41d4b0:	sxtw	x1, w1
  41d4b4:	bl	417f80 <ferror@plt+0x13ff0>
  41d4b8:	str	x0, [x19, #64]
  41d4bc:	ldr	w3, [x19, #72]
  41d4c0:	mov	x1, x22
  41d4c4:	mov	x2, x21
  41d4c8:	smaddl	x0, w3, w20, x0
  41d4cc:	bl	403460 <memcpy@plt>
  41d4d0:	ldr	w23, [x19, #72]
  41d4d4:	add	w1, w24, w23
  41d4d8:	cmp	w23, w1
  41d4dc:	b.ge	41d5c8 <ferror@plt+0x19638>  // b.tcont
  41d4e0:	adrp	x21, 450000 <ferror@plt+0x4c070>
  41d4e4:	adrp	x22, 44d000 <ferror@plt+0x49070>
  41d4e8:	smull	x20, w23, w20
  41d4ec:	add	x21, x21, #0x7f0
  41d4f0:	add	x22, x22, #0xf78
  41d4f4:	b	41d51c <ferror@plt+0x1958c>
  41d4f8:	tbnz	w3, #2, 41d5e0 <ferror@plt+0x19650>
  41d4fc:	cmp	w4, #0x3
  41d500:	b.ne	41d578 <ferror@plt+0x195e8>  // b.any
  41d504:	ldr	w1, [x19, #72]
  41d508:	add	w23, w23, #0x1
  41d50c:	add	x20, x20, #0x30
  41d510:	add	w1, w24, w1
  41d514:	cmp	w23, w1
  41d518:	b.ge	41d5c8 <ferror@plt+0x19638>  // b.tcont
  41d51c:	ldr	x1, [x19, #64]
  41d520:	add	x1, x1, x20
  41d524:	ldrb	w4, [x1, #8]
  41d528:	cmp	w4, #0x2d
  41d52c:	b.eq	41d548 <ferror@plt+0x195b8>  // b.none
  41d530:	cbz	w4, 41d570 <ferror@plt+0x195e0>
  41d534:	adrp	x2, 451000 <ferror@plt+0x4d070>
  41d538:	ubfiz	x0, x4, #1, #8
  41d53c:	ldr	x2, [x2, #3512]
  41d540:	ldrh	w0, [x2, x0]
  41d544:	tbnz	w0, #6, 41d570 <ferror@plt+0x195e0>
  41d548:	ldr	x6, [x1]
  41d54c:	mov	w3, w4
  41d550:	ldr	x5, [x19]
  41d554:	mov	w1, #0x10                  	// #16
  41d558:	mov	x2, x21
  41d55c:	mov	x0, x22
  41d560:	bl	4199b8 <ferror@plt+0x15a28>
  41d564:	ldr	x1, [x19, #64]
  41d568:	add	x1, x1, x20
  41d56c:	strb	wzr, [x1, #8]
  41d570:	ldp	w3, w4, [x1, #12]
  41d574:	cbnz	w4, 41d4f8 <ferror@plt+0x19568>
  41d578:	tst	w3, #0x38
  41d57c:	b.eq	41d504 <ferror@plt+0x19574>  // b.none
  41d580:	ldr	x6, [x1]
  41d584:	mov	x0, x22
  41d588:	ldr	x5, [x19]
  41d58c:	mov	w1, #0x10                  	// #16
  41d590:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d594:	add	x2, x2, #0x888
  41d598:	add	w23, w23, #0x1
  41d59c:	bl	4199b8 <ferror@plt+0x15a28>
  41d5a0:	ldr	x0, [x19, #64]
  41d5a4:	add	x0, x0, x20
  41d5a8:	add	x20, x20, #0x30
  41d5ac:	ldr	w1, [x0, #12]
  41d5b0:	and	w1, w1, #0xffffffc7
  41d5b4:	str	w1, [x0, #12]
  41d5b8:	ldr	w1, [x19, #72]
  41d5bc:	add	w1, w24, w1
  41d5c0:	cmp	w23, w1
  41d5c4:	b.lt	41d51c <ferror@plt+0x1958c>  // b.tstop
  41d5c8:	ldp	x23, x24, [sp, #48]
  41d5cc:	ldp	x21, x22, [sp, #32]
  41d5d0:	str	w1, [x19, #72]
  41d5d4:	ldp	x19, x20, [sp, #16]
  41d5d8:	ldp	x29, x30, [sp], #64
  41d5dc:	ret
  41d5e0:	mov	w3, w4
  41d5e4:	mov	x0, x22
  41d5e8:	ldr	x5, [x1]
  41d5ec:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d5f0:	ldr	x4, [x19]
  41d5f4:	mov	w1, #0x10                  	// #16
  41d5f8:	add	x2, x2, #0x838
  41d5fc:	bl	4199b8 <ferror@plt+0x15a28>
  41d600:	ldr	x1, [x19, #64]
  41d604:	add	x1, x1, x20
  41d608:	ldp	w3, w4, [x1, #12]
  41d60c:	and	w3, w3, #0xfffffffb
  41d610:	str	w3, [x1, #12]
  41d614:	b	41d4fc <ferror@plt+0x1956c>
  41d618:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d61c:	add	x1, x1, #0x8f8
  41d620:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d624:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d628:	add	x1, x1, #0x198
  41d62c:	add	x2, x2, #0x7e0
  41d630:	add	x0, x0, #0xf78
  41d634:	b	419d28 <ferror@plt+0x15d98>
  41d638:	ldrsw	x1, [x19, #72]
  41d63c:	mov	x2, #0x30                  	// #48
  41d640:	ldr	x0, [x19, #64]
  41d644:	bl	417f80 <ferror@plt+0x13ff0>
  41d648:	str	x0, [x19, #64]
  41d64c:	ldr	w1, [x19, #72]
  41d650:	b	41d5cc <ferror@plt+0x1963c>
  41d654:	nop
  41d658:	cbz	x1, 41d6d0 <ferror@plt+0x19740>
  41d65c:	stp	x29, x30, [sp, #-64]!
  41d660:	mov	x29, sp
  41d664:	stp	x19, x20, [sp, #16]
  41d668:	mov	x19, x0
  41d66c:	ldr	x20, [x0, #64]
  41d670:	str	x21, [sp, #32]
  41d674:	mov	x21, x2
  41d678:	cbz	x20, 41d71c <ferror@plt+0x1978c>
  41d67c:	mov	x0, x20
  41d680:	bl	41d450 <ferror@plt+0x194c0>
  41d684:	ldr	x19, [x19, #64]
  41d688:	cbz	x19, 41d6f0 <ferror@plt+0x19760>
  41d68c:	mov	x0, x21
  41d690:	bl	427a88 <ferror@plt+0x23af8>
  41d694:	ldr	x1, [x19, #48]
  41d698:	mov	x20, x0
  41d69c:	cbz	x1, 41d6a8 <ferror@plt+0x19718>
  41d6a0:	ldr	x0, [x19, #56]
  41d6a4:	blr	x1
  41d6a8:	adrp	x1, 41a000 <ferror@plt+0x16070>
  41d6ac:	adrp	x0, 417000 <ferror@plt+0x13070>
  41d6b0:	add	x1, x1, #0x3a0
  41d6b4:	add	x0, x0, #0xd40
  41d6b8:	ldr	x21, [sp, #32]
  41d6bc:	stp	x1, x0, [x19, #40]
  41d6c0:	str	x20, [x19, #56]
  41d6c4:	ldp	x19, x20, [sp, #16]
  41d6c8:	ldp	x29, x30, [sp], #64
  41d6cc:	ret
  41d6d0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d6d4:	add	x1, x1, #0x8f8
  41d6d8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d6dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d6e0:	add	x1, x1, #0x1b8
  41d6e4:	add	x2, x2, #0x7e0
  41d6e8:	add	x0, x0, #0xf78
  41d6ec:	b	419d28 <ferror@plt+0x15d98>
  41d6f0:	ldp	x19, x20, [sp, #16]
  41d6f4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d6f8:	ldr	x21, [sp, #32]
  41d6fc:	add	x1, x1, #0x8f8
  41d700:	ldp	x29, x30, [sp], #64
  41d704:	add	x1, x1, #0x1e0
  41d708:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d70c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d710:	add	x2, x2, #0x390
  41d714:	add	x0, x0, #0xf78
  41d718:	b	419d28 <ferror@plt+0x15d98>
  41d71c:	mov	x0, #0x68                  	// #104
  41d720:	str	x1, [sp, #56]
  41d724:	bl	417c60 <ferror@plt+0x13cd0>
  41d728:	mov	x20, x0
  41d72c:	mov	x0, #0x0                   	// #0
  41d730:	bl	427a88 <ferror@plt+0x23af8>
  41d734:	mov	x2, x0
  41d738:	mov	x0, #0x0                   	// #0
  41d73c:	str	x2, [x20]
  41d740:	bl	427a88 <ferror@plt+0x23af8>
  41d744:	str	x0, [x20, #8]
  41d748:	mov	x0, #0x0                   	// #0
  41d74c:	bl	427a88 <ferror@plt+0x23af8>
  41d750:	stp	x0, xzr, [x20, #16]
  41d754:	str	xzr, [x20, #32]
  41d758:	str	x20, [x19, #64]
  41d75c:	ldr	x1, [sp, #56]
  41d760:	b	41d67c <ferror@plt+0x196ec>
  41d764:	nop
  41d768:	cbz	x0, 41d774 <ferror@plt+0x197e4>
  41d76c:	stp	x1, x2, [x0, #80]
  41d770:	ret
  41d774:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d778:	add	x1, x1, #0x8f8
  41d77c:	add	x1, x1, #0x208
  41d780:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d784:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d788:	add	x2, x2, #0x390
  41d78c:	add	x0, x0, #0xf78
  41d790:	b	419d28 <ferror@plt+0x15d98>
  41d794:	nop
  41d798:	cbz	x0, 41d7a4 <ferror@plt+0x19814>
  41d79c:	str	x1, [x0, #96]
  41d7a0:	ret
  41d7a4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d7a8:	add	x1, x1, #0x8f8
  41d7ac:	add	x1, x1, #0x228
  41d7b0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d7b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d7b8:	add	x2, x2, #0x390
  41d7bc:	add	x0, x0, #0xf78
  41d7c0:	b	419d28 <ferror@plt+0x15d98>
  41d7c4:	nop
  41d7c8:	cbz	x0, 41d814 <ferror@plt+0x19884>
  41d7cc:	stp	x29, x30, [sp, #-48]!
  41d7d0:	mov	x29, sp
  41d7d4:	stp	x21, x22, [sp, #32]
  41d7d8:	mov	x22, x1
  41d7dc:	mov	x21, x3
  41d7e0:	ldr	x1, [x0, #48]
  41d7e4:	stp	x19, x20, [sp, #16]
  41d7e8:	mov	x19, x0
  41d7ec:	mov	x20, x2
  41d7f0:	cbz	x1, 41d7fc <ferror@plt+0x1986c>
  41d7f4:	ldr	x0, [x0, #56]
  41d7f8:	blr	x1
  41d7fc:	stp	x22, x21, [x19, #40]
  41d800:	str	x20, [x19, #56]
  41d804:	ldp	x19, x20, [sp, #16]
  41d808:	ldp	x21, x22, [sp, #32]
  41d80c:	ldp	x29, x30, [sp], #48
  41d810:	ret
  41d814:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d818:	add	x1, x1, #0x8f8
  41d81c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d820:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d824:	add	x1, x1, #0x248
  41d828:	add	x2, x2, #0x390
  41d82c:	add	x0, x0, #0xf78
  41d830:	b	419d28 <ferror@plt+0x15d98>
  41d834:	nop
  41d838:	stp	x29, x30, [sp, #-32]!
  41d83c:	mov	x29, sp
  41d840:	stp	x19, x20, [sp, #16]
  41d844:	mov	x19, x0
  41d848:	cbz	x0, 41d88c <ferror@plt+0x198fc>
  41d84c:	mov	x0, x1
  41d850:	bl	427a88 <ferror@plt+0x23af8>
  41d854:	ldr	x1, [x19, #48]
  41d858:	mov	x20, x0
  41d85c:	cbz	x1, 41d868 <ferror@plt+0x198d8>
  41d860:	ldr	x0, [x19, #56]
  41d864:	blr	x1
  41d868:	adrp	x1, 41a000 <ferror@plt+0x16070>
  41d86c:	adrp	x0, 417000 <ferror@plt+0x13070>
  41d870:	add	x1, x1, #0x3a0
  41d874:	add	x0, x0, #0xd40
  41d878:	stp	x1, x0, [x19, #40]
  41d87c:	str	x20, [x19, #56]
  41d880:	ldp	x19, x20, [sp, #16]
  41d884:	ldp	x29, x30, [sp], #32
  41d888:	ret
  41d88c:	ldp	x19, x20, [sp, #16]
  41d890:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d894:	ldp	x29, x30, [sp], #32
  41d898:	add	x1, x1, #0x8f8
  41d89c:	add	x1, x1, #0x1e0
  41d8a0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41d8a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d8a8:	add	x2, x2, #0x390
  41d8ac:	add	x0, x0, #0xf78
  41d8b0:	b	419d28 <ferror@plt+0x15d98>
  41d8b4:	nop
  41d8b8:	cbz	x0, 41d904 <ferror@plt+0x19974>
  41d8bc:	stp	x29, x30, [sp, #-48]!
  41d8c0:	mov	x29, sp
  41d8c4:	stp	x21, x22, [sp, #32]
  41d8c8:	mov	x22, x1
  41d8cc:	mov	x21, x3
  41d8d0:	ldr	x1, [x0, #40]
  41d8d4:	stp	x19, x20, [sp, #16]
  41d8d8:	mov	x19, x0
  41d8dc:	mov	x20, x2
  41d8e0:	cbz	x1, 41d8ec <ferror@plt+0x1995c>
  41d8e4:	ldr	x0, [x0, #48]
  41d8e8:	blr	x1
  41d8ec:	stp	x22, x21, [x19, #32]
  41d8f0:	str	x20, [x19, #48]
  41d8f4:	ldp	x19, x20, [sp, #16]
  41d8f8:	ldp	x21, x22, [sp, #32]
  41d8fc:	ldp	x29, x30, [sp], #48
  41d900:	ret
  41d904:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d908:	add	x1, x1, #0x8f8
  41d90c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41d910:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d914:	add	x1, x1, #0x270
  41d918:	add	x2, x2, #0xee0
  41d91c:	add	x0, x0, #0xf78
  41d920:	b	419d28 <ferror@plt+0x15d98>
  41d924:	nop
  41d928:	stp	x29, x30, [sp, #-32]!
  41d92c:	mov	x29, sp
  41d930:	stp	x19, x20, [sp, #16]
  41d934:	mov	x19, x0
  41d938:	cbz	x0, 41d97c <ferror@plt+0x199ec>
  41d93c:	mov	x0, x1
  41d940:	bl	427a88 <ferror@plt+0x23af8>
  41d944:	ldr	x1, [x19, #40]
  41d948:	mov	x20, x0
  41d94c:	cbz	x1, 41d958 <ferror@plt+0x199c8>
  41d950:	ldr	x0, [x19, #48]
  41d954:	blr	x1
  41d958:	adrp	x1, 41a000 <ferror@plt+0x16070>
  41d95c:	adrp	x0, 417000 <ferror@plt+0x13070>
  41d960:	add	x1, x1, #0x3a0
  41d964:	add	x0, x0, #0xd40
  41d968:	stp	x1, x0, [x19, #32]
  41d96c:	str	x20, [x19, #48]
  41d970:	ldp	x19, x20, [sp, #16]
  41d974:	ldp	x29, x30, [sp], #32
  41d978:	ret
  41d97c:	ldp	x19, x20, [sp, #16]
  41d980:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d984:	ldp	x29, x30, [sp], #32
  41d988:	add	x1, x1, #0x8f8
  41d98c:	add	x1, x1, #0x298
  41d990:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41d994:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d998:	add	x2, x2, #0xee0
  41d99c:	add	x0, x0, #0xf78
  41d9a0:	b	419d28 <ferror@plt+0x15d98>
  41d9a4:	nop
  41d9a8:	cbz	x0, 41d9e0 <ferror@plt+0x19a50>
  41d9ac:	stp	x29, x30, [sp, #-32]!
  41d9b0:	mov	x29, sp
  41d9b4:	stp	x19, x20, [sp, #16]
  41d9b8:	mov	x19, x0
  41d9bc:	mov	x20, x1
  41d9c0:	ldr	x0, [x0, #16]
  41d9c4:	bl	417d40 <ferror@plt+0x13db0>
  41d9c8:	mov	x0, x20
  41d9cc:	bl	427a88 <ferror@plt+0x23af8>
  41d9d0:	str	x0, [x19, #16]
  41d9d4:	ldp	x19, x20, [sp, #16]
  41d9d8:	ldp	x29, x30, [sp], #32
  41d9dc:	ret
  41d9e0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41d9e4:	add	x1, x1, #0x8f8
  41d9e8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41d9ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41d9f0:	add	x1, x1, #0x2c0
  41d9f4:	add	x2, x2, #0xee0
  41d9f8:	add	x0, x0, #0xf78
  41d9fc:	b	419d28 <ferror@plt+0x15d98>
  41da00:	cbz	x0, 41da0c <ferror@plt+0x19a7c>
  41da04:	ldr	x0, [x0, #16]
  41da08:	ret
  41da0c:	stp	x29, x30, [sp, #-16]!
  41da10:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41da14:	add	x1, x1, #0x8f8
  41da18:	mov	x29, sp
  41da1c:	add	x1, x1, #0x2e0
  41da20:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41da24:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41da28:	add	x2, x2, #0xee0
  41da2c:	add	x0, x0, #0xf78
  41da30:	bl	419d28 <ferror@plt+0x15d98>
  41da34:	mov	x0, #0x0                   	// #0
  41da38:	ldp	x29, x30, [sp], #16
  41da3c:	ret
  41da40:	cbz	x0, 41da78 <ferror@plt+0x19ae8>
  41da44:	stp	x29, x30, [sp, #-32]!
  41da48:	mov	x29, sp
  41da4c:	stp	x19, x20, [sp, #16]
  41da50:	mov	x19, x0
  41da54:	mov	x20, x1
  41da58:	ldr	x0, [x0, #24]
  41da5c:	bl	417d40 <ferror@plt+0x13db0>
  41da60:	mov	x0, x20
  41da64:	bl	427a88 <ferror@plt+0x23af8>
  41da68:	str	x0, [x19, #24]
  41da6c:	ldp	x19, x20, [sp, #16]
  41da70:	ldp	x29, x30, [sp], #32
  41da74:	ret
  41da78:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41da7c:	add	x1, x1, #0x8f8
  41da80:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41da84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41da88:	add	x1, x1, #0x300
  41da8c:	add	x2, x2, #0xee0
  41da90:	add	x0, x0, #0xf78
  41da94:	b	419d28 <ferror@plt+0x15d98>
  41da98:	cbz	x0, 41daa4 <ferror@plt+0x19b14>
  41da9c:	ldr	x0, [x0, #24]
  41daa0:	ret
  41daa4:	stp	x29, x30, [sp, #-16]!
  41daa8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41daac:	add	x1, x1, #0x8f8
  41dab0:	mov	x29, sp
  41dab4:	add	x1, x1, #0x328
  41dab8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  41dabc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41dac0:	add	x2, x2, #0xee0
  41dac4:	add	x0, x0, #0xf78
  41dac8:	bl	419d28 <ferror@plt+0x15d98>
  41dacc:	mov	x0, #0x0                   	// #0
  41dad0:	ldp	x29, x30, [sp], #16
  41dad4:	ret
  41dad8:	stp	x29, x30, [sp, #-96]!
  41dadc:	mov	x29, sp
  41dae0:	stp	x21, x22, [sp, #32]
  41dae4:	mov	x21, x0
  41dae8:	stp	x19, x20, [sp, #16]
  41daec:	mov	x19, x1
  41daf0:	ldrb	w0, [x21], #1
  41daf4:	cbz	w0, 41db44 <ferror@plt+0x19bb4>
  41daf8:	stp	x23, x24, [sp, #48]
  41dafc:	mov	x23, x2
  41db00:	adrp	x24, 46a000 <ferror@plt+0x66070>
  41db04:	stp	x25, x26, [sp, #64]
  41db08:	mov	w25, #0x1                   	// #1
  41db0c:	cmp	w0, #0x2a
  41db10:	b.eq	41db54 <ferror@plt+0x19bc4>  // b.none
  41db14:	cmp	w0, #0x3f
  41db18:	b.ne	41dbdc <ferror@plt+0x19c4c>  // b.any
  41db1c:	ldrb	w0, [x19]
  41db20:	cbz	w0, 41dba8 <ferror@plt+0x19c18>
  41db24:	ldr	x1, [x24, #952]
  41db28:	and	x0, x0, #0xff
  41db2c:	ldrb	w0, [x1, x0]
  41db30:	add	x19, x19, x0
  41db34:	ldrb	w0, [x21], #1
  41db38:	cbnz	w0, 41db0c <ferror@plt+0x19b7c>
  41db3c:	ldp	x23, x24, [sp, #48]
  41db40:	ldp	x25, x26, [sp, #64]
  41db44:	ldrb	w0, [x19]
  41db48:	cmp	w0, #0x0
  41db4c:	cset	w0, eq  // eq = none
  41db50:	b	41dbb4 <ferror@plt+0x19c24>
  41db54:	ldr	x22, [x24, #952]
  41db58:	str	w25, [x23]
  41db5c:	nop
  41db60:	ldrb	w20, [x21], #1
  41db64:	cmp	w20, #0x3f
  41db68:	b.eq	41dbc4 <ferror@plt+0x19c34>  // b.none
  41db6c:	cmp	w20, #0x2a
  41db70:	b.eq	41db60 <ferror@plt+0x19bd0>  // b.none
  41db74:	cbz	w20, 41dc20 <ferror@plt+0x19c90>
  41db78:	ldrb	w3, [x19]
  41db7c:	str	wzr, [sp, #92]
  41db80:	cmp	w20, w3
  41db84:	b.ne	41dba0 <ferror@plt+0x19c10>  // b.any
  41db88:	b	41dbf0 <ferror@plt+0x19c60>
  41db8c:	ldrb	w0, [x22, x0]
  41db90:	add	x19, x19, x0
  41db94:	ldrb	w3, [x19]
  41db98:	cmp	w3, w20
  41db9c:	b.eq	41dbf0 <ferror@plt+0x19c60>  // b.none
  41dba0:	and	x0, x3, #0xff
  41dba4:	cbnz	w3, 41db8c <ferror@plt+0x19bfc>
  41dba8:	ldp	x23, x24, [sp, #48]
  41dbac:	mov	w0, #0x0                   	// #0
  41dbb0:	ldp	x25, x26, [sp, #64]
  41dbb4:	ldp	x19, x20, [sp, #16]
  41dbb8:	ldp	x21, x22, [sp, #32]
  41dbbc:	ldp	x29, x30, [sp], #96
  41dbc0:	ret
  41dbc4:	ldrb	w0, [x19]
  41dbc8:	and	x1, x0, #0xff
  41dbcc:	cbz	w0, 41dba8 <ferror@plt+0x19c18>
  41dbd0:	ldrb	w0, [x22, x1]
  41dbd4:	add	x19, x19, x0
  41dbd8:	b	41db60 <ferror@plt+0x19bd0>
  41dbdc:	ldrb	w1, [x19]
  41dbe0:	cmp	w1, w0
  41dbe4:	b.ne	41dba8 <ferror@plt+0x19c18>  // b.any
  41dbe8:	add	x19, x19, #0x1
  41dbec:	b	41db34 <ferror@plt+0x19ba4>
  41dbf0:	add	x26, x19, #0x1
  41dbf4:	add	x2, sp, #0x5c
  41dbf8:	mov	x1, x26
  41dbfc:	mov	x0, x21
  41dc00:	bl	41dad8 <ferror@plt+0x19b48>
  41dc04:	cbnz	w0, 41dc20 <ferror@plt+0x19c90>
  41dc08:	ldr	w0, [sp, #92]
  41dc0c:	cbnz	w0, 41dba8 <ferror@plt+0x19c18>
  41dc10:	ldrb	w3, [x19, #1]
  41dc14:	mov	x19, x26
  41dc18:	cbnz	w3, 41db7c <ferror@plt+0x19bec>
  41dc1c:	b	41db34 <ferror@plt+0x19ba4>
  41dc20:	mov	w0, #0x1                   	// #1
  41dc24:	ldp	x23, x24, [sp, #48]
  41dc28:	ldp	x25, x26, [sp, #64]
  41dc2c:	b	41dbb4 <ferror@plt+0x19c24>
  41dc30:	stp	x29, x30, [sp, #-176]!
  41dc34:	mov	x29, sp
  41dc38:	stp	x19, x20, [sp, #16]
  41dc3c:	cbz	x0, 41dd08 <ferror@plt+0x19d78>
  41dc40:	stp	x27, x28, [sp, #80]
  41dc44:	mov	x28, x2
  41dc48:	cbz	x2, 41dd38 <ferror@plt+0x19da8>
  41dc4c:	mov	x19, x0
  41dc50:	ldr	w0, [x0, #8]
  41dc54:	cmp	w0, w1
  41dc58:	b.hi	41dc98 <ferror@plt+0x19d08>  // b.pmore
  41dc5c:	ldr	w0, [x19, #12]
  41dc60:	cmp	w0, w1
  41dc64:	b.cc	41dc98 <ferror@plt+0x19d08>  // b.lo, b.ul, b.last
  41dc68:	ldr	w0, [x19]
  41dc6c:	cmp	w0, #0x2
  41dc70:	b.eq	41ddbc <ferror@plt+0x19e2c>  // b.none
  41dc74:	b.ls	41dcb0 <ferror@plt+0x19d20>  // b.plast
  41dc78:	cmp	w0, #0x3
  41dc7c:	b.eq	41ddec <ferror@plt+0x19e5c>  // b.none
  41dc80:	cmp	w0, #0x4
  41dc84:	b.ne	41e5c0 <ferror@plt+0x1a630>  // b.any
  41dc88:	ldr	w0, [x19, #4]
  41dc8c:	cmp	w1, w0
  41dc90:	b.eq	41dfd0 <ferror@plt+0x1a040>  // b.none
  41dc94:	nop
  41dc98:	ldp	x27, x28, [sp, #80]
  41dc9c:	mov	w19, #0x0                   	// #0
  41dca0:	mov	w0, w19
  41dca4:	ldp	x19, x20, [sp, #16]
  41dca8:	ldp	x29, x30, [sp], #176
  41dcac:	ret
  41dcb0:	cbz	w0, 41dd6c <ferror@plt+0x19ddc>
  41dcb4:	cbz	x3, 41dfec <ferror@plt+0x1a05c>
  41dcb8:	ldr	x28, [x19, #16]
  41dcbc:	ldrb	w0, [x28], #1
  41dcc0:	cbz	w0, 41dcf4 <ferror@plt+0x19d64>
  41dcc4:	cmp	w0, #0x2a
  41dcc8:	b.eq	41e08c <ferror@plt+0x1a0fc>  // b.none
  41dccc:	cmp	w0, #0x3f
  41dcd0:	b.eq	41e064 <ferror@plt+0x1a0d4>  // b.none
  41dcd4:	ldrb	w1, [x3]
  41dcd8:	cmp	w1, w0
  41dcdc:	b.ne	41dc98 <ferror@plt+0x19d08>  // b.any
  41dce0:	mov	x4, x28
  41dce4:	add	x3, x3, #0x1
  41dce8:	add	x28, x28, #0x1
  41dcec:	ldrb	w0, [x4]
  41dcf0:	cbnz	w0, 41dcc4 <ferror@plt+0x19d34>
  41dcf4:	ldrb	w0, [x3]
  41dcf8:	ldp	x27, x28, [sp, #80]
  41dcfc:	cmp	w0, #0x0
  41dd00:	cset	w19, eq  // eq = none
  41dd04:	b	41dca0 <ferror@plt+0x19d10>
  41dd08:	mov	w19, #0x0                   	// #0
  41dd0c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41dd10:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41dd14:	add	x2, x2, #0xc48
  41dd18:	add	x1, x1, #0xcb8
  41dd1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41dd20:	add	x0, x0, #0xf78
  41dd24:	bl	419d28 <ferror@plt+0x15d98>
  41dd28:	mov	w0, w19
  41dd2c:	ldp	x19, x20, [sp, #16]
  41dd30:	ldp	x29, x30, [sp], #176
  41dd34:	ret
  41dd38:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41dd3c:	add	x2, x2, #0xc58
  41dd40:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41dd44:	add	x1, x1, #0xcb8
  41dd48:	mov	w19, #0x0                   	// #0
  41dd4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41dd50:	add	x0, x0, #0xf78
  41dd54:	bl	419d28 <ferror@plt+0x15d98>
  41dd58:	mov	w0, w19
  41dd5c:	ldp	x19, x20, [sp, #16]
  41dd60:	ldp	x27, x28, [sp, #80]
  41dd64:	ldp	x29, x30, [sp], #176
  41dd68:	ret
  41dd6c:	ldr	x3, [x19, #16]
  41dd70:	ldrb	w0, [x3], #1
  41dd74:	cbz	w0, 41dda8 <ferror@plt+0x19e18>
  41dd78:	cmp	w0, #0x2a
  41dd7c:	b.eq	41de5c <ferror@plt+0x19ecc>  // b.none
  41dd80:	cmp	w0, #0x3f
  41dd84:	b.eq	41de34 <ferror@plt+0x19ea4>  // b.none
  41dd88:	ldrb	w1, [x28]
  41dd8c:	cmp	w1, w0
  41dd90:	b.ne	41dc98 <ferror@plt+0x19d08>  // b.any
  41dd94:	mov	x4, x3
  41dd98:	add	x28, x28, #0x1
  41dd9c:	add	x3, x3, #0x1
  41dda0:	ldrb	w0, [x4]
  41dda4:	cbnz	w0, 41dd78 <ferror@plt+0x19de8>
  41dda8:	ldrb	w0, [x28]
  41ddac:	ldp	x27, x28, [sp, #80]
  41ddb0:	cmp	w0, #0x0
  41ddb4:	cset	w19, eq  // eq = none
  41ddb8:	b	41dca0 <ferror@plt+0x19d10>
  41ddbc:	ldr	w2, [x19, #4]
  41ddc0:	cmp	w1, w2
  41ddc4:	b.eq	41dfd0 <ferror@plt+0x1a040>  // b.none
  41ddc8:	cbz	w2, 41de28 <ferror@plt+0x19e98>
  41ddcc:	ldr	x0, [x19, #16]
  41ddd0:	mov	x1, x28
  41ddd4:	mov	w2, w2
  41ddd8:	bl	403830 <strncmp@plt>
  41dddc:	cmp	w0, #0x0
  41dde0:	cset	w19, eq  // eq = none
  41dde4:	ldp	x27, x28, [sp, #80]
  41dde8:	b	41dca0 <ferror@plt+0x19d10>
  41ddec:	ldr	w2, [x19, #4]
  41ddf0:	cbz	w2, 41de28 <ferror@plt+0x19e98>
  41ddf4:	ldr	x0, [x19, #16]
  41ddf8:	sub	w1, w1, w2
  41ddfc:	add	x1, x28, x1
  41de00:	bl	403ad0 <strcmp@plt>
  41de04:	cmp	w0, #0x0
  41de08:	cset	w19, eq  // eq = none
  41de0c:	ldp	x27, x28, [sp, #80]
  41de10:	b	41dca0 <ferror@plt+0x19d10>
  41de14:	ldrb	w0, [x11, #1]
  41de18:	cbnz	w0, 41e3e0 <ferror@plt+0x1a450>
  41de1c:	ldp	x21, x22, [sp, #32]
  41de20:	ldp	x25, x26, [sp, #64]
  41de24:	nop
  41de28:	mov	w19, #0x1                   	// #1
  41de2c:	ldp	x27, x28, [sp, #80]
  41de30:	b	41dca0 <ferror@plt+0x19d10>
  41de34:	ldrb	w0, [x28]
  41de38:	cbz	w0, 41dc98 <ferror@plt+0x19d08>
  41de3c:	adrp	x1, 46a000 <ferror@plt+0x66070>
  41de40:	and	x0, x0, #0xff
  41de44:	mov	x4, x3
  41de48:	add	x3, x3, #0x1
  41de4c:	ldr	x1, [x1, #952]
  41de50:	ldrb	w0, [x1, x0]
  41de54:	add	x28, x28, x0
  41de58:	b	41dda0 <ferror@plt+0x19e10>
  41de5c:	mov	x4, x3
  41de60:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41de64:	ldr	x27, [x0, #952]
  41de68:	ldrb	w5, [x4], #1
  41de6c:	cmp	w5, #0x3f
  41de70:	b.eq	41de94 <ferror@plt+0x19f04>  // b.none
  41de74:	nop
  41de78:	cmp	w5, #0x2a
  41de7c:	b.ne	41deb0 <ferror@plt+0x19f20>  // b.any
  41de80:	mov	x3, x4
  41de84:	mov	x4, x3
  41de88:	ldrb	w5, [x4], #1
  41de8c:	cmp	w5, #0x3f
  41de90:	b.ne	41de78 <ferror@plt+0x19ee8>  // b.any
  41de94:	ldrb	w0, [x28]
  41de98:	and	x1, x0, #0xff
  41de9c:	cbz	w0, 41dc98 <ferror@plt+0x19d08>
  41dea0:	ldrb	w0, [x27, x1]
  41dea4:	mov	x3, x4
  41dea8:	add	x28, x28, x0
  41deac:	b	41de84 <ferror@plt+0x19ef4>
  41deb0:	cbz	w5, 41de28 <ferror@plt+0x19e98>
  41deb4:	stp	x25, x26, [sp, #64]
  41deb8:	mov	x26, x4
  41debc:	str	x3, [sp, #96]
  41dec0:	mov	w3, w5
  41dec4:	b	41ded8 <ferror@plt+0x19f48>
  41dec8:	and	x1, x0, #0xff
  41decc:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41ded0:	ldrb	w0, [x27, x1]
  41ded4:	add	x28, x28, x0
  41ded8:	ldrb	w0, [x28]
  41dedc:	cmp	w3, w0
  41dee0:	b.ne	41dec8 <ferror@plt+0x19f38>  // b.any
  41dee4:	ldr	x1, [sp, #96]
  41dee8:	add	x25, x28, #0x1
  41deec:	ldrb	w0, [x26]
  41def0:	add	x1, x1, #0x2
  41def4:	str	x1, [sp, #112]
  41def8:	cbz	w0, 41e574 <ferror@plt+0x1a5e4>
  41defc:	mov	x4, x25
  41df00:	mov	x9, x1
  41df04:	mov	w1, #0x0                   	// #0
  41df08:	str	w3, [sp, #104]
  41df0c:	cmp	w0, #0x2a
  41df10:	b.eq	41df70 <ferror@plt+0x19fe0>  // b.none
  41df14:	cmp	w0, #0x3f
  41df18:	b.ne	41e5ac <ferror@plt+0x1a61c>  // b.any
  41df1c:	ldrb	w0, [x4]
  41df20:	cbz	w0, 41ef14 <ferror@plt+0x1af84>
  41df24:	and	x0, x0, #0xff
  41df28:	ldrb	w0, [x27, x0]
  41df2c:	add	x4, x4, x0
  41df30:	ldrb	w0, [x9], #1
  41df34:	cbnz	w0, 41df0c <ferror@plt+0x19f7c>
  41df38:	ldrb	w0, [x4]
  41df3c:	ldr	w3, [sp, #104]
  41df40:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41df44:	cbnz	w1, 41dfc8 <ferror@plt+0x1a038>
  41df48:	ldrb	w0, [x28, #1]
  41df4c:	cbz	w0, 41e050 <ferror@plt+0x1a0c0>
  41df50:	mov	x28, x25
  41df54:	b	41ded8 <ferror@plt+0x19f48>
  41df58:	ldrb	w0, [x4]
  41df5c:	and	x1, x0, #0xff
  41df60:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41df64:	ldrb	w0, [x27, x1]
  41df68:	add	x4, x4, x0
  41df6c:	mov	x9, x5
  41df70:	mov	x5, x9
  41df74:	ldrb	w6, [x5], #1
  41df78:	cmp	w6, #0x3f
  41df7c:	b.eq	41df58 <ferror@plt+0x19fc8>  // b.none
  41df80:	cmp	w6, #0x2a
  41df84:	b.eq	41df6c <ferror@plt+0x19fdc>  // b.none
  41df88:	cbz	w6, 41e57c <ferror@plt+0x1a5ec>
  41df8c:	mov	x3, x26
  41df90:	str	x28, [sp, #120]
  41df94:	mov	x28, x25
  41df98:	ldrb	w0, [x4]
  41df9c:	cmp	w0, w6
  41dfa0:	b.ne	41dfbc <ferror@plt+0x1a02c>  // b.any
  41dfa4:	b	41e5e4 <ferror@plt+0x1a654>
  41dfa8:	ldrb	w0, [x27, x1]
  41dfac:	add	x4, x4, x0
  41dfb0:	ldrb	w0, [x4]
  41dfb4:	cmp	w6, w0
  41dfb8:	b.eq	41e5e4 <ferror@plt+0x1a654>  // b.none
  41dfbc:	and	x1, x0, #0xff
  41dfc0:	cbnz	w0, 41dfa8 <ferror@plt+0x1a018>
  41dfc4:	nop
  41dfc8:	ldp	x25, x26, [sp, #64]
  41dfcc:	b	41dc98 <ferror@plt+0x19d08>
  41dfd0:	ldr	x0, [x19, #16]
  41dfd4:	mov	x1, x28
  41dfd8:	bl	403ad0 <strcmp@plt>
  41dfdc:	cmp	w0, #0x0
  41dfe0:	cset	w19, eq  // eq = none
  41dfe4:	ldp	x27, x28, [sp, #80]
  41dfe8:	b	41dca0 <ferror@plt+0x19d10>
  41dfec:	mov	w1, w1
  41dff0:	mov	x0, x2
  41dff4:	bl	437678 <ferror@plt+0x336e8>
  41dff8:	mov	x3, x0
  41dffc:	ldr	x28, [x19, #16]
  41e000:	mov	x4, x0
  41e004:	ldrb	w0, [x28], #1
  41e008:	cbz	w0, 41e034 <ferror@plt+0x1a0a4>
  41e00c:	cmp	w0, #0x2a
  41e010:	b.eq	41e710 <ferror@plt+0x1a780>  // b.none
  41e014:	cmp	w0, #0x3f
  41e018:	b.eq	41e6f0 <ferror@plt+0x1a760>  // b.none
  41e01c:	ldrb	w1, [x4]
  41e020:	cmp	w1, w0
  41e024:	b.ne	41e5a4 <ferror@plt+0x1a614>  // b.any
  41e028:	add	x4, x4, #0x1
  41e02c:	ldrb	w0, [x28], #1
  41e030:	cbnz	w0, 41e00c <ferror@plt+0x1a07c>
  41e034:	ldrb	w0, [x4]
  41e038:	cmp	w0, #0x0
  41e03c:	cset	w19, eq  // eq = none
  41e040:	mov	x0, x3
  41e044:	bl	417d40 <ferror@plt+0x13db0>
  41e048:	ldp	x27, x28, [sp, #80]
  41e04c:	b	41dca0 <ferror@plt+0x19d10>
  41e050:	mov	x4, x26
  41e054:	mov	x28, x25
  41e058:	ldp	x25, x26, [sp, #64]
  41e05c:	ldr	x3, [sp, #112]
  41e060:	b	41dda0 <ferror@plt+0x19e10>
  41e064:	ldrb	w0, [x3]
  41e068:	cbz	w0, 41dc98 <ferror@plt+0x19d08>
  41e06c:	adrp	x1, 46a000 <ferror@plt+0x66070>
  41e070:	and	x0, x0, #0xff
  41e074:	mov	x4, x28
  41e078:	add	x28, x28, #0x1
  41e07c:	ldr	x1, [x1, #952]
  41e080:	ldrb	w0, [x1, x0]
  41e084:	add	x3, x3, x0
  41e088:	b	41dcec <ferror@plt+0x19d5c>
  41e08c:	mov	x4, x28
  41e090:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41e094:	ldr	x27, [x0, #952]
  41e098:	ldrb	w5, [x4], #1
  41e09c:	cmp	w5, #0x3f
  41e0a0:	b.eq	41e0c4 <ferror@plt+0x1a134>  // b.none
  41e0a4:	nop
  41e0a8:	cmp	w5, #0x2a
  41e0ac:	b.ne	41e0e0 <ferror@plt+0x1a150>  // b.any
  41e0b0:	mov	x28, x4
  41e0b4:	mov	x4, x28
  41e0b8:	ldrb	w5, [x4], #1
  41e0bc:	cmp	w5, #0x3f
  41e0c0:	b.ne	41e0a8 <ferror@plt+0x1a118>  // b.any
  41e0c4:	ldrb	w0, [x3]
  41e0c8:	and	x1, x0, #0xff
  41e0cc:	cbz	w0, 41dc98 <ferror@plt+0x19d08>
  41e0d0:	ldrb	w0, [x27, x1]
  41e0d4:	mov	x28, x4
  41e0d8:	add	x3, x3, x0
  41e0dc:	b	41e0b4 <ferror@plt+0x1a124>
  41e0e0:	cbz	w5, 41de28 <ferror@plt+0x19e98>
  41e0e4:	stp	x25, x26, [sp, #64]
  41e0e8:	mov	x26, x4
  41e0ec:	str	x28, [sp, #96]
  41e0f0:	mov	w28, w5
  41e0f4:	b	41e108 <ferror@plt+0x1a178>
  41e0f8:	and	x1, x0, #0xff
  41e0fc:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e100:	ldrb	w0, [x27, x1]
  41e104:	add	x3, x3, x0
  41e108:	ldrb	w0, [x3]
  41e10c:	cmp	w28, w0
  41e110:	b.ne	41e0f8 <ferror@plt+0x1a168>  // b.any
  41e114:	ldr	x1, [sp, #96]
  41e118:	add	x25, x3, #0x1
  41e11c:	ldrb	w0, [x26]
  41e120:	add	x1, x1, #0x2
  41e124:	str	x1, [sp, #112]
  41e128:	cbz	w0, 41f0b0 <ferror@plt+0x1b120>
  41e12c:	mov	x4, x25
  41e130:	str	w28, [sp, #104]
  41e134:	mov	x28, x26
  41e138:	mov	x26, x3
  41e13c:	mov	x9, x1
  41e140:	mov	w1, #0x0                   	// #0
  41e144:	cmp	w0, #0x2a
  41e148:	b.eq	41e1b0 <ferror@plt+0x1a220>  // b.none
  41e14c:	cmp	w0, #0x3f
  41e150:	b.ne	41e5d0 <ferror@plt+0x1a640>  // b.any
  41e154:	ldrb	w0, [x4]
  41e158:	cbz	w0, 41f048 <ferror@plt+0x1b0b8>
  41e15c:	and	x0, x0, #0xff
  41e160:	ldrb	w0, [x27, x0]
  41e164:	add	x4, x4, x0
  41e168:	ldrb	w0, [x9], #1
  41e16c:	cbnz	w0, 41e144 <ferror@plt+0x1a1b4>
  41e170:	ldrb	w0, [x4]
  41e174:	mov	x3, x26
  41e178:	mov	x26, x28
  41e17c:	ldr	w28, [sp, #104]
  41e180:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41e184:	cbnz	w1, 41dfc8 <ferror@plt+0x1a038>
  41e188:	ldrb	w0, [x3, #1]
  41e18c:	cbz	w0, 41e52c <ferror@plt+0x1a59c>
  41e190:	mov	x3, x25
  41e194:	b	41e108 <ferror@plt+0x1a178>
  41e198:	ldrb	w0, [x4]
  41e19c:	and	x1, x0, #0xff
  41e1a0:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e1a4:	ldrb	w0, [x27, x1]
  41e1a8:	add	x4, x4, x0
  41e1ac:	mov	x9, x5
  41e1b0:	mov	x5, x9
  41e1b4:	ldrb	w6, [x5], #1
  41e1b8:	cmp	w6, #0x3f
  41e1bc:	b.eq	41e198 <ferror@plt+0x1a208>  // b.none
  41e1c0:	cmp	w6, #0x2a
  41e1c4:	b.eq	41e1ac <ferror@plt+0x1a21c>  // b.none
  41e1c8:	cbz	w6, 41e57c <ferror@plt+0x1a5ec>
  41e1cc:	mov	x3, x28
  41e1d0:	mov	x28, x25
  41e1d4:	str	x26, [sp, #120]
  41e1d8:	b	41e1ec <ferror@plt+0x1a25c>
  41e1dc:	and	x1, x0, #0xff
  41e1e0:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e1e4:	ldrb	w0, [x27, x1]
  41e1e8:	add	x4, x4, x0
  41e1ec:	ldrb	w0, [x4]
  41e1f0:	cmp	w6, w0
  41e1f4:	b.ne	41e1dc <ferror@plt+0x1a24c>  // b.any
  41e1f8:	ldrb	w0, [x5]
  41e1fc:	add	x25, x4, #0x1
  41e200:	add	x13, x9, #0x2
  41e204:	cbz	w0, 41f11c <ferror@plt+0x1b18c>
  41e208:	mov	x7, x25
  41e20c:	mov	w1, #0x0                   	// #0
  41e210:	cmp	w0, #0x2a
  41e214:	b.eq	41e270 <ferror@plt+0x1a2e0>  // b.none
  41e218:	cmp	w0, #0x3f
  41e21c:	b.ne	41e798 <ferror@plt+0x1a808>  // b.any
  41e220:	ldrb	w0, [x7]
  41e224:	cbz	w0, 41e244 <ferror@plt+0x1a2b4>
  41e228:	and	x0, x0, #0xff
  41e22c:	ldrb	w0, [x27, x0]
  41e230:	add	x7, x7, x0
  41e234:	ldrb	w0, [x13], #1
  41e238:	cbnz	w0, 41e210 <ferror@plt+0x1a280>
  41e23c:	ldrb	w0, [x7]
  41e240:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41e244:	cbnz	w1, 41dfc8 <ferror@plt+0x1a038>
  41e248:	ldrb	w0, [x4, #1]
  41e24c:	cbz	w0, 41e540 <ferror@plt+0x1a5b0>
  41e250:	mov	x4, x25
  41e254:	b	41e1ec <ferror@plt+0x1a25c>
  41e258:	ldrb	w0, [x7]
  41e25c:	and	x1, x0, #0xff
  41e260:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e264:	ldrb	w0, [x27, x1]
  41e268:	add	x7, x7, x0
  41e26c:	mov	x13, x8
  41e270:	mov	x8, x13
  41e274:	ldrb	w10, [x8], #1
  41e278:	cmp	w10, #0x3f
  41e27c:	b.eq	41e258 <ferror@plt+0x1a2c8>  // b.none
  41e280:	cmp	w10, #0x2a
  41e284:	b.eq	41e26c <ferror@plt+0x1a2dc>  // b.none
  41e288:	cbz	w10, 41e57c <ferror@plt+0x1a5ec>
  41e28c:	str	x28, [sp, #128]
  41e290:	b	41e2a4 <ferror@plt+0x1a314>
  41e294:	and	x1, x0, #0xff
  41e298:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e29c:	ldrb	w0, [x27, x1]
  41e2a0:	add	x7, x7, x0
  41e2a4:	ldrb	w0, [x7]
  41e2a8:	cmp	w10, w0
  41e2ac:	b.ne	41e294 <ferror@plt+0x1a304>  // b.any
  41e2b0:	ldrb	w0, [x8]
  41e2b4:	add	x26, x7, #0x1
  41e2b8:	add	x18, x13, #0x2
  41e2bc:	cbz	w0, 41f174 <ferror@plt+0x1b1e4>
  41e2c0:	mov	x11, x26
  41e2c4:	mov	w1, #0x0                   	// #0
  41e2c8:	cmp	w0, #0x2a
  41e2cc:	b.eq	41e328 <ferror@plt+0x1a398>  // b.none
  41e2d0:	cmp	w0, #0x3f
  41e2d4:	b.ne	41ea50 <ferror@plt+0x1aac0>  // b.any
  41e2d8:	ldrb	w0, [x11]
  41e2dc:	cbz	w0, 41e2fc <ferror@plt+0x1a36c>
  41e2e0:	and	x0, x0, #0xff
  41e2e4:	ldrb	w0, [x27, x0]
  41e2e8:	add	x11, x11, x0
  41e2ec:	ldrb	w0, [x18], #1
  41e2f0:	cbnz	w0, 41e2c8 <ferror@plt+0x1a338>
  41e2f4:	ldrb	w0, [x11]
  41e2f8:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41e2fc:	cbnz	w1, 41dfc8 <ferror@plt+0x1a038>
  41e300:	ldrb	w0, [x7, #1]
  41e304:	cbz	w0, 41e560 <ferror@plt+0x1a5d0>
  41e308:	mov	x7, x26
  41e30c:	b	41e2a4 <ferror@plt+0x1a314>
  41e310:	ldrb	w0, [x11]
  41e314:	and	x1, x0, #0xff
  41e318:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e31c:	ldrb	w0, [x27, x1]
  41e320:	add	x11, x11, x0
  41e324:	mov	x18, x12
  41e328:	mov	x12, x18
  41e32c:	ldrb	w14, [x12], #1
  41e330:	cmp	w14, #0x3f
  41e334:	b.eq	41e310 <ferror@plt+0x1a380>  // b.none
  41e338:	cmp	w14, #0x2a
  41e33c:	b.eq	41e324 <ferror@plt+0x1a394>  // b.none
  41e340:	cbz	w14, 41e57c <ferror@plt+0x1a5ec>
  41e344:	str	x3, [sp, #136]
  41e348:	mov	x3, x13
  41e34c:	mov	x13, x7
  41e350:	mov	x7, x4
  41e354:	b	41e368 <ferror@plt+0x1a3d8>
  41e358:	and	x1, x0, #0xff
  41e35c:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e360:	ldrb	w0, [x27, x1]
  41e364:	add	x11, x11, x0
  41e368:	ldrb	w0, [x11]
  41e36c:	cmp	w14, w0
  41e370:	b.ne	41e358 <ferror@plt+0x1a3c8>  // b.any
  41e374:	stp	x21, x22, [sp, #32]
  41e378:	add	x28, x11, #0x1
  41e37c:	add	x21, x18, #0x2
  41e380:	ldrb	w0, [x12]
  41e384:	cbz	w0, 41de14 <ferror@plt+0x19e84>
  41e388:	mov	x15, x28
  41e38c:	stp	x23, x24, [sp, #48]
  41e390:	mov	x24, x3
  41e394:	mov	w1, #0x0                   	// #0
  41e398:	cmp	w0, #0x2a
  41e39c:	b.eq	41e404 <ferror@plt+0x1a474>  // b.none
  41e3a0:	cmp	w0, #0x3f
  41e3a4:	b.ne	41ed5c <ferror@plt+0x1adcc>  // b.any
  41e3a8:	ldrb	w0, [x15]
  41e3ac:	cbz	w0, 41f13c <ferror@plt+0x1b1ac>
  41e3b0:	and	x0, x0, #0xff
  41e3b4:	ldrb	w0, [x27, x0]
  41e3b8:	add	x15, x15, x0
  41e3bc:	ldrb	w0, [x21], #1
  41e3c0:	cbnz	w0, 41e398 <ferror@plt+0x1a408>
  41e3c4:	ldrb	w0, [x15]
  41e3c8:	mov	x3, x24
  41e3cc:	cbz	w0, 41f10c <ferror@plt+0x1b17c>
  41e3d0:	cbnz	w1, 41e928 <ferror@plt+0x1a998>
  41e3d4:	ldrb	w0, [x11, #1]
  41e3d8:	cbz	w0, 41f1d8 <ferror@plt+0x1b248>
  41e3dc:	ldp	x23, x24, [sp, #48]
  41e3e0:	mov	x11, x28
  41e3e4:	ldp	x21, x22, [sp, #32]
  41e3e8:	b	41e368 <ferror@plt+0x1a3d8>
  41e3ec:	ldrb	w0, [x15]
  41e3f0:	and	x1, x0, #0xff
  41e3f4:	cbz	w0, 41e928 <ferror@plt+0x1a998>
  41e3f8:	ldrb	w0, [x27, x1]
  41e3fc:	add	x15, x15, x0
  41e400:	mov	x21, x4
  41e404:	mov	x4, x21
  41e408:	ldrb	w19, [x4], #1
  41e40c:	cmp	w19, #0x3f
  41e410:	b.eq	41e3ec <ferror@plt+0x1a45c>  // b.none
  41e414:	cmp	w19, #0x2a
  41e418:	b.eq	41e400 <ferror@plt+0x1a470>  // b.none
  41e41c:	cbnz	w19, 41e434 <ferror@plt+0x1a4a4>
  41e420:	b	41f10c <ferror@plt+0x1b17c>
  41e424:	and	x1, x0, #0xff
  41e428:	cbz	w0, 41e928 <ferror@plt+0x1a998>
  41e42c:	ldrb	w0, [x27, x1]
  41e430:	add	x15, x15, x0
  41e434:	ldrb	w0, [x15]
  41e438:	cmp	w19, w0
  41e43c:	b.ne	41e424 <ferror@plt+0x1a494>  // b.any
  41e440:	ldrb	w0, [x4]
  41e444:	add	x3, x15, #0x1
  41e448:	add	x23, x21, #0x2
  41e44c:	cbz	w0, 41f270 <ferror@plt+0x1b2e0>
  41e450:	mov	x2, x21
  41e454:	mov	x20, x3
  41e458:	mov	x21, x3
  41e45c:	mov	x3, x2
  41e460:	mov	w1, #0x0                   	// #0
  41e464:	cmp	w0, #0x2a
  41e468:	b.eq	41e4cc <ferror@plt+0x1a53c>  // b.none
  41e46c:	cmp	w0, #0x3f
  41e470:	b.ne	41ee84 <ferror@plt+0x1aef4>  // b.any
  41e474:	ldrb	w0, [x20]
  41e478:	cbz	w0, 41f218 <ferror@plt+0x1b288>
  41e47c:	and	x0, x0, #0xff
  41e480:	ldrb	w0, [x27, x0]
  41e484:	add	x20, x20, x0
  41e488:	ldrb	w0, [x23], #1
  41e48c:	cbnz	w0, 41e464 <ferror@plt+0x1a4d4>
  41e490:	mov	x0, x3
  41e494:	mov	x3, x21
  41e498:	mov	x21, x0
  41e49c:	ldrb	w0, [x20]
  41e4a0:	cbz	w0, 41f10c <ferror@plt+0x1b17c>
  41e4a4:	cbnz	w1, 41e928 <ferror@plt+0x1a998>
  41e4a8:	ldrb	w0, [x15, #1]
  41e4ac:	cbz	w0, 41e584 <ferror@plt+0x1a5f4>
  41e4b0:	mov	x15, x3
  41e4b4:	b	41e434 <ferror@plt+0x1a4a4>
  41e4b8:	ldrb	w0, [x20]
  41e4bc:	and	x1, x0, #0xff
  41e4c0:	cbz	w0, 41e928 <ferror@plt+0x1a998>
  41e4c4:	ldrb	w0, [x27, x1]
  41e4c8:	add	x20, x20, x0
  41e4cc:	ldrb	w22, [x23], #1
  41e4d0:	cmp	w22, #0x3f
  41e4d4:	b.eq	41e4b8 <ferror@plt+0x1a528>  // b.none
  41e4d8:	cmp	w22, #0x2a
  41e4dc:	b.eq	41e4cc <ferror@plt+0x1a53c>  // b.none
  41e4e0:	cbz	w22, 41f10c <ferror@plt+0x1b17c>
  41e4e4:	ldrb	w0, [x20]
  41e4e8:	str	wzr, [sp, #172]
  41e4ec:	cmp	w22, w0
  41e4f0:	b.ne	41e50c <ferror@plt+0x1a57c>  // b.any
  41e4f4:	b	41eedc <ferror@plt+0x1af4c>
  41e4f8:	ldrb	w0, [x27, x1]
  41e4fc:	add	x20, x20, x0
  41e500:	ldrb	w0, [x20]
  41e504:	cmp	w22, w0
  41e508:	b.eq	41eedc <ferror@plt+0x1af4c>  // b.none
  41e50c:	and	x1, x0, #0xff
  41e510:	cbnz	w0, 41e4f8 <ferror@plt+0x1a568>
  41e514:	mov	w19, #0x0                   	// #0
  41e518:	ldp	x21, x22, [sp, #32]
  41e51c:	ldp	x23, x24, [sp, #48]
  41e520:	ldp	x25, x26, [sp, #64]
  41e524:	ldp	x27, x28, [sp, #80]
  41e528:	b	41dca0 <ferror@plt+0x19d10>
  41e52c:	mov	x4, x26
  41e530:	mov	x3, x25
  41e534:	ldp	x25, x26, [sp, #64]
  41e538:	ldr	x28, [sp, #112]
  41e53c:	b	41dcec <ferror@plt+0x19d5c>
  41e540:	mov	x0, x25
  41e544:	mov	x9, x5
  41e548:	mov	x25, x28
  41e54c:	mov	x4, x0
  41e550:	mov	x28, x3
  41e554:	mov	w1, #0x1                   	// #1
  41e558:	ldr	x26, [sp, #120]
  41e55c:	b	41e168 <ferror@plt+0x1a1d8>
  41e560:	mov	x7, x26
  41e564:	mov	x13, x8
  41e568:	mov	w1, #0x1                   	// #1
  41e56c:	ldr	x28, [sp, #128]
  41e570:	b	41e234 <ferror@plt+0x1a2a4>
  41e574:	ldrb	w0, [x28, #1]
  41e578:	cbnz	w0, 41df50 <ferror@plt+0x19fc0>
  41e57c:	ldp	x25, x26, [sp, #64]
  41e580:	b	41de28 <ferror@plt+0x19e98>
  41e584:	mov	x15, x3
  41e588:	mov	x21, x4
  41e58c:	mov	w1, #0x1                   	// #1
  41e590:	b	41e3bc <ferror@plt+0x1a42c>
  41e594:	mov	x3, x23
  41e598:	ldp	x21, x22, [sp, #32]
  41e59c:	ldp	x23, x24, [sp, #48]
  41e5a0:	ldp	x25, x26, [sp, #64]
  41e5a4:	mov	w19, #0x0                   	// #0
  41e5a8:	b	41e040 <ferror@plt+0x1a0b0>
  41e5ac:	ldrb	w2, [x4]
  41e5b0:	cmp	w2, w0
  41e5b4:	b.ne	41ef14 <ferror@plt+0x1af84>  // b.any
  41e5b8:	add	x4, x4, #0x1
  41e5bc:	b	41df30 <ferror@plt+0x19fa0>
  41e5c0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41e5c4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41e5c8:	add	x2, x2, #0xc68
  41e5cc:	b	41dd44 <ferror@plt+0x19db4>
  41e5d0:	ldrb	w2, [x4]
  41e5d4:	cmp	w2, w0
  41e5d8:	b.ne	41f048 <ferror@plt+0x1b0b8>  // b.any
  41e5dc:	add	x4, x4, #0x1
  41e5e0:	b	41e168 <ferror@plt+0x1a1d8>
  41e5e4:	ldrb	w0, [x5]
  41e5e8:	add	x25, x4, #0x1
  41e5ec:	add	x13, x9, #0x2
  41e5f0:	cbz	w0, 41f0c0 <ferror@plt+0x1b130>
  41e5f4:	mov	x7, x25
  41e5f8:	mov	w1, #0x0                   	// #0
  41e5fc:	cmp	w0, #0x2a
  41e600:	b.eq	41e65c <ferror@plt+0x1a6cc>  // b.none
  41e604:	cmp	w0, #0x3f
  41e608:	b.ne	41e6dc <ferror@plt+0x1a74c>  // b.any
  41e60c:	ldrb	w0, [x7]
  41e610:	cbz	w0, 41e630 <ferror@plt+0x1a6a0>
  41e614:	and	x0, x0, #0xff
  41e618:	ldrb	w0, [x27, x0]
  41e61c:	add	x7, x7, x0
  41e620:	ldrb	w0, [x13], #1
  41e624:	cbnz	w0, 41e5fc <ferror@plt+0x1a66c>
  41e628:	ldrb	w0, [x7]
  41e62c:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41e630:	cbnz	w1, 41dfc8 <ferror@plt+0x1a038>
  41e634:	ldrb	w0, [x4, #1]
  41e638:	cbz	w0, 41e6bc <ferror@plt+0x1a72c>
  41e63c:	mov	x4, x25
  41e640:	b	41df98 <ferror@plt+0x1a008>
  41e644:	ldrb	w0, [x7]
  41e648:	and	x1, x0, #0xff
  41e64c:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e650:	ldrb	w0, [x27, x1]
  41e654:	add	x7, x7, x0
  41e658:	mov	x13, x8
  41e65c:	mov	x8, x13
  41e660:	ldrb	w10, [x8], #1
  41e664:	cmp	w10, #0x3f
  41e668:	b.eq	41e644 <ferror@plt+0x1a6b4>  // b.none
  41e66c:	cmp	w10, #0x2a
  41e670:	b.eq	41e658 <ferror@plt+0x1a6c8>  // b.none
  41e674:	cbz	w10, 41e57c <ferror@plt+0x1a5ec>
  41e678:	str	x3, [sp, #128]
  41e67c:	mov	x3, x25
  41e680:	mov	x25, x4
  41e684:	mov	x4, x9
  41e688:	ldrb	w0, [x7]
  41e68c:	cmp	w0, w10
  41e690:	b.ne	41e6ac <ferror@plt+0x1a71c>  // b.any
  41e694:	b	41e7ac <ferror@plt+0x1a81c>
  41e698:	ldrb	w0, [x27, x1]
  41e69c:	add	x7, x7, x0
  41e6a0:	ldrb	w0, [x7]
  41e6a4:	cmp	w10, w0
  41e6a8:	b.eq	41e7ac <ferror@plt+0x1a81c>  // b.none
  41e6ac:	and	x1, x0, #0xff
  41e6b0:	cbnz	w0, 41e698 <ferror@plt+0x1a708>
  41e6b4:	ldp	x25, x26, [sp, #64]
  41e6b8:	b	41dc98 <ferror@plt+0x19d08>
  41e6bc:	mov	x26, x3
  41e6c0:	mov	x3, x25
  41e6c4:	mov	x4, x3
  41e6c8:	mov	x25, x28
  41e6cc:	mov	x9, x5
  41e6d0:	mov	w1, #0x1                   	// #1
  41e6d4:	ldr	x28, [sp, #120]
  41e6d8:	b	41df30 <ferror@plt+0x19fa0>
  41e6dc:	ldrb	w2, [x7]
  41e6e0:	cmp	w2, w0
  41e6e4:	b.ne	41e630 <ferror@plt+0x1a6a0>  // b.any
  41e6e8:	add	x7, x7, #0x1
  41e6ec:	b	41e620 <ferror@plt+0x1a690>
  41e6f0:	ldrb	w0, [x4]
  41e6f4:	cbz	w0, 41e5a4 <ferror@plt+0x1a614>
  41e6f8:	adrp	x1, 46a000 <ferror@plt+0x66070>
  41e6fc:	and	x0, x0, #0xff
  41e700:	ldr	x1, [x1, #952]
  41e704:	ldrb	w0, [x1, x0]
  41e708:	add	x4, x4, x0
  41e70c:	b	41e02c <ferror@plt+0x1a09c>
  41e710:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41e714:	ldr	x7, [x0, #952]
  41e718:	mov	x5, x28
  41e71c:	ldrb	w6, [x5], #1
  41e720:	cmp	w6, #0x3f
  41e724:	b.eq	41e77c <ferror@plt+0x1a7ec>  // b.none
  41e728:	cmp	w6, #0x2a
  41e72c:	b.ne	41e738 <ferror@plt+0x1a7a8>  // b.any
  41e730:	mov	x28, x5
  41e734:	b	41e718 <ferror@plt+0x1a788>
  41e738:	cbz	w6, 41f070 <ferror@plt+0x1b0e0>
  41e73c:	mov	x27, x5
  41e740:	str	x28, [sp, #96]
  41e744:	mov	w28, w6
  41e748:	ldrb	w0, [x4]
  41e74c:	cmp	w0, w28
  41e750:	b.ne	41e76c <ferror@plt+0x1a7dc>  // b.any
  41e754:	b	41e94c <ferror@plt+0x1a9bc>
  41e758:	ldrb	w0, [x7, x1]
  41e75c:	add	x4, x4, x0
  41e760:	ldrb	w0, [x4]
  41e764:	cmp	w28, w0
  41e768:	b.eq	41e94c <ferror@plt+0x1a9bc>  // b.none
  41e76c:	and	x1, x0, #0xff
  41e770:	cbnz	w0, 41e758 <ferror@plt+0x1a7c8>
  41e774:	mov	w19, #0x0                   	// #0
  41e778:	b	41e040 <ferror@plt+0x1a0b0>
  41e77c:	ldrb	w0, [x4]
  41e780:	and	x1, x0, #0xff
  41e784:	cbz	w0, 41e5a4 <ferror@plt+0x1a614>
  41e788:	ldrb	w0, [x7, x1]
  41e78c:	mov	x28, x5
  41e790:	add	x4, x4, x0
  41e794:	b	41e718 <ferror@plt+0x1a788>
  41e798:	ldrb	w2, [x7]
  41e79c:	cmp	w2, w0
  41e7a0:	b.ne	41e244 <ferror@plt+0x1a2b4>  // b.any
  41e7a4:	add	x7, x7, #0x1
  41e7a8:	b	41e234 <ferror@plt+0x1a2a4>
  41e7ac:	ldrb	w0, [x8]
  41e7b0:	add	x26, x7, #0x1
  41e7b4:	add	x18, x13, #0x2
  41e7b8:	cbz	w0, 41f12c <ferror@plt+0x1b19c>
  41e7bc:	mov	x9, x26
  41e7c0:	str	x3, [sp, #136]
  41e7c4:	mov	x3, x13
  41e7c8:	mov	x13, x7
  41e7cc:	mov	x7, x5
  41e7d0:	mov	x5, x4
  41e7d4:	mov	w1, #0x0                   	// #0
  41e7d8:	cmp	w0, #0x2a
  41e7dc:	b.eq	41e84c <ferror@plt+0x1a8bc>  // b.none
  41e7e0:	cmp	w0, #0x3f
  41e7e4:	b.ne	41e938 <ferror@plt+0x1a9a8>  // b.any
  41e7e8:	ldrb	w0, [x9]
  41e7ec:	cbz	w0, 41f0d0 <ferror@plt+0x1b140>
  41e7f0:	and	x0, x0, #0xff
  41e7f4:	ldrb	w0, [x27, x0]
  41e7f8:	add	x9, x9, x0
  41e7fc:	ldrb	w0, [x18], #1
  41e800:	cbnz	w0, 41e7d8 <ferror@plt+0x1a848>
  41e804:	ldrb	w0, [x9]
  41e808:	mov	x4, x5
  41e80c:	mov	x5, x7
  41e810:	mov	x7, x13
  41e814:	mov	x13, x3
  41e818:	ldr	x3, [sp, #136]
  41e81c:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41e820:	cbnz	w1, 41dfc8 <ferror@plt+0x1a038>
  41e824:	ldrb	w0, [x7, #1]
  41e828:	cbz	w0, 41e8a8 <ferror@plt+0x1a918>
  41e82c:	mov	x7, x26
  41e830:	b	41e688 <ferror@plt+0x1a6f8>
  41e834:	ldrb	w0, [x9]
  41e838:	and	x1, x0, #0xff
  41e83c:	cbz	w0, 41dfc8 <ferror@plt+0x1a038>
  41e840:	ldrb	w0, [x27, x1]
  41e844:	add	x9, x9, x0
  41e848:	mov	x18, x11
  41e84c:	mov	x11, x18
  41e850:	ldrb	w12, [x11], #1
  41e854:	cmp	w12, #0x3f
  41e858:	b.eq	41e834 <ferror@plt+0x1a8a4>  // b.none
  41e85c:	cmp	w12, #0x2a
  41e860:	b.eq	41e848 <ferror@plt+0x1a8b8>  // b.none
  41e864:	cbz	w12, 41e57c <ferror@plt+0x1a5ec>
  41e868:	stp	x21, x22, [sp, #32]
  41e86c:	mov	x21, x3
  41e870:	ldrb	w0, [x9]
  41e874:	cmp	w0, w12
  41e878:	b.ne	41e894 <ferror@plt+0x1a904>  // b.any
  41e87c:	b	41ea64 <ferror@plt+0x1aad4>
  41e880:	ldrb	w0, [x27, x1]
  41e884:	add	x9, x9, x0
  41e888:	ldrb	w0, [x9]
  41e88c:	cmp	w12, w0
  41e890:	b.eq	41ea64 <ferror@plt+0x1aad4>  // b.none
  41e894:	and	x1, x0, #0xff
  41e898:	cbnz	w0, 41e880 <ferror@plt+0x1a8f0>
  41e89c:	ldp	x21, x22, [sp, #32]
  41e8a0:	ldp	x25, x26, [sp, #64]
  41e8a4:	b	41dc98 <ferror@plt+0x19d08>
  41e8a8:	mov	x9, x4
  41e8ac:	mov	x7, x26
  41e8b0:	mov	x4, x25
  41e8b4:	mov	x13, x8
  41e8b8:	mov	x25, x3
  41e8bc:	mov	w1, #0x1                   	// #1
  41e8c0:	ldr	x3, [sp, #128]
  41e8c4:	b	41e620 <ferror@plt+0x1a690>
  41e8c8:	ldrb	w0, [x4]
  41e8cc:	and	x1, x0, #0xff
  41e8d0:	cbz	w0, 41e928 <ferror@plt+0x1a998>
  41e8d4:	ldrb	w0, [x27, x1]
  41e8d8:	add	x4, x4, x0
  41e8dc:	mov	x19, x14
  41e8e0:	mov	x14, x19
  41e8e4:	ldrb	w15, [x14], #1
  41e8e8:	cmp	w15, #0x3f
  41e8ec:	b.eq	41e8c8 <ferror@plt+0x1a938>  // b.none
  41e8f0:	cmp	w15, #0x2a
  41e8f4:	b.eq	41e8dc <ferror@plt+0x1a94c>  // b.none
  41e8f8:	cbz	w15, 41f10c <ferror@plt+0x1b17c>
  41e8fc:	ldrb	w0, [x4]
  41e900:	cmp	w0, w15
  41e904:	b.ne	41e920 <ferror@plt+0x1a990>  // b.any
  41e908:	b	41ed70 <ferror@plt+0x1ade0>
  41e90c:	ldrb	w0, [x27, x1]
  41e910:	add	x4, x4, x0
  41e914:	ldrb	w0, [x4]
  41e918:	cmp	w15, w0
  41e91c:	b.eq	41ed70 <ferror@plt+0x1ade0>  // b.none
  41e920:	and	x1, x0, #0xff
  41e924:	cbnz	w0, 41e90c <ferror@plt+0x1a97c>
  41e928:	ldp	x21, x22, [sp, #32]
  41e92c:	ldp	x23, x24, [sp, #48]
  41e930:	ldp	x25, x26, [sp, #64]
  41e934:	b	41dc98 <ferror@plt+0x19d08>
  41e938:	ldrb	w2, [x9]
  41e93c:	cmp	w2, w0
  41e940:	b.ne	41f0d0 <ferror@plt+0x1b140>  // b.any
  41e944:	add	x9, x9, #0x1
  41e948:	b	41e7fc <ferror@plt+0x1a86c>
  41e94c:	stp	x25, x26, [sp, #64]
  41e950:	add	x26, x4, #0x1
  41e954:	ldrb	w0, [x27]
  41e958:	ldr	x1, [sp, #96]
  41e95c:	add	x11, x1, #0x2
  41e960:	cbz	w0, 41f144 <ferror@plt+0x1b1b4>
  41e964:	mov	x5, x26
  41e968:	str	x26, [sp, #104]
  41e96c:	mov	x26, x4
  41e970:	mov	w1, #0x0                   	// #0
  41e974:	cmp	w0, #0x2a
  41e978:	b.eq	41e9e0 <ferror@plt+0x1aa50>  // b.none
  41e97c:	cmp	w0, #0x3f
  41e980:	b.ne	41ea3c <ferror@plt+0x1aaac>  // b.any
  41e984:	ldrb	w0, [x5]
  41e988:	cbz	w0, 41f0e8 <ferror@plt+0x1b158>
  41e98c:	and	x0, x0, #0xff
  41e990:	ldrb	w0, [x7, x0]
  41e994:	add	x5, x5, x0
  41e998:	ldrb	w0, [x11], #1
  41e99c:	cbnz	w0, 41e974 <ferror@plt+0x1a9e4>
  41e9a0:	ldrb	w0, [x5]
  41e9a4:	mov	x4, x26
  41e9a8:	ldr	x26, [sp, #104]
  41e9ac:	cbz	w0, 41f14c <ferror@plt+0x1b1bc>
  41e9b0:	cbnz	w1, 41ea30 <ferror@plt+0x1aaa0>
  41e9b4:	ldrb	w0, [x4, #1]
  41e9b8:	cbz	w0, 41f0f4 <ferror@plt+0x1b164>
  41e9bc:	mov	x4, x26
  41e9c0:	ldp	x25, x26, [sp, #64]
  41e9c4:	b	41e748 <ferror@plt+0x1a7b8>
  41e9c8:	ldrb	w0, [x5]
  41e9cc:	and	x1, x0, #0xff
  41e9d0:	cbz	w0, 41ea30 <ferror@plt+0x1aaa0>
  41e9d4:	ldrb	w0, [x7, x1]
  41e9d8:	add	x5, x5, x0
  41e9dc:	mov	x11, x4
  41e9e0:	mov	x4, x11
  41e9e4:	ldrb	w6, [x4], #1
  41e9e8:	cmp	w6, #0x3f
  41e9ec:	b.eq	41e9c8 <ferror@plt+0x1aa38>  // b.none
  41e9f0:	cmp	w6, #0x2a
  41e9f4:	b.eq	41e9dc <ferror@plt+0x1aa4c>  // b.none
  41e9f8:	cbz	w6, 41f14c <ferror@plt+0x1b1bc>
  41e9fc:	str	x26, [sp, #112]
  41ea00:	mov	x26, x4
  41ea04:	ldrb	w0, [x5]
  41ea08:	cmp	w0, w6
  41ea0c:	b.ne	41ea28 <ferror@plt+0x1aa98>  // b.any
  41ea10:	b	41eae0 <ferror@plt+0x1ab50>
  41ea14:	ldrb	w0, [x7, x1]
  41ea18:	add	x5, x5, x0
  41ea1c:	ldrb	w0, [x5]
  41ea20:	cmp	w6, w0
  41ea24:	b.eq	41eae0 <ferror@plt+0x1ab50>  // b.none
  41ea28:	and	x1, x0, #0xff
  41ea2c:	cbnz	w0, 41ea14 <ferror@plt+0x1aa84>
  41ea30:	mov	w19, #0x0                   	// #0
  41ea34:	ldp	x25, x26, [sp, #64]
  41ea38:	b	41e040 <ferror@plt+0x1a0b0>
  41ea3c:	ldrb	w2, [x5]
  41ea40:	cmp	w2, w0
  41ea44:	b.ne	41f0e8 <ferror@plt+0x1b158>  // b.any
  41ea48:	add	x5, x5, #0x1
  41ea4c:	b	41e998 <ferror@plt+0x1aa08>
  41ea50:	ldrb	w2, [x11]
  41ea54:	cmp	w2, w0
  41ea58:	b.ne	41e2fc <ferror@plt+0x1a36c>  // b.any
  41ea5c:	add	x11, x11, #0x1
  41ea60:	b	41e2ec <ferror@plt+0x1a35c>
  41ea64:	stp	x23, x24, [sp, #48]
  41ea68:	add	x19, x18, #0x2
  41ea6c:	add	x24, x9, #0x1
  41ea70:	ldrb	w0, [x11]
  41ea74:	cbz	w0, 41f1b4 <ferror@plt+0x1b224>
  41ea78:	mov	x4, x24
  41ea7c:	mov	w1, #0x0                   	// #0
  41ea80:	cmp	w0, #0x2a
  41ea84:	b.eq	41e8e0 <ferror@plt+0x1a950>  // b.none
  41ea88:	cmp	w0, #0x3f
  41ea8c:	b.ne	41eacc <ferror@plt+0x1ab3c>  // b.any
  41ea90:	ldrb	w0, [x4]
  41ea94:	cbz	w0, 41eab4 <ferror@plt+0x1ab24>
  41ea98:	and	x0, x0, #0xff
  41ea9c:	ldrb	w0, [x27, x0]
  41eaa0:	add	x4, x4, x0
  41eaa4:	ldrb	w0, [x19], #1
  41eaa8:	cbnz	w0, 41ea80 <ferror@plt+0x1aaf0>
  41eaac:	ldrb	w0, [x4]
  41eab0:	cbz	w0, 41f10c <ferror@plt+0x1b17c>
  41eab4:	cbnz	w1, 41e928 <ferror@plt+0x1a998>
  41eab8:	ldrb	w0, [x9, #1]
  41eabc:	cbz	w0, 41f158 <ferror@plt+0x1b1c8>
  41eac0:	mov	x9, x24
  41eac4:	ldp	x23, x24, [sp, #48]
  41eac8:	b	41e870 <ferror@plt+0x1a8e0>
  41eacc:	ldrb	w2, [x4]
  41ead0:	cmp	w2, w0
  41ead4:	b.ne	41eab4 <ferror@plt+0x1ab24>  // b.any
  41ead8:	add	x4, x4, #0x1
  41eadc:	b	41eaa4 <ferror@plt+0x1ab14>
  41eae0:	ldrb	w0, [x26]
  41eae4:	add	x25, x5, #0x1
  41eae8:	add	x13, x11, #0x2
  41eaec:	cbz	w0, 41f184 <ferror@plt+0x1b1f4>
  41eaf0:	mov	x4, x25
  41eaf4:	mov	w1, #0x0                   	// #0
  41eaf8:	cmp	w0, #0x2a
  41eafc:	b.eq	41eb58 <ferror@plt+0x1abc8>  // b.none
  41eb00:	cmp	w0, #0x3f
  41eb04:	b.ne	41ed48 <ferror@plt+0x1adb8>  // b.any
  41eb08:	ldrb	w0, [x4]
  41eb0c:	cbz	w0, 41eb2c <ferror@plt+0x1ab9c>
  41eb10:	and	x0, x0, #0xff
  41eb14:	ldrb	w0, [x7, x0]
  41eb18:	add	x4, x4, x0
  41eb1c:	ldrb	w0, [x13], #1
  41eb20:	cbnz	w0, 41eaf8 <ferror@plt+0x1ab68>
  41eb24:	ldrb	w0, [x4]
  41eb28:	cbz	w0, 41f14c <ferror@plt+0x1b1bc>
  41eb2c:	cbnz	w1, 41ea30 <ferror@plt+0x1aaa0>
  41eb30:	ldrb	w0, [x5, #1]
  41eb34:	cbz	w0, 41ed20 <ferror@plt+0x1ad90>
  41eb38:	mov	x5, x25
  41eb3c:	b	41ea04 <ferror@plt+0x1aa74>
  41eb40:	ldrb	w0, [x4]
  41eb44:	and	x1, x0, #0xff
  41eb48:	cbz	w0, 41ea30 <ferror@plt+0x1aaa0>
  41eb4c:	ldrb	w0, [x7, x1]
  41eb50:	add	x4, x4, x0
  41eb54:	mov	x13, x8
  41eb58:	mov	x8, x13
  41eb5c:	ldrb	w9, [x8], #1
  41eb60:	cmp	w9, #0x3f
  41eb64:	b.eq	41eb40 <ferror@plt+0x1abb0>  // b.none
  41eb68:	cmp	w9, #0x2a
  41eb6c:	b.eq	41eb54 <ferror@plt+0x1abc4>  // b.none
  41eb70:	cbz	w9, 41f14c <ferror@plt+0x1b1bc>
  41eb74:	str	w6, [sp, #128]
  41eb78:	b	41eb8c <ferror@plt+0x1abfc>
  41eb7c:	and	x1, x0, #0xff
  41eb80:	cbz	w0, 41ea30 <ferror@plt+0x1aaa0>
  41eb84:	ldrb	w0, [x7, x1]
  41eb88:	add	x4, x4, x0
  41eb8c:	ldrb	w0, [x4]
  41eb90:	cmp	w9, w0
  41eb94:	b.ne	41eb7c <ferror@plt+0x1abec>  // b.any
  41eb98:	stp	x23, x24, [sp, #48]
  41eb9c:	add	x14, x13, #0x2
  41eba0:	add	x24, x4, #0x1
  41eba4:	ldrb	w0, [x8]
  41eba8:	cbz	w0, 41f200 <ferror@plt+0x1b270>
  41ebac:	mov	x6, x24
  41ebb0:	mov	w1, #0x0                   	// #0
  41ebb4:	str	x4, [sp, #120]
  41ebb8:	cmp	w0, #0x2a
  41ebbc:	b.eq	41ec20 <ferror@plt+0x1ac90>  // b.none
  41ebc0:	cmp	w0, #0x3f
  41ebc4:	b.ne	41ee60 <ferror@plt+0x1aed0>  // b.any
  41ebc8:	ldrb	w0, [x6]
  41ebcc:	cbz	w0, 41f194 <ferror@plt+0x1b204>
  41ebd0:	and	x0, x0, #0xff
  41ebd4:	ldrb	w0, [x7, x0]
  41ebd8:	add	x6, x6, x0
  41ebdc:	ldrb	w0, [x14], #1
  41ebe0:	cbnz	w0, 41ebb8 <ferror@plt+0x1ac28>
  41ebe4:	ldrb	w0, [x6]
  41ebe8:	ldr	x4, [sp, #120]
  41ebec:	cbz	w0, 41f208 <ferror@plt+0x1b278>
  41ebf0:	cbnz	w1, 41ee74 <ferror@plt+0x1aee4>
  41ebf4:	ldrb	w0, [x4, #1]
  41ebf8:	cbz	w0, 41f19c <ferror@plt+0x1b20c>
  41ebfc:	mov	x4, x24
  41ec00:	ldp	x23, x24, [sp, #48]
  41ec04:	b	41eb8c <ferror@plt+0x1abfc>
  41ec08:	ldrb	w0, [x6]
  41ec0c:	and	x1, x0, #0xff
  41ec10:	cbz	w0, 41ee74 <ferror@plt+0x1aee4>
  41ec14:	ldrb	w0, [x7, x1]
  41ec18:	add	x6, x6, x0
  41ec1c:	mov	x14, x10
  41ec20:	mov	x10, x14
  41ec24:	ldrb	w12, [x10], #1
  41ec28:	cmp	w12, #0x3f
  41ec2c:	b.eq	41ec08 <ferror@plt+0x1ac78>  // b.none
  41ec30:	cmp	w12, #0x2a
  41ec34:	b.eq	41ec1c <ferror@plt+0x1ac8c>  // b.none
  41ec38:	cbz	w12, 41f208 <ferror@plt+0x1b278>
  41ec3c:	str	w28, [sp, #136]
  41ec40:	b	41ec54 <ferror@plt+0x1acc4>
  41ec44:	and	x1, x0, #0xff
  41ec48:	cbz	w0, 41ee74 <ferror@plt+0x1aee4>
  41ec4c:	ldrb	w0, [x7, x1]
  41ec50:	add	x6, x6, x0
  41ec54:	ldrb	w0, [x6]
  41ec58:	cmp	w12, w0
  41ec5c:	b.ne	41ec44 <ferror@plt+0x1acb4>  // b.any
  41ec60:	ldrb	w0, [x10]
  41ec64:	add	x4, x6, #0x1
  41ec68:	add	x20, x14, #0x2
  41ec6c:	cbz	w0, 41f248 <ferror@plt+0x1b2b8>
  41ec70:	mov	x18, x4
  41ec74:	mov	x23, x3
  41ec78:	mov	w1, #0x0                   	// #0
  41ec7c:	cmp	w0, #0x2a
  41ec80:	b.eq	41ece0 <ferror@plt+0x1ad50>  // b.none
  41ec84:	cmp	w0, #0x3f
  41ec88:	b.ne	41eec8 <ferror@plt+0x1af38>  // b.any
  41ec8c:	ldrb	w0, [x18]
  41ec90:	cbz	w0, 41f228 <ferror@plt+0x1b298>
  41ec94:	and	x0, x0, #0xff
  41ec98:	ldrb	w0, [x7, x0]
  41ec9c:	add	x18, x18, x0
  41eca0:	ldrb	w0, [x20], #1
  41eca4:	cbnz	w0, 41ec7c <ferror@plt+0x1acec>
  41eca8:	ldrb	w0, [x18]
  41ecac:	mov	x3, x23
  41ecb0:	cbz	w0, 41f208 <ferror@plt+0x1b278>
  41ecb4:	cbnz	w1, 41ee74 <ferror@plt+0x1aee4>
  41ecb8:	ldrb	w0, [x6, #1]
  41ecbc:	cbz	w0, 41ed34 <ferror@plt+0x1ada4>
  41ecc0:	mov	x6, x4
  41ecc4:	b	41ec54 <ferror@plt+0x1acc4>
  41ecc8:	ldrb	w0, [x18]
  41eccc:	and	x1, x0, #0xff
  41ecd0:	cbz	w0, 41ef1c <ferror@plt+0x1af8c>
  41ecd4:	ldrb	w0, [x7, x1]
  41ecd8:	add	x18, x18, x0
  41ecdc:	mov	x20, x15
  41ece0:	mov	x15, x20
  41ece4:	ldrb	w19, [x15], #1
  41ece8:	cmp	w19, #0x3f
  41ecec:	b.eq	41ecc8 <ferror@plt+0x1ad38>  // b.none
  41ecf0:	cmp	w19, #0x2a
  41ecf4:	b.eq	41ecdc <ferror@plt+0x1ad4c>  // b.none
  41ecf8:	cbz	w19, 41f2ac <ferror@plt+0x1b31c>
  41ecfc:	nop
  41ed00:	ldrb	w0, [x18]
  41ed04:	cmp	w19, w0
  41ed08:	b.eq	41ef30 <ferror@plt+0x1afa0>  // b.none
  41ed0c:	and	x1, x0, #0xff
  41ed10:	cbz	w0, 41ef1c <ferror@plt+0x1af8c>
  41ed14:	ldrb	w0, [x7, x1]
  41ed18:	add	x18, x18, x0
  41ed1c:	b	41ed00 <ferror@plt+0x1ad70>
  41ed20:	mov	x11, x26
  41ed24:	mov	x5, x25
  41ed28:	mov	w1, #0x1                   	// #1
  41ed2c:	ldr	x26, [sp, #112]
  41ed30:	b	41e998 <ferror@plt+0x1aa08>
  41ed34:	ldr	w28, [sp, #136]
  41ed38:	mov	x6, x4
  41ed3c:	mov	x14, x10
  41ed40:	mov	w1, #0x1                   	// #1
  41ed44:	b	41ebdc <ferror@plt+0x1ac4c>
  41ed48:	ldrb	w2, [x4]
  41ed4c:	cmp	w2, w0
  41ed50:	b.ne	41eb2c <ferror@plt+0x1ab9c>  // b.any
  41ed54:	add	x4, x4, #0x1
  41ed58:	b	41eb1c <ferror@plt+0x1ab8c>
  41ed5c:	ldrb	w2, [x15]
  41ed60:	cmp	w2, w0
  41ed64:	b.ne	41f13c <ferror@plt+0x1b1ac>  // b.any
  41ed68:	add	x15, x15, #0x1
  41ed6c:	b	41e3bc <ferror@plt+0x1a42c>
  41ed70:	ldrb	w0, [x14]
  41ed74:	add	x3, x4, #0x1
  41ed78:	add	x23, x19, #0x2
  41ed7c:	cbz	w0, 41f104 <ferror@plt+0x1b174>
  41ed80:	mov	x20, x3
  41ed84:	mov	w1, #0x0                   	// #0
  41ed88:	cmp	w0, #0x2a
  41ed8c:	b.eq	41ede4 <ferror@plt+0x1ae54>  // b.none
  41ed90:	cmp	w0, #0x3f
  41ed94:	b.ne	41ee4c <ferror@plt+0x1aebc>  // b.any
  41ed98:	ldrb	w0, [x20]
  41ed9c:	cbz	w0, 41edbc <ferror@plt+0x1ae2c>
  41eda0:	and	x0, x0, #0xff
  41eda4:	ldrb	w0, [x27, x0]
  41eda8:	add	x20, x20, x0
  41edac:	ldrb	w0, [x23], #1
  41edb0:	cbnz	w0, 41ed88 <ferror@plt+0x1adf8>
  41edb4:	ldrb	w0, [x20]
  41edb8:	cbz	w0, 41f10c <ferror@plt+0x1b17c>
  41edbc:	cbnz	w1, 41e928 <ferror@plt+0x1a998>
  41edc0:	ldrb	w0, [x4, #1]
  41edc4:	cbz	w0, 41ee3c <ferror@plt+0x1aeac>
  41edc8:	mov	x4, x3
  41edcc:	b	41e8fc <ferror@plt+0x1a96c>
  41edd0:	ldrb	w0, [x20]
  41edd4:	and	x1, x0, #0xff
  41edd8:	cbz	w0, 41e928 <ferror@plt+0x1a998>
  41eddc:	ldrb	w0, [x27, x1]
  41ede0:	add	x20, x20, x0
  41ede4:	ldrb	w22, [x23], #1
  41ede8:	cmp	w22, #0x3f
  41edec:	b.eq	41edd0 <ferror@plt+0x1ae40>  // b.none
  41edf0:	cmp	w22, #0x2a
  41edf4:	b.eq	41ede4 <ferror@plt+0x1ae54>  // b.none
  41edf8:	cbz	w22, 41f10c <ferror@plt+0x1b17c>
  41edfc:	ldrb	w0, [x20]
  41ee00:	stp	x5, x4, [sp, #144]
  41ee04:	mov	x4, x23
  41ee08:	mov	x23, x3
  41ee0c:	str	wzr, [sp, #172]
  41ee10:	cmp	w22, w0
  41ee14:	b.ne	41ee30 <ferror@plt+0x1aea0>  // b.any
  41ee18:	b	41ee98 <ferror@plt+0x1af08>
  41ee1c:	ldrb	w0, [x27, x1]
  41ee20:	add	x20, x20, x0
  41ee24:	ldrb	w0, [x20]
  41ee28:	cmp	w22, w0
  41ee2c:	b.eq	41ee98 <ferror@plt+0x1af08>  // b.none
  41ee30:	and	x1, x0, #0xff
  41ee34:	cbnz	w0, 41ee1c <ferror@plt+0x1ae8c>
  41ee38:	b	41e514 <ferror@plt+0x1a584>
  41ee3c:	mov	x4, x3
  41ee40:	mov	x19, x14
  41ee44:	mov	w1, #0x1                   	// #1
  41ee48:	b	41eaa4 <ferror@plt+0x1ab14>
  41ee4c:	ldrb	w2, [x20]
  41ee50:	cmp	w2, w0
  41ee54:	b.ne	41edbc <ferror@plt+0x1ae2c>  // b.any
  41ee58:	add	x20, x20, #0x1
  41ee5c:	b	41edac <ferror@plt+0x1ae1c>
  41ee60:	ldrb	w2, [x6]
  41ee64:	cmp	w2, w0
  41ee68:	b.ne	41f194 <ferror@plt+0x1b204>  // b.any
  41ee6c:	add	x6, x6, #0x1
  41ee70:	b	41ebdc <ferror@plt+0x1ac4c>
  41ee74:	mov	w19, #0x0                   	// #0
  41ee78:	ldp	x23, x24, [sp, #48]
  41ee7c:	ldp	x25, x26, [sp, #64]
  41ee80:	b	41e040 <ferror@plt+0x1a0b0>
  41ee84:	ldrb	w2, [x20]
  41ee88:	cmp	w2, w0
  41ee8c:	b.ne	41f218 <ferror@plt+0x1b288>  // b.any
  41ee90:	add	x20, x20, #0x1
  41ee94:	b	41e488 <ferror@plt+0x1a4f8>
  41ee98:	add	x5, x20, #0x1
  41ee9c:	add	x2, sp, #0xac
  41eea0:	mov	x1, x5
  41eea4:	mov	x0, x4
  41eea8:	bl	41dad8 <ferror@plt+0x19b48>
  41eeac:	cbnz	w0, 41f1c0 <ferror@plt+0x1b230>
  41eeb0:	ldr	w0, [sp, #172]
  41eeb4:	cbnz	w0, 41e514 <ferror@plt+0x1a584>
  41eeb8:	ldrb	w0, [x20, #1]
  41eebc:	cbz	w0, 41f230 <ferror@plt+0x1b2a0>
  41eec0:	mov	x20, x5
  41eec4:	b	41ee0c <ferror@plt+0x1ae7c>
  41eec8:	ldrb	w2, [x18]
  41eecc:	cmp	w2, w0
  41eed0:	b.ne	41f228 <ferror@plt+0x1b298>  // b.any
  41eed4:	add	x18, x18, #0x1
  41eed8:	b	41eca0 <ferror@plt+0x1ad10>
  41eedc:	add	x1, x20, #0x1
  41eee0:	add	x2, sp, #0xac
  41eee4:	mov	x0, x23
  41eee8:	stp	x1, x3, [sp, #144]
  41eeec:	bl	41dad8 <ferror@plt+0x19b48>
  41eef0:	cbnz	w0, 41f1c0 <ferror@plt+0x1b230>
  41eef4:	ldr	w0, [sp, #172]
  41eef8:	cbnz	w0, 41e514 <ferror@plt+0x1a584>
  41eefc:	ldp	x1, x3, [sp, #144]
  41ef00:	ldrb	w0, [x20, #1]
  41ef04:	mov	x20, x1
  41ef08:	cbnz	w0, 41e4e8 <ferror@plt+0x1a558>
  41ef0c:	mov	w1, #0x1                   	// #1
  41ef10:	b	41e488 <ferror@plt+0x1a4f8>
  41ef14:	ldr	w3, [sp, #104]
  41ef18:	b	41df44 <ferror@plt+0x19fb4>
  41ef1c:	mov	x3, x23
  41ef20:	mov	w19, #0x0                   	// #0
  41ef24:	ldp	x23, x24, [sp, #48]
  41ef28:	ldp	x25, x26, [sp, #64]
  41ef2c:	b	41e040 <ferror@plt+0x1a0b0>
  41ef30:	stp	x21, x22, [sp, #32]
  41ef34:	add	x28, x20, #0x2
  41ef38:	add	x22, x18, #0x1
  41ef3c:	ldrb	w0, [x15]
  41ef40:	cbz	w0, 41f058 <ferror@plt+0x1b0c8>
  41ef44:	mov	x3, x20
  41ef48:	mov	x1, x22
  41ef4c:	mov	x20, x18
  41ef50:	mov	x18, x15
  41ef54:	mov	x15, x14
  41ef58:	mov	x14, x4
  41ef5c:	mov	w2, #0x0                   	// #0
  41ef60:	cmp	w0, #0x2a
  41ef64:	b.eq	41efd4 <ferror@plt+0x1b044>  // b.none
  41ef68:	cmp	w0, #0x3f
  41ef6c:	b.ne	41f034 <ferror@plt+0x1b0a4>  // b.any
  41ef70:	ldrb	w0, [x1]
  41ef74:	cbz	w0, 41f258 <ferror@plt+0x1b2c8>
  41ef78:	and	x0, x0, #0xff
  41ef7c:	ldrb	w0, [x7, x0]
  41ef80:	add	x1, x1, x0
  41ef84:	ldrb	w0, [x28], #1
  41ef88:	cbnz	w0, 41ef60 <ferror@plt+0x1afd0>
  41ef8c:	ldrb	w0, [x1]
  41ef90:	mov	x4, x14
  41ef94:	mov	x14, x15
  41ef98:	mov	x15, x18
  41ef9c:	mov	x18, x20
  41efa0:	mov	x20, x3
  41efa4:	cbz	w0, 41f060 <ferror@plt+0x1b0d0>
  41efa8:	cbnz	w2, 41e594 <ferror@plt+0x1a604>
  41efac:	ldrb	w0, [x18, #1]
  41efb0:	cbz	w0, 41f280 <ferror@plt+0x1b2f0>
  41efb4:	mov	x18, x22
  41efb8:	ldp	x21, x22, [sp, #32]
  41efbc:	b	41ed04 <ferror@plt+0x1ad74>
  41efc0:	ldrb	w0, [x1]
  41efc4:	and	x2, x0, #0xff
  41efc8:	cbz	w0, 41e594 <ferror@plt+0x1a604>
  41efcc:	ldrb	w0, [x7, x2]
  41efd0:	add	x1, x1, x0
  41efd4:	ldrb	w21, [x28], #1
  41efd8:	cmp	w21, #0x3f
  41efdc:	b.eq	41efc0 <ferror@plt+0x1b030>  // b.none
  41efe0:	cmp	w21, #0x2a
  41efe4:	b.eq	41efd4 <ferror@plt+0x1b044>  // b.none
  41efe8:	cbz	w21, 41f060 <ferror@plt+0x1b0d0>
  41efec:	str	wzr, [sp, #172]
  41eff0:	ldrb	w0, [x1]
  41eff4:	cmp	w21, w0
  41eff8:	b.ne	41f014 <ferror@plt+0x1b084>  // b.any
  41effc:	b	41f078 <ferror@plt+0x1b0e8>
  41f000:	ldrb	w0, [x7, x2]
  41f004:	add	x1, x1, x0
  41f008:	ldrb	w0, [x1]
  41f00c:	cmp	w21, w0
  41f010:	b.eq	41f078 <ferror@plt+0x1b0e8>  // b.none
  41f014:	and	x2, x0, #0xff
  41f018:	cbnz	w0, 41f000 <ferror@plt+0x1b070>
  41f01c:	mov	x3, x23
  41f020:	mov	w19, #0x0                   	// #0
  41f024:	ldp	x21, x22, [sp, #32]
  41f028:	ldp	x23, x24, [sp, #48]
  41f02c:	ldp	x25, x26, [sp, #64]
  41f030:	b	41e040 <ferror@plt+0x1a0b0>
  41f034:	ldrb	w4, [x1]
  41f038:	cmp	w4, w0
  41f03c:	b.ne	41f258 <ferror@plt+0x1b2c8>  // b.any
  41f040:	add	x1, x1, #0x1
  41f044:	b	41ef84 <ferror@plt+0x1aff4>
  41f048:	mov	x3, x26
  41f04c:	mov	x26, x28
  41f050:	ldr	w28, [sp, #104]
  41f054:	b	41e184 <ferror@plt+0x1a1f4>
  41f058:	ldrb	w0, [x18, #1]
  41f05c:	cbnz	w0, 41efb4 <ferror@plt+0x1b024>
  41f060:	mov	x3, x23
  41f064:	ldp	x21, x22, [sp, #32]
  41f068:	ldp	x23, x24, [sp, #48]
  41f06c:	ldp	x25, x26, [sp, #64]
  41f070:	mov	w19, #0x1                   	// #1
  41f074:	b	41e040 <ferror@plt+0x1a0b0>
  41f078:	mov	x4, x1
  41f07c:	add	x2, sp, #0xac
  41f080:	add	x1, x1, #0x1
  41f084:	mov	x0, x28
  41f088:	stp	x1, x3, [sp, #144]
  41f08c:	bl	41dad8 <ferror@plt+0x19b48>
  41f090:	cbnz	w0, 41f294 <ferror@plt+0x1b304>
  41f094:	ldr	w0, [sp, #172]
  41f098:	cbnz	w0, 41f01c <ferror@plt+0x1b08c>
  41f09c:	ldrb	w0, [x4, #1]
  41f0a0:	ldp	x1, x3, [sp, #144]
  41f0a4:	cbnz	w0, 41efec <ferror@plt+0x1b05c>
  41f0a8:	mov	w2, #0x1                   	// #1
  41f0ac:	b	41ef84 <ferror@plt+0x1aff4>
  41f0b0:	ldrb	w0, [x3, #1]
  41f0b4:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41f0b8:	mov	x3, x25
  41f0bc:	b	41e108 <ferror@plt+0x1a178>
  41f0c0:	ldrb	w0, [x4, #1]
  41f0c4:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41f0c8:	mov	x4, x25
  41f0cc:	b	41df98 <ferror@plt+0x1a008>
  41f0d0:	mov	x4, x5
  41f0d4:	mov	x5, x7
  41f0d8:	mov	x7, x13
  41f0dc:	mov	x13, x3
  41f0e0:	ldr	x3, [sp, #136]
  41f0e4:	b	41e820 <ferror@plt+0x1a890>
  41f0e8:	mov	x4, x26
  41f0ec:	ldr	x26, [sp, #104]
  41f0f0:	b	41e9b0 <ferror@plt+0x1aa20>
  41f0f4:	mov	x4, x26
  41f0f8:	mov	x28, x27
  41f0fc:	ldp	x25, x26, [sp, #64]
  41f100:	b	41e02c <ferror@plt+0x1a09c>
  41f104:	ldrb	w0, [x4, #1]
  41f108:	cbnz	w0, 41edc8 <ferror@plt+0x1ae38>
  41f10c:	ldp	x21, x22, [sp, #32]
  41f110:	ldp	x23, x24, [sp, #48]
  41f114:	ldp	x25, x26, [sp, #64]
  41f118:	b	41de28 <ferror@plt+0x19e98>
  41f11c:	ldrb	w0, [x4, #1]
  41f120:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41f124:	mov	x4, x25
  41f128:	b	41e1ec <ferror@plt+0x1a25c>
  41f12c:	ldrb	w0, [x7, #1]
  41f130:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41f134:	mov	x7, x26
  41f138:	b	41e688 <ferror@plt+0x1a6f8>
  41f13c:	mov	x3, x24
  41f140:	b	41e3d0 <ferror@plt+0x1a440>
  41f144:	ldrb	w0, [x4, #1]
  41f148:	cbnz	w0, 41e9bc <ferror@plt+0x1aa2c>
  41f14c:	mov	w19, #0x1                   	// #1
  41f150:	ldp	x25, x26, [sp, #64]
  41f154:	b	41e040 <ferror@plt+0x1a0b0>
  41f158:	mov	x3, x21
  41f15c:	mov	x9, x24
  41f160:	mov	x18, x11
  41f164:	mov	w1, #0x1                   	// #1
  41f168:	ldp	x21, x22, [sp, #32]
  41f16c:	ldp	x23, x24, [sp, #48]
  41f170:	b	41e7fc <ferror@plt+0x1a86c>
  41f174:	ldrb	w0, [x7, #1]
  41f178:	cbz	w0, 41e57c <ferror@plt+0x1a5ec>
  41f17c:	mov	x7, x26
  41f180:	b	41e2a4 <ferror@plt+0x1a314>
  41f184:	ldrb	w0, [x5, #1]
  41f188:	cbz	w0, 41f14c <ferror@plt+0x1b1bc>
  41f18c:	mov	x5, x25
  41f190:	b	41ea04 <ferror@plt+0x1aa74>
  41f194:	ldr	x4, [sp, #120]
  41f198:	b	41ebf0 <ferror@plt+0x1ac60>
  41f19c:	mov	x4, x24
  41f1a0:	ldr	w6, [sp, #128]
  41f1a4:	mov	x13, x8
  41f1a8:	mov	w1, #0x1                   	// #1
  41f1ac:	ldp	x23, x24, [sp, #48]
  41f1b0:	b	41eb1c <ferror@plt+0x1ab8c>
  41f1b4:	ldrb	w0, [x9, #1]
  41f1b8:	cbnz	w0, 41eac0 <ferror@plt+0x1ab30>
  41f1bc:	b	41f10c <ferror@plt+0x1b17c>
  41f1c0:	mov	w19, #0x1                   	// #1
  41f1c4:	ldp	x21, x22, [sp, #32]
  41f1c8:	ldp	x23, x24, [sp, #48]
  41f1cc:	ldp	x25, x26, [sp, #64]
  41f1d0:	ldp	x27, x28, [sp, #80]
  41f1d4:	b	41dca0 <ferror@plt+0x19d10>
  41f1d8:	mov	x4, x7
  41f1dc:	mov	x11, x28
  41f1e0:	mov	x7, x13
  41f1e4:	mov	x18, x12
  41f1e8:	mov	x13, x3
  41f1ec:	mov	w1, #0x1                   	// #1
  41f1f0:	ldp	x21, x22, [sp, #32]
  41f1f4:	ldp	x23, x24, [sp, #48]
  41f1f8:	ldr	x3, [sp, #136]
  41f1fc:	b	41e2ec <ferror@plt+0x1a35c>
  41f200:	ldrb	w0, [x4, #1]
  41f204:	cbnz	w0, 41ebfc <ferror@plt+0x1ac6c>
  41f208:	mov	w19, #0x1                   	// #1
  41f20c:	ldp	x23, x24, [sp, #48]
  41f210:	ldp	x25, x26, [sp, #64]
  41f214:	b	41e040 <ferror@plt+0x1a0b0>
  41f218:	mov	x0, x3
  41f21c:	mov	x3, x21
  41f220:	mov	x21, x0
  41f224:	b	41e4a4 <ferror@plt+0x1a514>
  41f228:	mov	x3, x23
  41f22c:	b	41ecb4 <ferror@plt+0x1ad24>
  41f230:	mov	x3, x23
  41f234:	mov	x20, x5
  41f238:	mov	x23, x4
  41f23c:	mov	w1, #0x1                   	// #1
  41f240:	ldp	x5, x4, [sp, #144]
  41f244:	b	41edac <ferror@plt+0x1ae1c>
  41f248:	ldrb	w0, [x6, #1]
  41f24c:	cbz	w0, 41f208 <ferror@plt+0x1b278>
  41f250:	mov	x6, x4
  41f254:	b	41ec54 <ferror@plt+0x1acc4>
  41f258:	mov	x4, x14
  41f25c:	mov	x14, x15
  41f260:	mov	x15, x18
  41f264:	mov	x18, x20
  41f268:	mov	x20, x3
  41f26c:	b	41efa8 <ferror@plt+0x1b018>
  41f270:	ldrb	w0, [x15, #1]
  41f274:	cbz	w0, 41f10c <ferror@plt+0x1b17c>
  41f278:	mov	x15, x3
  41f27c:	b	41e434 <ferror@plt+0x1a4a4>
  41f280:	mov	x18, x22
  41f284:	mov	x20, x15
  41f288:	mov	w1, #0x1                   	// #1
  41f28c:	ldp	x21, x22, [sp, #32]
  41f290:	b	41eca0 <ferror@plt+0x1ad10>
  41f294:	mov	x3, x23
  41f298:	mov	w19, #0x1                   	// #1
  41f29c:	ldp	x21, x22, [sp, #32]
  41f2a0:	ldp	x23, x24, [sp, #48]
  41f2a4:	ldp	x25, x26, [sp, #64]
  41f2a8:	b	41e040 <ferror@plt+0x1a0b0>
  41f2ac:	mov	x3, x23
  41f2b0:	mov	w19, #0x1                   	// #1
  41f2b4:	ldp	x23, x24, [sp, #48]
  41f2b8:	ldp	x25, x26, [sp, #64]
  41f2bc:	b	41e040 <ferror@plt+0x1a0b0>
  41f2c0:	stp	x29, x30, [sp, #-48]!
  41f2c4:	mov	x29, sp
  41f2c8:	stp	x19, x20, [sp, #16]
  41f2cc:	cbz	x0, 41f490 <ferror@plt+0x1b500>
  41f2d0:	mov	x19, x0
  41f2d4:	mov	x0, #0x18                  	// #24
  41f2d8:	str	x21, [sp, #32]
  41f2dc:	bl	417c00 <ferror@plt+0x13c70>
  41f2e0:	mov	x20, x0
  41f2e4:	mov	x0, x19
  41f2e8:	bl	4034d0 <strlen@plt>
  41f2ec:	str	w0, [x20, #4]
  41f2f0:	add	w0, w0, #0x1
  41f2f4:	str	xzr, [x20, #8]
  41f2f8:	bl	417c00 <ferror@plt+0x13c70>
  41f2fc:	str	x0, [x20, #16]
  41f300:	ldrb	w6, [x19]
  41f304:	mov	x21, x0
  41f308:	cbz	w6, 41f558 <ferror@plt+0x1b5c8>
  41f30c:	mov	x4, x0
  41f310:	adrp	x0, 450000 <ferror@plt+0x4c070>
  41f314:	movi	v2.2s, #0x1
  41f318:	ldr	w1, [x20, #4]
  41f31c:	mov	w9, #0xffffffff            	// #-1
  41f320:	ldr	d1, [x0, #3248]
  41f324:	mov	w3, w9
  41f328:	mov	w12, w9
  41f32c:	mov	w11, w9
  41f330:	mov	w7, #0x0                   	// #0
  41f334:	mov	w8, #0x0                   	// #0
  41f338:	mov	w2, #0x0                   	// #0
  41f33c:	mov	w10, #0x3f                  	// #63
  41f340:	cmp	w6, #0x2a
  41f344:	b.eq	41f468 <ferror@plt+0x1b4d8>  // b.none
  41f348:	cmp	w6, #0x3f
  41f34c:	b.eq	41f454 <ferror@plt+0x1b4c4>  // b.none
  41f350:	mov	x5, x4
  41f354:	cbz	w8, 41f394 <ferror@plt+0x1b404>
  41f358:	sub	w5, w8, #0x1
  41f35c:	mov	x2, x4
  41f360:	add	x5, x5, #0x1
  41f364:	sub	w9, w7, w4
  41f368:	add	x5, x4, x5
  41f36c:	nop
  41f370:	strb	w10, [x2], #1
  41f374:	cmp	w3, #0x0
  41f378:	sub	w4, w2, #0x1
  41f37c:	add	w4, w4, w9
  41f380:	csel	w3, w3, w4, ge  // ge = tcont
  41f384:	cmp	x2, x5
  41f388:	b.ne	41f370 <ferror@plt+0x1b3e0>  // b.any
  41f38c:	add	w7, w7, w8
  41f390:	sub	w9, w7, #0x1
  41f394:	ldr	d0, [x20, #8]
  41f398:	mov	w8, #0x0                   	// #0
  41f39c:	mov	w2, #0x0                   	// #0
  41f3a0:	add	v0.2s, v0.2s, v2.2s
  41f3a4:	str	d0, [x20, #8]
  41f3a8:	mov	x4, x5
  41f3ac:	add	w7, w7, #0x1
  41f3b0:	strb	w6, [x4], #1
  41f3b4:	ldrb	w6, [x19, #1]!
  41f3b8:	cbnz	w6, 41f340 <ferror@plt+0x1b3b0>
  41f3bc:	cbz	w8, 41f580 <ferror@plt+0x1b5f0>
  41f3c0:	sub	w2, w8, #0x1
  41f3c4:	mov	w9, w7
  41f3c8:	add	x2, x2, #0x1
  41f3cc:	mov	w5, #0x3f                  	// #63
  41f3d0:	add	x2, x4, x2
  41f3d4:	nop
  41f3d8:	strb	w5, [x4], #1
  41f3dc:	cmp	w3, #0x0
  41f3e0:	csel	w3, w3, w7, ge  // ge = tcont
  41f3e4:	cmp	x4, x2
  41f3e8:	b.ne	41f3d8 <ferror@plt+0x1b448>  // b.any
  41f3ec:	cmp	w11, #0x0
  41f3f0:	mvn	w0, w3
  41f3f4:	ccmp	w11, w12, #0x4, ge  // ge = tcont
  41f3f8:	strb	wzr, [x2]
  41f3fc:	lsr	w0, w0, #31
  41f400:	csinc	w0, w0, wzr, eq  // eq = none
  41f404:	tbnz	w11, #31, 41f4c4 <ferror@plt+0x1b534>
  41f408:	mov	w2, #0xffffffff            	// #-1
  41f40c:	str	w2, [x20, #12]
  41f410:	cbnz	w0, 41f428 <ferror@plt+0x1b498>
  41f414:	ldrb	w0, [x21]
  41f418:	cmp	w0, #0x2a
  41f41c:	b.eq	41f530 <ferror@plt+0x1b5a0>  // b.none
  41f420:	cbnz	w1, 41f50c <ferror@plt+0x1b57c>
  41f424:	tbnz	w11, #31, 41f570 <ferror@plt+0x1b5e0>
  41f428:	sub	w0, w1, #0x1
  41f42c:	sub	w12, w0, w12
  41f430:	cmp	w12, w11
  41f434:	cset	w0, gt
  41f438:	str	w0, [x20]
  41f43c:	cbnz	w0, 41f4e0 <ferror@plt+0x1b550>
  41f440:	ldr	x21, [sp, #32]
  41f444:	mov	x0, x20
  41f448:	ldp	x19, x20, [sp, #16]
  41f44c:	ldp	x29, x30, [sp], #48
  41f450:	ret
  41f454:	ldr	d0, [x20, #8]
  41f458:	add	w8, w8, #0x1
  41f45c:	add	v0.2s, v0.2s, v1.2s
  41f460:	str	d0, [x20, #8]
  41f464:	b	41f3b4 <ferror@plt+0x1b424>
  41f468:	cbnz	w2, 41f484 <ferror@plt+0x1b4f4>
  41f46c:	cmp	w11, #0x0
  41f470:	mov	x5, x4
  41f474:	csel	w11, w11, w7, ge  // ge = tcont
  41f478:	mov	w12, w7
  41f47c:	mov	w2, #0x1                   	// #1
  41f480:	b	41f3a8 <ferror@plt+0x1b418>
  41f484:	sub	w1, w1, #0x1
  41f488:	str	w1, [x20, #4]
  41f48c:	b	41f3b4 <ferror@plt+0x1b424>
  41f490:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41f494:	add	x1, x1, #0xcb8
  41f498:	add	x1, x1, #0x10
  41f49c:	mov	x20, #0x0                   	// #0
  41f4a0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41f4a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41f4a8:	add	x2, x2, #0x320
  41f4ac:	add	x0, x0, #0xf78
  41f4b0:	bl	419d28 <ferror@plt+0x15d98>
  41f4b4:	mov	x0, x20
  41f4b8:	ldp	x19, x20, [sp, #16]
  41f4bc:	ldp	x29, x30, [sp], #48
  41f4c0:	ret
  41f4c4:	cbz	w0, 41f414 <ferror@plt+0x1b484>
  41f4c8:	sub	w0, w1, #0x1
  41f4cc:	sub	w9, w0, w9
  41f4d0:	cmp	w9, w3
  41f4d4:	cset	w0, gt
  41f4d8:	str	w0, [x20]
  41f4dc:	cbz	w0, 41f440 <ferror@plt+0x1b4b0>
  41f4e0:	mov	w1, w1
  41f4e4:	mov	x0, x21
  41f4e8:	bl	437678 <ferror@plt+0x336e8>
  41f4ec:	str	x0, [x20, #16]
  41f4f0:	mov	x0, x21
  41f4f4:	bl	417d40 <ferror@plt+0x13db0>
  41f4f8:	mov	x0, x20
  41f4fc:	ldp	x19, x20, [sp, #16]
  41f500:	ldr	x21, [sp, #32]
  41f504:	ldp	x29, x30, [sp], #48
  41f508:	ret
  41f50c:	sub	w0, w1, #0x1
  41f510:	ldrb	w2, [x21, w0, uxtw]
  41f514:	cmp	w2, #0x2a
  41f518:	b.ne	41f424 <ferror@plt+0x1b494>  // b.any
  41f51c:	mov	w1, #0x2                   	// #2
  41f520:	strb	wzr, [x21, w0, uxtw]
  41f524:	ldr	x21, [sp, #32]
  41f528:	stp	w1, w0, [x20]
  41f52c:	b	41f444 <ferror@plt+0x1b4b4>
  41f530:	sub	w2, w1, #0x1
  41f534:	mov	w0, #0x3                   	// #3
  41f538:	mov	x19, x2
  41f53c:	stp	w0, w2, [x20]
  41f540:	add	x1, x21, #0x1
  41f544:	mov	x0, x21
  41f548:	bl	403480 <memmove@plt>
  41f54c:	strb	wzr, [x21, w19, uxtw]
  41f550:	ldr	x21, [sp, #32]
  41f554:	b	41f444 <ferror@plt+0x1b4b4>
  41f558:	ldr	w1, [x20, #4]
  41f55c:	mov	w11, #0xffffffff            	// #-1
  41f560:	strb	wzr, [x0]
  41f564:	mov	w12, w11
  41f568:	cbz	w1, 41f424 <ferror@plt+0x1b494>
  41f56c:	b	41f50c <ferror@plt+0x1b57c>
  41f570:	mov	w0, #0x4                   	// #4
  41f574:	ldr	x21, [sp, #32]
  41f578:	str	w0, [x20]
  41f57c:	b	41f444 <ferror@plt+0x1b4b4>
  41f580:	mov	x2, x4
  41f584:	b	41f3ec <ferror@plt+0x1b45c>
  41f588:	cbz	x0, 41f5b4 <ferror@plt+0x1b624>
  41f58c:	stp	x29, x30, [sp, #-32]!
  41f590:	mov	x29, sp
  41f594:	str	x19, [sp, #16]
  41f598:	mov	x19, x0
  41f59c:	ldr	x0, [x0, #16]
  41f5a0:	bl	417d40 <ferror@plt+0x13db0>
  41f5a4:	mov	x0, x19
  41f5a8:	ldr	x19, [sp, #16]
  41f5ac:	ldp	x29, x30, [sp], #32
  41f5b0:	b	417d40 <ferror@plt+0x13db0>
  41f5b4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41f5b8:	add	x1, x1, #0xcb8
  41f5bc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41f5c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41f5c4:	add	x1, x1, #0x28
  41f5c8:	add	x2, x2, #0xc48
  41f5cc:	add	x0, x0, #0xf78
  41f5d0:	b	419d28 <ferror@plt+0x15d98>
  41f5d4:	nop
  41f5d8:	stp	x29, x30, [sp, #-16]!
  41f5dc:	mov	x29, sp
  41f5e0:	cbz	x0, 41f61c <ferror@plt+0x1b68c>
  41f5e4:	cbz	x1, 41f648 <ferror@plt+0x1b6b8>
  41f5e8:	mov	x2, x0
  41f5ec:	mov	w0, #0x0                   	// #0
  41f5f0:	ldr	x3, [x1]
  41f5f4:	ldr	x4, [x2]
  41f5f8:	cmp	x4, x3
  41f5fc:	b.ne	41f614 <ferror@plt+0x1b684>  // b.any
  41f600:	ldr	x1, [x1, #16]
  41f604:	ldr	x0, [x2, #16]
  41f608:	bl	403ad0 <strcmp@plt>
  41f60c:	cmp	w0, #0x0
  41f610:	cset	w0, eq  // eq = none
  41f614:	ldp	x29, x30, [sp], #16
  41f618:	ret
  41f61c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41f620:	add	x1, x1, #0xcb8
  41f624:	add	x1, x1, #0x40
  41f628:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41f62c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41f630:	add	x2, x2, #0xc90
  41f634:	add	x0, x0, #0xf78
  41f638:	bl	419d28 <ferror@plt+0x15d98>
  41f63c:	mov	w0, #0x0                   	// #0
  41f640:	ldp	x29, x30, [sp], #16
  41f644:	ret
  41f648:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41f64c:	add	x1, x1, #0xcb8
  41f650:	add	x1, x1, #0x40
  41f654:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41f658:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41f65c:	add	x2, x2, #0xca0
  41f660:	add	x0, x0, #0xf78
  41f664:	bl	419d28 <ferror@plt+0x15d98>
  41f668:	mov	w0, #0x0                   	// #0
  41f66c:	ldp	x29, x30, [sp], #16
  41f670:	ret
  41f674:	nop
  41f678:	stp	x29, x30, [sp, #-192]!
  41f67c:	mov	x29, sp
  41f680:	stp	x19, x20, [sp, #16]
  41f684:	cbz	x0, 41f770 <ferror@plt+0x1b7e0>
  41f688:	mov	x19, x1
  41f68c:	cbz	x1, 41f7a4 <ferror@plt+0x1b814>
  41f690:	mov	x20, x0
  41f694:	mov	x0, x1
  41f698:	bl	4034d0 <strlen@plt>
  41f69c:	mov	x1, x0
  41f6a0:	ldr	w2, [x20, #8]
  41f6a4:	cmp	w0, w2
  41f6a8:	b.cc	41f6e8 <ferror@plt+0x1b758>  // b.lo, b.ul, b.last
  41f6ac:	ldr	w0, [x20, #12]
  41f6b0:	cmp	w1, w0
  41f6b4:	b.hi	41f6e8 <ferror@plt+0x1b758>  // b.pmore
  41f6b8:	ldr	w0, [x20]
  41f6bc:	cmp	w0, #0x2
  41f6c0:	b.eq	41f8d4 <ferror@plt+0x1b944>  // b.none
  41f6c4:	b.ls	41f6fc <ferror@plt+0x1b76c>  // b.plast
  41f6c8:	cmp	w0, #0x3
  41f6cc:	b.eq	41f824 <ferror@plt+0x1b894>  // b.none
  41f6d0:	cmp	w0, #0x4
  41f6d4:	b.ne	41fd94 <ferror@plt+0x1be04>  // b.any
  41f6d8:	ldr	w0, [x20, #4]
  41f6dc:	cmp	w1, w0
  41f6e0:	b.eq	41f848 <ferror@plt+0x1b8b8>  // b.none
  41f6e4:	nop
  41f6e8:	mov	w19, #0x0                   	// #0
  41f6ec:	mov	w0, w19
  41f6f0:	ldp	x19, x20, [sp, #16]
  41f6f4:	ldp	x29, x30, [sp], #192
  41f6f8:	ret
  41f6fc:	cbz	w0, 41f7d8 <ferror@plt+0x1b848>
  41f700:	mov	w1, w1
  41f704:	mov	x0, x19
  41f708:	stp	x27, x28, [sp, #80]
  41f70c:	bl	437678 <ferror@plt+0x336e8>
  41f710:	mov	x3, x0
  41f714:	ldr	x27, [x20, #16]
  41f718:	mov	x28, x0
  41f71c:	ldrb	w0, [x27], #1
  41f720:	cbz	w0, 41f754 <ferror@plt+0x1b7c4>
  41f724:	cmp	w0, #0x2a
  41f728:	b.eq	41f948 <ferror@plt+0x1b9b8>  // b.none
  41f72c:	cmp	w0, #0x3f
  41f730:	b.eq	41f920 <ferror@plt+0x1b990>  // b.none
  41f734:	ldrb	w1, [x28]
  41f738:	cmp	w1, w0
  41f73c:	b.ne	41f8cc <ferror@plt+0x1b93c>  // b.any
  41f740:	mov	x4, x27
  41f744:	add	x28, x28, #0x1
  41f748:	add	x27, x27, #0x1
  41f74c:	ldrb	w0, [x4]
  41f750:	cbnz	w0, 41f724 <ferror@plt+0x1b794>
  41f754:	ldrb	w0, [x28]
  41f758:	cmp	w0, #0x0
  41f75c:	cset	w19, eq  // eq = none
  41f760:	mov	x0, x3
  41f764:	bl	417d40 <ferror@plt+0x13db0>
  41f768:	ldp	x27, x28, [sp, #80]
  41f76c:	b	41f6ec <ferror@plt+0x1b75c>
  41f770:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41f774:	add	x1, x1, #0xcb8
  41f778:	add	x1, x1, #0x58
  41f77c:	mov	w19, #0x0                   	// #0
  41f780:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41f784:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41f788:	add	x2, x2, #0xc48
  41f78c:	add	x0, x0, #0xf78
  41f790:	bl	419d28 <ferror@plt+0x15d98>
  41f794:	mov	w0, w19
  41f798:	ldp	x19, x20, [sp, #16]
  41f79c:	ldp	x29, x30, [sp], #192
  41f7a0:	ret
  41f7a4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41f7a8:	add	x1, x1, #0xcb8
  41f7ac:	add	x1, x1, #0x58
  41f7b0:	mov	w19, #0x0                   	// #0
  41f7b4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41f7b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41f7bc:	add	x2, x2, #0xc58
  41f7c0:	add	x0, x0, #0xf78
  41f7c4:	bl	419d28 <ferror@plt+0x15d98>
  41f7c8:	mov	w0, w19
  41f7cc:	ldp	x19, x20, [sp, #16]
  41f7d0:	ldp	x29, x30, [sp], #192
  41f7d4:	ret
  41f7d8:	ldr	x3, [x20, #16]
  41f7dc:	ldrb	w0, [x3], #1
  41f7e0:	cbz	w0, 41f814 <ferror@plt+0x1b884>
  41f7e4:	cmp	w0, #0x2a
  41f7e8:	b.eq	41f9e4 <ferror@plt+0x1ba54>  // b.none
  41f7ec:	cmp	w0, #0x3f
  41f7f0:	b.eq	41fb5c <ferror@plt+0x1bbcc>  // b.none
  41f7f4:	ldrb	w1, [x19]
  41f7f8:	cmp	w1, w0
  41f7fc:	b.ne	41f6e8 <ferror@plt+0x1b758>  // b.any
  41f800:	mov	x4, x3
  41f804:	add	x19, x19, #0x1
  41f808:	add	x3, x3, #0x1
  41f80c:	ldrb	w0, [x4]
  41f810:	cbnz	w0, 41f7e4 <ferror@plt+0x1b854>
  41f814:	ldrb	w0, [x19]
  41f818:	cmp	w0, #0x0
  41f81c:	cset	w19, eq  // eq = none
  41f820:	b	41f6ec <ferror@plt+0x1b75c>
  41f824:	ldr	w2, [x20, #4]
  41f828:	cbz	w2, 41f918 <ferror@plt+0x1b988>
  41f82c:	ldr	x0, [x20, #16]
  41f830:	sub	w1, w1, w2
  41f834:	add	x1, x19, x1
  41f838:	bl	403ad0 <strcmp@plt>
  41f83c:	cmp	w0, #0x0
  41f840:	cset	w19, eq  // eq = none
  41f844:	b	41f6ec <ferror@plt+0x1b75c>
  41f848:	ldr	x0, [x20, #16]
  41f84c:	mov	x1, x19
  41f850:	bl	403ad0 <strcmp@plt>
  41f854:	cmp	w0, #0x0
  41f858:	cset	w19, eq  // eq = none
  41f85c:	b	41f6ec <ferror@plt+0x1b75c>
  41f860:	ldrb	w0, [x13]
  41f864:	and	x1, x0, #0xff
  41f868:	cbz	w0, 41f8c0 <ferror@plt+0x1b930>
  41f86c:	ldrb	w0, [x26, x1]
  41f870:	add	x13, x13, x0
  41f874:	mov	x20, x14
  41f878:	mov	x14, x20
  41f87c:	ldrb	w18, [x14], #1
  41f880:	cmp	w18, #0x3f
  41f884:	b.eq	41f860 <ferror@plt+0x1b8d0>  // b.none
  41f888:	cmp	w18, #0x2a
  41f88c:	b.eq	41f874 <ferror@plt+0x1b8e4>  // b.none
  41f890:	cbz	w18, 42061c <ferror@plt+0x1c68c>
  41f894:	ldrb	w0, [x13]
  41f898:	cmp	w0, w18
  41f89c:	b.ne	41f8b8 <ferror@plt+0x1b928>  // b.any
  41f8a0:	b	42032c <ferror@plt+0x1c39c>
  41f8a4:	ldrb	w0, [x26, x1]
  41f8a8:	add	x13, x13, x0
  41f8ac:	ldrb	w0, [x13]
  41f8b0:	cmp	w18, w0
  41f8b4:	b.eq	42032c <ferror@plt+0x1c39c>  // b.none
  41f8b8:	and	x1, x0, #0xff
  41f8bc:	cbnz	w0, 41f8a4 <ferror@plt+0x1b914>
  41f8c0:	ldp	x23, x24, [sp, #48]
  41f8c4:	mov	x3, x28
  41f8c8:	ldp	x25, x26, [sp, #64]
  41f8cc:	mov	w19, #0x0                   	// #0
  41f8d0:	b	41f760 <ferror@plt+0x1b7d0>
  41f8d4:	ldr	w2, [x20, #4]
  41f8d8:	cmp	w1, w2
  41f8dc:	b.eq	41f848 <ferror@plt+0x1b8b8>  // b.none
  41f8e0:	cbz	w2, 41f918 <ferror@plt+0x1b988>
  41f8e4:	ldr	x0, [x20, #16]
  41f8e8:	mov	x1, x19
  41f8ec:	mov	w2, w2
  41f8f0:	bl	403830 <strncmp@plt>
  41f8f4:	cmp	w0, #0x0
  41f8f8:	cset	w19, eq  // eq = none
  41f8fc:	b	41f6ec <ferror@plt+0x1b75c>
  41f900:	ldrb	w0, [x9, #1]
  41f904:	cbnz	w0, 41ffa8 <ferror@plt+0x1c018>
  41f908:	ldp	x23, x24, [sp, #48]
  41f90c:	ldp	x25, x26, [sp, #64]
  41f910:	ldp	x27, x28, [sp, #80]
  41f914:	nop
  41f918:	mov	w19, #0x1                   	// #1
  41f91c:	b	41f6ec <ferror@plt+0x1b75c>
  41f920:	ldrb	w0, [x28]
  41f924:	cbz	w0, 41f8cc <ferror@plt+0x1b93c>
  41f928:	adrp	x1, 46a000 <ferror@plt+0x66070>
  41f92c:	and	x0, x0, #0xff
  41f930:	mov	x4, x27
  41f934:	add	x27, x27, #0x1
  41f938:	ldr	x1, [x1, #952]
  41f93c:	ldrb	w0, [x1, x0]
  41f940:	add	x28, x28, x0
  41f944:	b	41f74c <ferror@plt+0x1b7bc>
  41f948:	mov	x4, x27
  41f94c:	stp	x25, x26, [sp, #64]
  41f950:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41f954:	ldrb	w5, [x4], #1
  41f958:	ldr	x26, [x0, #952]
  41f95c:	cmp	w5, #0x3f
  41f960:	b.eq	41f984 <ferror@plt+0x1b9f4>  // b.none
  41f964:	nop
  41f968:	cmp	w5, #0x2a
  41f96c:	b.ne	41f9a0 <ferror@plt+0x1ba10>  // b.any
  41f970:	mov	x27, x4
  41f974:	mov	x4, x27
  41f978:	ldrb	w5, [x4], #1
  41f97c:	cmp	w5, #0x3f
  41f980:	b.ne	41f968 <ferror@plt+0x1b9d8>  // b.any
  41f984:	ldrb	w0, [x28]
  41f988:	and	x1, x0, #0xff
  41f98c:	cbz	w0, 41f9d8 <ferror@plt+0x1ba48>
  41f990:	ldrb	w0, [x26, x1]
  41f994:	mov	x27, x4
  41f998:	add	x28, x28, x0
  41f99c:	b	41f974 <ferror@plt+0x1b9e4>
  41f9a0:	cbz	w5, 41fd60 <ferror@plt+0x1bdd0>
  41f9a4:	mov	w25, w5
  41f9a8:	stp	x4, x27, [sp, #104]
  41f9ac:	ldrb	w0, [x28]
  41f9b0:	cmp	w0, w25
  41f9b4:	b.ne	41f9d0 <ferror@plt+0x1ba40>  // b.any
  41f9b8:	b	41fb84 <ferror@plt+0x1bbf4>
  41f9bc:	ldrb	w0, [x26, x1]
  41f9c0:	add	x28, x28, x0
  41f9c4:	ldrb	w0, [x28]
  41f9c8:	cmp	w25, w0
  41f9cc:	b.eq	41fb84 <ferror@plt+0x1bbf4>  // b.none
  41f9d0:	and	x1, x0, #0xff
  41f9d4:	cbnz	w0, 41f9bc <ferror@plt+0x1ba2c>
  41f9d8:	ldp	x25, x26, [sp, #64]
  41f9dc:	mov	w19, #0x0                   	// #0
  41f9e0:	b	41f760 <ferror@plt+0x1b7d0>
  41f9e4:	mov	x4, x3
  41f9e8:	stp	x27, x28, [sp, #80]
  41f9ec:	adrp	x0, 46a000 <ferror@plt+0x66070>
  41f9f0:	ldrb	w5, [x4], #1
  41f9f4:	ldr	x28, [x0, #952]
  41f9f8:	cmp	w5, #0x3f
  41f9fc:	b.eq	41fa1c <ferror@plt+0x1ba8c>  // b.none
  41fa00:	cmp	w5, #0x2a
  41fa04:	b.ne	41fa38 <ferror@plt+0x1baa8>  // b.any
  41fa08:	mov	x3, x4
  41fa0c:	mov	x4, x3
  41fa10:	ldrb	w5, [x4], #1
  41fa14:	cmp	w5, #0x3f
  41fa18:	b.ne	41fa00 <ferror@plt+0x1ba70>  // b.any
  41fa1c:	ldrb	w0, [x19]
  41fa20:	and	x1, x0, #0xff
  41fa24:	cbz	w0, 41fb54 <ferror@plt+0x1bbc4>
  41fa28:	ldrb	w0, [x28, x1]
  41fa2c:	mov	x3, x4
  41fa30:	add	x19, x19, x0
  41fa34:	b	41fa0c <ferror@plt+0x1ba7c>
  41fa38:	cbz	w5, 420150 <ferror@plt+0x1c1c0>
  41fa3c:	mov	x27, x4
  41fa40:	str	x3, [sp, #104]
  41fa44:	mov	w3, w5
  41fa48:	b	41fa5c <ferror@plt+0x1bacc>
  41fa4c:	and	x1, x0, #0xff
  41fa50:	cbz	w0, 41fb54 <ferror@plt+0x1bbc4>
  41fa54:	ldrb	w0, [x28, x1]
  41fa58:	add	x19, x19, x0
  41fa5c:	ldrb	w0, [x19]
  41fa60:	cmp	w3, w0
  41fa64:	b.ne	41fa4c <ferror@plt+0x1babc>  // b.any
  41fa68:	stp	x25, x26, [sp, #64]
  41fa6c:	add	x26, x19, #0x1
  41fa70:	ldr	x1, [sp, #104]
  41fa74:	ldrb	w0, [x27]
  41fa78:	add	x1, x1, #0x2
  41fa7c:	str	x1, [sp, #120]
  41fa80:	cbz	w0, 420144 <ferror@plt+0x1c1b4>
  41fa84:	mov	x4, x26
  41fa88:	mov	x9, x1
  41fa8c:	mov	w1, #0x0                   	// #0
  41fa90:	str	w3, [sp, #112]
  41fa94:	cmp	w0, #0x2a
  41fa98:	b.eq	41fafc <ferror@plt+0x1bb6c>  // b.none
  41fa9c:	cmp	w0, #0x3f
  41faa0:	b.ne	41fd80 <ferror@plt+0x1bdf0>  // b.any
  41faa4:	ldrb	w0, [x4]
  41faa8:	cbz	w0, 4204c8 <ferror@plt+0x1c538>
  41faac:	and	x0, x0, #0xff
  41fab0:	ldrb	w0, [x28, x0]
  41fab4:	add	x4, x4, x0
  41fab8:	ldrb	w0, [x9], #1
  41fabc:	cbnz	w0, 41fa94 <ferror@plt+0x1bb04>
  41fac0:	ldrb	w0, [x4]
  41fac4:	ldr	w3, [sp, #112]
  41fac8:	cbz	w0, 42014c <ferror@plt+0x1c1bc>
  41facc:	cbnz	w1, 41fb50 <ferror@plt+0x1bbc0>
  41fad0:	ldrb	w0, [x19, #1]
  41fad4:	cbz	w0, 4204d0 <ferror@plt+0x1c540>
  41fad8:	mov	x19, x26
  41fadc:	ldp	x25, x26, [sp, #64]
  41fae0:	b	41fa5c <ferror@plt+0x1bacc>
  41fae4:	ldrb	w0, [x4]
  41fae8:	and	x1, x0, #0xff
  41faec:	cbz	w0, 41fb50 <ferror@plt+0x1bbc0>
  41faf0:	ldrb	w0, [x28, x1]
  41faf4:	add	x4, x4, x0
  41faf8:	mov	x9, x5
  41fafc:	mov	x5, x9
  41fb00:	ldrb	w6, [x5], #1
  41fb04:	cmp	w6, #0x3f
  41fb08:	b.eq	41fae4 <ferror@plt+0x1bb54>  // b.none
  41fb0c:	cmp	w6, #0x2a
  41fb10:	b.eq	41faf8 <ferror@plt+0x1bb68>  // b.none
  41fb14:	cbz	w6, 42014c <ferror@plt+0x1c1bc>
  41fb18:	mov	x3, x27
  41fb1c:	mov	x27, x26
  41fb20:	str	x19, [sp, #128]
  41fb24:	ldrb	w0, [x4]
  41fb28:	cmp	w0, w6
  41fb2c:	b.ne	41fb48 <ferror@plt+0x1bbb8>  // b.any
  41fb30:	b	41fdb8 <ferror@plt+0x1be28>
  41fb34:	ldrb	w0, [x28, x1]
  41fb38:	add	x4, x4, x0
  41fb3c:	ldrb	w0, [x4]
  41fb40:	cmp	w6, w0
  41fb44:	b.eq	41fdb8 <ferror@plt+0x1be28>  // b.none
  41fb48:	and	x1, x0, #0xff
  41fb4c:	cbnz	w0, 41fb34 <ferror@plt+0x1bba4>
  41fb50:	ldp	x25, x26, [sp, #64]
  41fb54:	ldp	x27, x28, [sp, #80]
  41fb58:	b	41f6e8 <ferror@plt+0x1b758>
  41fb5c:	ldrb	w0, [x19]
  41fb60:	cbz	w0, 41f6e8 <ferror@plt+0x1b758>
  41fb64:	adrp	x1, 46a000 <ferror@plt+0x66070>
  41fb68:	and	x0, x0, #0xff
  41fb6c:	mov	x4, x3
  41fb70:	add	x3, x3, #0x1
  41fb74:	ldr	x1, [x1, #952]
  41fb78:	ldrb	w0, [x1, x0]
  41fb7c:	add	x19, x19, x0
  41fb80:	b	41f80c <ferror@plt+0x1b87c>
  41fb84:	ldp	x0, x1, [sp, #104]
  41fb88:	stp	x23, x24, [sp, #48]
  41fb8c:	add	x24, x28, #0x1
  41fb90:	ldrb	w0, [x0]
  41fb94:	add	x1, x1, #0x2
  41fb98:	str	x1, [sp, #128]
  41fb9c:	cbz	w0, 41fd54 <ferror@plt+0x1bdc4>
  41fba0:	mov	x2, x28
  41fba4:	mov	x4, x24
  41fba8:	mov	w28, w25
  41fbac:	mov	x25, x2
  41fbb0:	mov	x27, x1
  41fbb4:	mov	w1, #0x0                   	// #0
  41fbb8:	str	x24, [sp, #120]
  41fbbc:	cmp	w0, #0x2a
  41fbc0:	b.eq	41fc30 <ferror@plt+0x1bca0>  // b.none
  41fbc4:	cmp	w0, #0x3f
  41fbc8:	b.ne	41fd6c <ferror@plt+0x1bddc>  // b.any
  41fbcc:	ldrb	w0, [x4]
  41fbd0:	cbz	w0, 4204b4 <ferror@plt+0x1c524>
  41fbd4:	and	x0, x0, #0xff
  41fbd8:	ldrb	w0, [x26, x0]
  41fbdc:	add	x4, x4, x0
  41fbe0:	ldrb	w0, [x27], #1
  41fbe4:	cbnz	w0, 41fbbc <ferror@plt+0x1bc2c>
  41fbe8:	mov	x0, x25
  41fbec:	mov	w25, w28
  41fbf0:	mov	x28, x0
  41fbf4:	ldrb	w0, [x4]
  41fbf8:	ldr	x24, [sp, #120]
  41fbfc:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  41fc00:	cbnz	w1, 41fd34 <ferror@plt+0x1bda4>
  41fc04:	ldrb	w0, [x28, #1]
  41fc08:	cbz	w0, 4204e8 <ferror@plt+0x1c558>
  41fc0c:	mov	x28, x24
  41fc10:	ldp	x23, x24, [sp, #48]
  41fc14:	b	41f9ac <ferror@plt+0x1ba1c>
  41fc18:	ldrb	w0, [x4]
  41fc1c:	and	x1, x0, #0xff
  41fc20:	cbz	w0, 41fd34 <ferror@plt+0x1bda4>
  41fc24:	ldrb	w0, [x26, x1]
  41fc28:	add	x4, x4, x0
  41fc2c:	mov	x27, x5
  41fc30:	mov	x5, x27
  41fc34:	ldrb	w6, [x5], #1
  41fc38:	cmp	w6, #0x3f
  41fc3c:	b.eq	41fc18 <ferror@plt+0x1bc88>  // b.none
  41fc40:	cmp	w6, #0x2a
  41fc44:	b.eq	41fc2c <ferror@plt+0x1bc9c>  // b.none
  41fc48:	cbz	w6, 41fd5c <ferror@plt+0x1bdcc>
  41fc4c:	str	x25, [sp, #136]
  41fc50:	b	41fc64 <ferror@plt+0x1bcd4>
  41fc54:	and	x1, x0, #0xff
  41fc58:	cbz	w0, 41fd34 <ferror@plt+0x1bda4>
  41fc5c:	ldrb	w0, [x26, x1]
  41fc60:	add	x4, x4, x0
  41fc64:	ldrb	w0, [x4]
  41fc68:	cmp	w6, w0
  41fc6c:	b.ne	41fc54 <ferror@plt+0x1bcc4>  // b.any
  41fc70:	ldrb	w0, [x5]
  41fc74:	add	x25, x4, #0x1
  41fc78:	add	x12, x27, #0x2
  41fc7c:	cbz	w0, 42053c <ferror@plt+0x1c5ac>
  41fc80:	mov	x7, x25
  41fc84:	mov	w1, #0x0                   	// #0
  41fc88:	cmp	w0, #0x2a
  41fc8c:	b.eq	41fce8 <ferror@plt+0x1bd58>  // b.none
  41fc90:	cmp	w0, #0x3f
  41fc94:	b.ne	420170 <ferror@plt+0x1c1e0>  // b.any
  41fc98:	ldrb	w0, [x7]
  41fc9c:	cbz	w0, 41fcbc <ferror@plt+0x1bd2c>
  41fca0:	and	x0, x0, #0xff
  41fca4:	ldrb	w0, [x26, x0]
  41fca8:	add	x7, x7, x0
  41fcac:	ldrb	w0, [x12], #1
  41fcb0:	cbnz	w0, 41fc88 <ferror@plt+0x1bcf8>
  41fcb4:	ldrb	w0, [x7]
  41fcb8:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  41fcbc:	cbnz	w1, 41fd34 <ferror@plt+0x1bda4>
  41fcc0:	ldrb	w0, [x4, #1]
  41fcc4:	cbz	w0, 41fd40 <ferror@plt+0x1bdb0>
  41fcc8:	mov	x4, x25
  41fccc:	b	41fc64 <ferror@plt+0x1bcd4>
  41fcd0:	ldrb	w0, [x7]
  41fcd4:	and	x1, x0, #0xff
  41fcd8:	cbz	w0, 41fd34 <ferror@plt+0x1bda4>
  41fcdc:	ldrb	w0, [x26, x1]
  41fce0:	add	x7, x7, x0
  41fce4:	mov	x12, x8
  41fce8:	mov	x8, x12
  41fcec:	ldrb	w9, [x8], #1
  41fcf0:	cmp	w9, #0x3f
  41fcf4:	b.eq	41fcd0 <ferror@plt+0x1bd40>  // b.none
  41fcf8:	cmp	w9, #0x2a
  41fcfc:	b.eq	41fce4 <ferror@plt+0x1bd54>  // b.none
  41fd00:	cbz	w9, 41fd5c <ferror@plt+0x1bdcc>
  41fd04:	str	w6, [sp, #144]
  41fd08:	ldrb	w0, [x7]
  41fd0c:	cmp	w0, w9
  41fd10:	b.ne	41fd2c <ferror@plt+0x1bd9c>  // b.any
  41fd14:	b	420184 <ferror@plt+0x1c1f4>
  41fd18:	ldrb	w0, [x26, x1]
  41fd1c:	add	x7, x7, x0
  41fd20:	ldrb	w0, [x7]
  41fd24:	cmp	w9, w0
  41fd28:	b.eq	420184 <ferror@plt+0x1c1f4>  // b.none
  41fd2c:	and	x1, x0, #0xff
  41fd30:	cbnz	w0, 41fd18 <ferror@plt+0x1bd88>
  41fd34:	ldp	x23, x24, [sp, #48]
  41fd38:	ldp	x25, x26, [sp, #64]
  41fd3c:	b	41f9dc <ferror@plt+0x1ba4c>
  41fd40:	mov	x4, x25
  41fd44:	mov	x27, x5
  41fd48:	mov	w1, #0x1                   	// #1
  41fd4c:	ldr	x25, [sp, #136]
  41fd50:	b	41fbe0 <ferror@plt+0x1bc50>
  41fd54:	ldrb	w0, [x28, #1]
  41fd58:	cbnz	w0, 41fc0c <ferror@plt+0x1bc7c>
  41fd5c:	ldp	x23, x24, [sp, #48]
  41fd60:	mov	w19, #0x1                   	// #1
  41fd64:	ldp	x25, x26, [sp, #64]
  41fd68:	b	41f760 <ferror@plt+0x1b7d0>
  41fd6c:	ldrb	w2, [x4]
  41fd70:	cmp	w2, w0
  41fd74:	b.ne	4204b4 <ferror@plt+0x1c524>  // b.any
  41fd78:	add	x4, x4, #0x1
  41fd7c:	b	41fbe0 <ferror@plt+0x1bc50>
  41fd80:	ldrb	w2, [x4]
  41fd84:	cmp	w2, w0
  41fd88:	b.ne	4204c8 <ferror@plt+0x1c538>  // b.any
  41fd8c:	add	x4, x4, #0x1
  41fd90:	b	41fab8 <ferror@plt+0x1bb28>
  41fd94:	adrp	x2, 450000 <ferror@plt+0x4c070>
  41fd98:	adrp	x1, 450000 <ferror@plt+0x4c070>
  41fd9c:	add	x2, x2, #0xc68
  41fda0:	add	x1, x1, #0xcb8
  41fda4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  41fda8:	mov	w19, #0x0                   	// #0
  41fdac:	add	x0, x0, #0xf78
  41fdb0:	bl	419d28 <ferror@plt+0x15d98>
  41fdb4:	b	41f6ec <ferror@plt+0x1b75c>
  41fdb8:	ldrb	w0, [x5]
  41fdbc:	add	x25, x4, #0x1
  41fdc0:	add	x13, x9, #0x2
  41fdc4:	cbz	w0, 42052c <ferror@plt+0x1c59c>
  41fdc8:	mov	x7, x25
  41fdcc:	mov	w1, #0x0                   	// #0
  41fdd0:	cmp	w0, #0x2a
  41fdd4:	b.eq	41fe30 <ferror@plt+0x1bea0>  // b.none
  41fdd8:	cmp	w0, #0x3f
  41fddc:	b.ne	42015c <ferror@plt+0x1c1cc>  // b.any
  41fde0:	ldrb	w0, [x7]
  41fde4:	cbz	w0, 41fe04 <ferror@plt+0x1be74>
  41fde8:	and	x0, x0, #0xff
  41fdec:	ldrb	w0, [x28, x0]
  41fdf0:	add	x7, x7, x0
  41fdf4:	ldrb	w0, [x13], #1
  41fdf8:	cbnz	w0, 41fdd0 <ferror@plt+0x1be40>
  41fdfc:	ldrb	w0, [x7]
  41fe00:	cbz	w0, 42014c <ferror@plt+0x1c1bc>
  41fe04:	cbnz	w1, 41fb50 <ferror@plt+0x1bbc0>
  41fe08:	ldrb	w0, [x4, #1]
  41fe0c:	cbz	w0, 420108 <ferror@plt+0x1c178>
  41fe10:	mov	x4, x25
  41fe14:	b	41fb24 <ferror@plt+0x1bb94>
  41fe18:	ldrb	w0, [x7]
  41fe1c:	and	x1, x0, #0xff
  41fe20:	cbz	w0, 41fb50 <ferror@plt+0x1bbc0>
  41fe24:	ldrb	w0, [x28, x1]
  41fe28:	add	x7, x7, x0
  41fe2c:	mov	x13, x8
  41fe30:	mov	x8, x13
  41fe34:	ldrb	w10, [x8], #1
  41fe38:	cmp	w10, #0x3f
  41fe3c:	b.eq	41fe18 <ferror@plt+0x1be88>  // b.none
  41fe40:	cmp	w10, #0x2a
  41fe44:	b.eq	41fe2c <ferror@plt+0x1be9c>  // b.none
  41fe48:	cbz	w10, 42014c <ferror@plt+0x1c1bc>
  41fe4c:	str	x3, [sp, #136]
  41fe50:	mov	x3, x25
  41fe54:	mov	x25, x4
  41fe58:	mov	x4, x9
  41fe5c:	b	41fe70 <ferror@plt+0x1bee0>
  41fe60:	and	x1, x0, #0xff
  41fe64:	cbz	w0, 41fb50 <ferror@plt+0x1bbc0>
  41fe68:	ldrb	w0, [x28, x1]
  41fe6c:	add	x7, x7, x0
  41fe70:	ldrb	w0, [x7]
  41fe74:	cmp	w10, w0
  41fe78:	b.ne	41fe60 <ferror@plt+0x1bed0>  // b.any
  41fe7c:	ldrb	w0, [x8]
  41fe80:	add	x26, x7, #0x1
  41fe84:	add	x18, x13, #0x2
  41fe88:	cbz	w0, 42054c <ferror@plt+0x1c5bc>
  41fe8c:	mov	x9, x26
  41fe90:	mov	w1, #0x0                   	// #0
  41fe94:	cmp	w0, #0x2a
  41fe98:	b.eq	41fef4 <ferror@plt+0x1bf64>  // b.none
  41fe9c:	cmp	w0, #0x3f
  41fea0:	b.ne	4202e0 <ferror@plt+0x1c350>  // b.any
  41fea4:	ldrb	w0, [x9]
  41fea8:	cbz	w0, 41fec8 <ferror@plt+0x1bf38>
  41feac:	and	x0, x0, #0xff
  41feb0:	ldrb	w0, [x28, x0]
  41feb4:	add	x9, x9, x0
  41feb8:	ldrb	w0, [x18], #1
  41febc:	cbnz	w0, 41fe94 <ferror@plt+0x1bf04>
  41fec0:	ldrb	w0, [x9]
  41fec4:	cbz	w0, 42014c <ferror@plt+0x1c1bc>
  41fec8:	cbnz	w1, 41fb50 <ferror@plt+0x1bbc0>
  41fecc:	ldrb	w0, [x7, #1]
  41fed0:	cbz	w0, 420124 <ferror@plt+0x1c194>
  41fed4:	mov	x7, x26
  41fed8:	b	41fe70 <ferror@plt+0x1bee0>
  41fedc:	ldrb	w0, [x9]
  41fee0:	and	x1, x0, #0xff
  41fee4:	cbz	w0, 41fb50 <ferror@plt+0x1bbc0>
  41fee8:	ldrb	w0, [x28, x1]
  41feec:	add	x9, x9, x0
  41fef0:	mov	x18, x11
  41fef4:	mov	x11, x18
  41fef8:	ldrb	w12, [x11], #1
  41fefc:	cmp	w12, #0x3f
  41ff00:	b.eq	41fedc <ferror@plt+0x1bf4c>  // b.none
  41ff04:	cmp	w12, #0x2a
  41ff08:	b.eq	41fef0 <ferror@plt+0x1bf60>  // b.none
  41ff0c:	cbz	w12, 42014c <ferror@plt+0x1c1bc>
  41ff10:	str	x3, [sp, #144]
  41ff14:	mov	x3, x13
  41ff18:	mov	x13, x7
  41ff1c:	mov	x7, x5
  41ff20:	mov	x5, x4
  41ff24:	b	41ff38 <ferror@plt+0x1bfa8>
  41ff28:	and	x1, x0, #0xff
  41ff2c:	cbz	w0, 41fb50 <ferror@plt+0x1bbc0>
  41ff30:	ldrb	w0, [x28, x1]
  41ff34:	add	x9, x9, x0
  41ff38:	ldrb	w0, [x9]
  41ff3c:	cmp	w12, w0
  41ff40:	b.ne	41ff28 <ferror@plt+0x1bf98>  // b.any
  41ff44:	stp	x23, x24, [sp, #48]
  41ff48:	add	x20, x18, #0x2
  41ff4c:	add	x24, x9, #0x1
  41ff50:	ldrb	w0, [x11]
  41ff54:	cbz	w0, 41f900 <ferror@plt+0x1b970>
  41ff58:	mov	x14, x24
  41ff5c:	mov	x23, x3
  41ff60:	mov	w1, #0x0                   	// #0
  41ff64:	cmp	w0, #0x2a
  41ff68:	b.eq	41ffcc <ferror@plt+0x1c03c>  // b.none
  41ff6c:	cmp	w0, #0x3f
  41ff70:	b.ne	420308 <ferror@plt+0x1c378>  // b.any
  41ff74:	ldrb	w0, [x14]
  41ff78:	cbz	w0, 42059c <ferror@plt+0x1c60c>
  41ff7c:	and	x0, x0, #0xff
  41ff80:	ldrb	w0, [x28, x0]
  41ff84:	add	x14, x14, x0
  41ff88:	ldrb	w0, [x20], #1
  41ff8c:	cbnz	w0, 41ff64 <ferror@plt+0x1bfd4>
  41ff90:	ldrb	w0, [x14]
  41ff94:	mov	x3, x23
  41ff98:	cbz	w0, 41f908 <ferror@plt+0x1b978>
  41ff9c:	cbnz	w1, 42031c <ferror@plt+0x1c38c>
  41ffa0:	ldrb	w0, [x9, #1]
  41ffa4:	cbz	w0, 42055c <ferror@plt+0x1c5cc>
  41ffa8:	mov	x9, x24
  41ffac:	ldp	x23, x24, [sp, #48]
  41ffb0:	b	41ff38 <ferror@plt+0x1bfa8>
  41ffb4:	ldrb	w0, [x14]
  41ffb8:	and	x1, x0, #0xff
  41ffbc:	cbz	w0, 42031c <ferror@plt+0x1c38c>
  41ffc0:	ldrb	w0, [x28, x1]
  41ffc4:	add	x14, x14, x0
  41ffc8:	mov	x20, x4
  41ffcc:	mov	x4, x20
  41ffd0:	ldrb	w15, [x4], #1
  41ffd4:	cmp	w15, #0x3f
  41ffd8:	b.eq	41ffb4 <ferror@plt+0x1c024>  // b.none
  41ffdc:	cmp	w15, #0x2a
  41ffe0:	b.eq	41ffc8 <ferror@plt+0x1c038>  // b.none
  41ffe4:	cbnz	w15, 41fffc <ferror@plt+0x1c06c>
  41ffe8:	b	41f908 <ferror@plt+0x1b978>
  41ffec:	and	x1, x0, #0xff
  41fff0:	cbz	w0, 42031c <ferror@plt+0x1c38c>
  41fff4:	ldrb	w0, [x28, x1]
  41fff8:	add	x14, x14, x0
  41fffc:	ldrb	w0, [x14]
  420000:	cmp	w15, w0
  420004:	b.ne	41ffec <ferror@plt+0x1c05c>  // b.any
  420008:	stp	x21, x22, [sp, #32]
  42000c:	add	x3, x14, #0x1
  420010:	add	x22, x20, #0x2
  420014:	ldrb	w0, [x4]
  420018:	cbz	w0, 4205fc <ferror@plt+0x1c66c>
  42001c:	mov	x1, x20
  420020:	mov	x19, x3
  420024:	mov	x20, x3
  420028:	mov	x3, x1
  42002c:	mov	w2, #0x0                   	// #0
  420030:	cmp	w0, #0x2a
  420034:	b.eq	42009c <ferror@plt+0x1c10c>  // b.none
  420038:	cmp	w0, #0x3f
  42003c:	b.ne	420440 <ferror@plt+0x1c4b0>  // b.any
  420040:	ldrb	w0, [x19]
  420044:	cbz	w0, 4205a4 <ferror@plt+0x1c614>
  420048:	and	x0, x0, #0xff
  42004c:	ldrb	w0, [x28, x0]
  420050:	add	x19, x19, x0
  420054:	ldrb	w0, [x22], #1
  420058:	cbnz	w0, 420030 <ferror@plt+0x1c0a0>
  42005c:	mov	x0, x3
  420060:	mov	x3, x20
  420064:	mov	x20, x0
  420068:	ldrb	w0, [x19]
  42006c:	cbz	w0, 420604 <ferror@plt+0x1c674>
  420070:	cbnz	w2, 420518 <ferror@plt+0x1c588>
  420074:	ldrb	w0, [x14, #1]
  420078:	cbz	w0, 4205e8 <ferror@plt+0x1c658>
  42007c:	mov	x14, x3
  420080:	ldp	x21, x22, [sp, #32]
  420084:	b	41fffc <ferror@plt+0x1c06c>
  420088:	ldrb	w0, [x19]
  42008c:	and	x1, x0, #0xff
  420090:	cbz	w0, 420518 <ferror@plt+0x1c588>
  420094:	ldrb	w0, [x28, x1]
  420098:	add	x19, x19, x0
  42009c:	ldrb	w21, [x22], #1
  4200a0:	cmp	w21, #0x3f
  4200a4:	b.eq	420088 <ferror@plt+0x1c0f8>  // b.none
  4200a8:	cmp	w21, #0x2a
  4200ac:	b.eq	42009c <ferror@plt+0x1c10c>  // b.none
  4200b0:	cbz	w21, 420604 <ferror@plt+0x1c674>
  4200b4:	ldrb	w0, [x19]
  4200b8:	stp	x5, x4, [sp, #152]
  4200bc:	mov	x4, x22
  4200c0:	mov	x22, x3
  4200c4:	str	wzr, [sp, #188]
  4200c8:	cmp	w21, w0
  4200cc:	b.ne	4200e8 <ferror@plt+0x1c158>  // b.any
  4200d0:	b	420484 <ferror@plt+0x1c4f4>
  4200d4:	ldrb	w0, [x28, x1]
  4200d8:	add	x19, x19, x0
  4200dc:	ldrb	w0, [x19]
  4200e0:	cmp	w21, w0
  4200e4:	b.eq	420484 <ferror@plt+0x1c4f4>  // b.none
  4200e8:	and	x1, x0, #0xff
  4200ec:	cbnz	w0, 4200d4 <ferror@plt+0x1c144>
  4200f0:	mov	w19, #0x0                   	// #0
  4200f4:	ldp	x21, x22, [sp, #32]
  4200f8:	ldp	x23, x24, [sp, #48]
  4200fc:	ldp	x25, x26, [sp, #64]
  420100:	ldp	x27, x28, [sp, #80]
  420104:	b	41f6ec <ferror@plt+0x1b75c>
  420108:	mov	x26, x27
  42010c:	mov	x4, x25
  420110:	mov	x27, x3
  420114:	mov	x9, x5
  420118:	mov	w1, #0x1                   	// #1
  42011c:	ldr	x19, [sp, #128]
  420120:	b	41fab8 <ferror@plt+0x1bb28>
  420124:	mov	x9, x4
  420128:	mov	x7, x26
  42012c:	mov	x4, x25
  420130:	mov	x13, x8
  420134:	mov	x25, x3
  420138:	mov	w1, #0x1                   	// #1
  42013c:	ldr	x3, [sp, #136]
  420140:	b	41fdf4 <ferror@plt+0x1be64>
  420144:	ldrb	w0, [x19, #1]
  420148:	cbnz	w0, 41fad8 <ferror@plt+0x1bb48>
  42014c:	ldp	x25, x26, [sp, #64]
  420150:	mov	w19, #0x1                   	// #1
  420154:	ldp	x27, x28, [sp, #80]
  420158:	b	41f6ec <ferror@plt+0x1b75c>
  42015c:	ldrb	w2, [x7]
  420160:	cmp	w2, w0
  420164:	b.ne	41fe04 <ferror@plt+0x1be74>  // b.any
  420168:	add	x7, x7, #0x1
  42016c:	b	41fdf4 <ferror@plt+0x1be64>
  420170:	ldrb	w2, [x7]
  420174:	cmp	w2, w0
  420178:	b.ne	41fcbc <ferror@plt+0x1bd2c>  // b.any
  42017c:	add	x7, x7, #0x1
  420180:	b	41fcac <ferror@plt+0x1bd1c>
  420184:	ldrb	w0, [x8]
  420188:	add	x24, x7, #0x1
  42018c:	add	x15, x12, #0x2
  420190:	cbz	w0, 420584 <ferror@plt+0x1c5f4>
  420194:	mov	x6, x24
  420198:	mov	w1, #0x0                   	// #0
  42019c:	cmp	w0, #0x2a
  4201a0:	b.eq	4201fc <ferror@plt+0x1c26c>  // b.none
  4201a4:	cmp	w0, #0x3f
  4201a8:	b.ne	4202cc <ferror@plt+0x1c33c>  // b.any
  4201ac:	ldrb	w0, [x6]
  4201b0:	cbz	w0, 4201d0 <ferror@plt+0x1c240>
  4201b4:	and	x0, x0, #0xff
  4201b8:	ldrb	w0, [x26, x0]
  4201bc:	add	x6, x6, x0
  4201c0:	ldrb	w0, [x15], #1
  4201c4:	cbnz	w0, 42019c <ferror@plt+0x1c20c>
  4201c8:	ldrb	w0, [x6]
  4201cc:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  4201d0:	cbnz	w1, 41fd34 <ferror@plt+0x1bda4>
  4201d4:	ldrb	w0, [x7, #1]
  4201d8:	cbz	w0, 4202a4 <ferror@plt+0x1c314>
  4201dc:	mov	x7, x24
  4201e0:	b	41fd08 <ferror@plt+0x1bd78>
  4201e4:	ldrb	w0, [x6]
  4201e8:	and	x1, x0, #0xff
  4201ec:	cbz	w0, 41fd34 <ferror@plt+0x1bda4>
  4201f0:	ldrb	w0, [x26, x1]
  4201f4:	add	x6, x6, x0
  4201f8:	mov	x15, x10
  4201fc:	mov	x10, x15
  420200:	ldrb	w11, [x10], #1
  420204:	cmp	w11, #0x3f
  420208:	b.eq	4201e4 <ferror@plt+0x1c254>  // b.none
  42020c:	cmp	w11, #0x2a
  420210:	b.eq	4201f8 <ferror@plt+0x1c268>  // b.none
  420214:	cbz	w11, 41fd5c <ferror@plt+0x1bdcc>
  420218:	str	w28, [sp, #152]
  42021c:	b	420230 <ferror@plt+0x1c2a0>
  420220:	and	x1, x0, #0xff
  420224:	cbz	w0, 41fd34 <ferror@plt+0x1bda4>
  420228:	ldrb	w0, [x26, x1]
  42022c:	add	x6, x6, x0
  420230:	ldrb	w0, [x6]
  420234:	cmp	w11, w0
  420238:	b.ne	420220 <ferror@plt+0x1c290>  // b.any
  42023c:	ldrb	w0, [x10]
  420240:	add	x23, x6, #0x1
  420244:	add	x20, x15, #0x2
  420248:	cbz	w0, 4205c4 <ferror@plt+0x1c634>
  42024c:	mov	x13, x23
  420250:	mov	x28, x3
  420254:	mov	w1, #0x0                   	// #0
  420258:	cmp	w0, #0x2a
  42025c:	b.eq	41f878 <ferror@plt+0x1b8e8>  // b.none
  420260:	cmp	w0, #0x3f
  420264:	b.ne	4202f4 <ferror@plt+0x1c364>  // b.any
  420268:	ldrb	w0, [x13]
  42026c:	cbz	w0, 420594 <ferror@plt+0x1c604>
  420270:	and	x0, x0, #0xff
  420274:	ldrb	w0, [x26, x0]
  420278:	add	x13, x13, x0
  42027c:	ldrb	w0, [x20], #1
  420280:	cbnz	w0, 420258 <ferror@plt+0x1c2c8>
  420284:	ldrb	w0, [x13]
  420288:	mov	x3, x28
  42028c:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  420290:	cbnz	w1, 41fd34 <ferror@plt+0x1bda4>
  420294:	ldrb	w0, [x6, #1]
  420298:	cbz	w0, 4202b8 <ferror@plt+0x1c328>
  42029c:	mov	x6, x23
  4202a0:	b	420230 <ferror@plt+0x1c2a0>
  4202a4:	ldr	w6, [sp, #144]
  4202a8:	mov	x7, x24
  4202ac:	mov	x12, x8
  4202b0:	mov	w1, #0x1                   	// #1
  4202b4:	b	41fcac <ferror@plt+0x1bd1c>
  4202b8:	ldr	w28, [sp, #152]
  4202bc:	mov	x6, x23
  4202c0:	mov	x15, x10
  4202c4:	mov	w1, #0x1                   	// #1
  4202c8:	b	4201c0 <ferror@plt+0x1c230>
  4202cc:	ldrb	w2, [x6]
  4202d0:	cmp	w2, w0
  4202d4:	b.ne	4201d0 <ferror@plt+0x1c240>  // b.any
  4202d8:	add	x6, x6, #0x1
  4202dc:	b	4201c0 <ferror@plt+0x1c230>
  4202e0:	ldrb	w2, [x9]
  4202e4:	cmp	w2, w0
  4202e8:	b.ne	41fec8 <ferror@plt+0x1bf38>  // b.any
  4202ec:	add	x9, x9, #0x1
  4202f0:	b	41feb8 <ferror@plt+0x1bf28>
  4202f4:	ldrb	w2, [x13]
  4202f8:	cmp	w2, w0
  4202fc:	b.ne	420594 <ferror@plt+0x1c604>  // b.any
  420300:	add	x13, x13, #0x1
  420304:	b	42027c <ferror@plt+0x1c2ec>
  420308:	ldrb	w2, [x14]
  42030c:	cmp	w2, w0
  420310:	b.ne	42059c <ferror@plt+0x1c60c>  // b.any
  420314:	add	x14, x14, #0x1
  420318:	b	41ff88 <ferror@plt+0x1bff8>
  42031c:	ldp	x23, x24, [sp, #48]
  420320:	ldp	x25, x26, [sp, #64]
  420324:	ldp	x27, x28, [sp, #80]
  420328:	b	41f6e8 <ferror@plt+0x1b758>
  42032c:	stp	x21, x22, [sp, #32]
  420330:	add	x3, x13, #0x1
  420334:	add	x22, x20, #0x2
  420338:	ldrb	w0, [x14]
  42033c:	cbz	w0, 420628 <ferror@plt+0x1c698>
  420340:	mov	x1, x20
  420344:	mov	x19, x3
  420348:	mov	x20, x3
  42034c:	mov	x3, x1
  420350:	mov	w2, #0x0                   	// #0
  420354:	cmp	w0, #0x2a
  420358:	b.eq	4203c0 <ferror@plt+0x1c430>  // b.none
  42035c:	cmp	w0, #0x3f
  420360:	b.ne	42042c <ferror@plt+0x1c49c>  // b.any
  420364:	ldrb	w0, [x19]
  420368:	cbz	w0, 4205b4 <ferror@plt+0x1c624>
  42036c:	and	x0, x0, #0xff
  420370:	ldrb	w0, [x26, x0]
  420374:	add	x19, x19, x0
  420378:	ldrb	w0, [x22], #1
  42037c:	cbnz	w0, 420354 <ferror@plt+0x1c3c4>
  420380:	mov	x0, x3
  420384:	mov	x3, x20
  420388:	mov	x20, x0
  42038c:	ldrb	w0, [x19]
  420390:	cbz	w0, 420630 <ferror@plt+0x1c6a0>
  420394:	cbnz	w2, 420500 <ferror@plt+0x1c570>
  420398:	ldrb	w0, [x13, #1]
  42039c:	cbz	w0, 4205d4 <ferror@plt+0x1c644>
  4203a0:	mov	x13, x3
  4203a4:	ldp	x21, x22, [sp, #32]
  4203a8:	b	41f894 <ferror@plt+0x1b904>
  4203ac:	ldrb	w0, [x19]
  4203b0:	and	x1, x0, #0xff
  4203b4:	cbz	w0, 420500 <ferror@plt+0x1c570>
  4203b8:	ldrb	w0, [x26, x1]
  4203bc:	add	x19, x19, x0
  4203c0:	ldrb	w21, [x22], #1
  4203c4:	cmp	w21, #0x3f
  4203c8:	b.eq	4203ac <ferror@plt+0x1c41c>  // b.none
  4203cc:	cmp	w21, #0x2a
  4203d0:	b.eq	4203c0 <ferror@plt+0x1c430>  // b.none
  4203d4:	cbz	w21, 420630 <ferror@plt+0x1c6a0>
  4203d8:	stp	x5, x4, [sp, #160]
  4203dc:	mov	x4, x28
  4203e0:	mov	x28, x3
  4203e4:	str	wzr, [sp, #188]
  4203e8:	ldrb	w0, [x19]
  4203ec:	cmp	w0, w21
  4203f0:	b.ne	42040c <ferror@plt+0x1c47c>  // b.any
  4203f4:	b	420454 <ferror@plt+0x1c4c4>
  4203f8:	ldrb	w0, [x26, x1]
  4203fc:	add	x19, x19, x0
  420400:	ldrb	w0, [x19]
  420404:	cmp	w21, w0
  420408:	b.eq	420454 <ferror@plt+0x1c4c4>  // b.none
  42040c:	and	x1, x0, #0xff
  420410:	cbnz	w0, 4203f8 <ferror@plt+0x1c468>
  420414:	mov	x3, x4
  420418:	mov	w19, #0x0                   	// #0
  42041c:	ldp	x21, x22, [sp, #32]
  420420:	ldp	x23, x24, [sp, #48]
  420424:	ldp	x25, x26, [sp, #64]
  420428:	b	41f760 <ferror@plt+0x1b7d0>
  42042c:	ldrb	w1, [x19]
  420430:	cmp	w1, w0
  420434:	b.ne	4205b4 <ferror@plt+0x1c624>  // b.any
  420438:	add	x19, x19, #0x1
  42043c:	b	420378 <ferror@plt+0x1c3e8>
  420440:	ldrb	w1, [x19]
  420444:	cmp	w1, w0
  420448:	b.ne	4205a4 <ferror@plt+0x1c614>  // b.any
  42044c:	add	x19, x19, #0x1
  420450:	b	420054 <ferror@plt+0x1c0c4>
  420454:	add	x5, x19, #0x1
  420458:	add	x2, sp, #0xbc
  42045c:	mov	x1, x5
  420460:	mov	x0, x22
  420464:	bl	41dad8 <ferror@plt+0x19b48>
  420468:	cbnz	w0, 420688 <ferror@plt+0x1c6f8>
  42046c:	ldr	w0, [sp, #188]
  420470:	cbnz	w0, 420414 <ferror@plt+0x1c484>
  420474:	ldrb	w0, [x19, #1]
  420478:	cbz	w0, 420670 <ferror@plt+0x1c6e0>
  42047c:	mov	x19, x5
  420480:	b	4203e4 <ferror@plt+0x1c454>
  420484:	add	x5, x19, #0x1
  420488:	add	x2, sp, #0xbc
  42048c:	mov	x1, x5
  420490:	mov	x0, x4
  420494:	bl	41dad8 <ferror@plt+0x19b48>
  420498:	cbnz	w0, 420658 <ferror@plt+0x1c6c8>
  42049c:	ldr	w0, [sp, #188]
  4204a0:	cbnz	w0, 4200f0 <ferror@plt+0x1c160>
  4204a4:	ldrb	w0, [x19, #1]
  4204a8:	cbz	w0, 420640 <ferror@plt+0x1c6b0>
  4204ac:	mov	x19, x5
  4204b0:	b	4200c4 <ferror@plt+0x1c134>
  4204b4:	mov	x0, x25
  4204b8:	mov	w25, w28
  4204bc:	mov	x28, x0
  4204c0:	ldr	x24, [sp, #120]
  4204c4:	b	41fc00 <ferror@plt+0x1bc70>
  4204c8:	ldr	w3, [sp, #112]
  4204cc:	b	41facc <ferror@plt+0x1bb3c>
  4204d0:	mov	x4, x27
  4204d4:	mov	x19, x26
  4204d8:	ldp	x25, x26, [sp, #64]
  4204dc:	ldp	x27, x28, [sp, #80]
  4204e0:	ldr	x3, [sp, #120]
  4204e4:	b	41f80c <ferror@plt+0x1b87c>
  4204e8:	mov	x28, x24
  4204ec:	ldp	x23, x24, [sp, #48]
  4204f0:	ldp	x25, x26, [sp, #64]
  4204f4:	ldr	x4, [sp, #104]
  4204f8:	ldr	x27, [sp, #128]
  4204fc:	b	41f74c <ferror@plt+0x1b7bc>
  420500:	mov	x3, x28
  420504:	mov	w19, #0x0                   	// #0
  420508:	ldp	x21, x22, [sp, #32]
  42050c:	ldp	x23, x24, [sp, #48]
  420510:	ldp	x25, x26, [sp, #64]
  420514:	b	41f760 <ferror@plt+0x1b7d0>
  420518:	ldp	x21, x22, [sp, #32]
  42051c:	ldp	x23, x24, [sp, #48]
  420520:	ldp	x25, x26, [sp, #64]
  420524:	ldp	x27, x28, [sp, #80]
  420528:	b	41f6e8 <ferror@plt+0x1b758>
  42052c:	ldrb	w0, [x4, #1]
  420530:	cbz	w0, 42014c <ferror@plt+0x1c1bc>
  420534:	mov	x4, x25
  420538:	b	41fb24 <ferror@plt+0x1bb94>
  42053c:	ldrb	w0, [x4, #1]
  420540:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  420544:	mov	x4, x25
  420548:	b	41fc64 <ferror@plt+0x1bcd4>
  42054c:	ldrb	w0, [x7, #1]
  420550:	cbz	w0, 42014c <ferror@plt+0x1c1bc>
  420554:	mov	x7, x26
  420558:	b	41fe70 <ferror@plt+0x1bee0>
  42055c:	mov	x4, x5
  420560:	mov	x9, x24
  420564:	mov	x5, x7
  420568:	mov	x18, x11
  42056c:	mov	x7, x13
  420570:	mov	w1, #0x1                   	// #1
  420574:	mov	x13, x3
  420578:	ldp	x23, x24, [sp, #48]
  42057c:	ldr	x3, [sp, #144]
  420580:	b	41feb8 <ferror@plt+0x1bf28>
  420584:	ldrb	w0, [x7, #1]
  420588:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  42058c:	mov	x7, x24
  420590:	b	41fd08 <ferror@plt+0x1bd78>
  420594:	mov	x3, x28
  420598:	b	420290 <ferror@plt+0x1c300>
  42059c:	mov	x3, x23
  4205a0:	b	41ff9c <ferror@plt+0x1c00c>
  4205a4:	mov	x0, x3
  4205a8:	mov	x3, x20
  4205ac:	mov	x20, x0
  4205b0:	b	420070 <ferror@plt+0x1c0e0>
  4205b4:	mov	x0, x3
  4205b8:	mov	x3, x20
  4205bc:	mov	x20, x0
  4205c0:	b	420394 <ferror@plt+0x1c404>
  4205c4:	ldrb	w0, [x6, #1]
  4205c8:	cbz	w0, 41fd5c <ferror@plt+0x1bdcc>
  4205cc:	mov	x6, x23
  4205d0:	b	420230 <ferror@plt+0x1c2a0>
  4205d4:	mov	x13, x3
  4205d8:	mov	x20, x14
  4205dc:	mov	w1, #0x1                   	// #1
  4205e0:	ldp	x21, x22, [sp, #32]
  4205e4:	b	42027c <ferror@plt+0x1c2ec>
  4205e8:	mov	x14, x3
  4205ec:	mov	x20, x4
  4205f0:	mov	w1, #0x1                   	// #1
  4205f4:	ldp	x21, x22, [sp, #32]
  4205f8:	b	41ff88 <ferror@plt+0x1bff8>
  4205fc:	ldrb	w0, [x14, #1]
  420600:	cbnz	w0, 42007c <ferror@plt+0x1c0ec>
  420604:	mov	w19, #0x1                   	// #1
  420608:	ldp	x21, x22, [sp, #32]
  42060c:	ldp	x23, x24, [sp, #48]
  420610:	ldp	x25, x26, [sp, #64]
  420614:	ldp	x27, x28, [sp, #80]
  420618:	b	41f6ec <ferror@plt+0x1b75c>
  42061c:	mov	x3, x28
  420620:	ldp	x23, x24, [sp, #48]
  420624:	b	41fd60 <ferror@plt+0x1bdd0>
  420628:	ldrb	w0, [x13, #1]
  42062c:	cbnz	w0, 4203a0 <ferror@plt+0x1c410>
  420630:	mov	x3, x28
  420634:	ldp	x21, x22, [sp, #32]
  420638:	ldp	x23, x24, [sp, #48]
  42063c:	b	41fd60 <ferror@plt+0x1bdd0>
  420640:	mov	x3, x22
  420644:	mov	x19, x5
  420648:	mov	x22, x4
  42064c:	mov	w2, #0x1                   	// #1
  420650:	ldp	x5, x4, [sp, #152]
  420654:	b	420054 <ferror@plt+0x1c0c4>
  420658:	mov	w19, #0x1                   	// #1
  42065c:	ldp	x21, x22, [sp, #32]
  420660:	ldp	x23, x24, [sp, #48]
  420664:	ldp	x25, x26, [sp, #64]
  420668:	ldp	x27, x28, [sp, #80]
  42066c:	b	41f6ec <ferror@plt+0x1b75c>
  420670:	mov	x3, x28
  420674:	mov	x19, x5
  420678:	mov	x28, x4
  42067c:	mov	w2, #0x1                   	// #1
  420680:	ldp	x5, x4, [sp, #160]
  420684:	b	420378 <ferror@plt+0x1c3e8>
  420688:	mov	x3, x4
  42068c:	mov	w19, #0x1                   	// #1
  420690:	ldp	x21, x22, [sp, #32]
  420694:	ldp	x23, x24, [sp, #48]
  420698:	ldp	x25, x26, [sp, #64]
  42069c:	b	41f760 <ferror@plt+0x1b7d0>
  4206a0:	stp	x29, x30, [sp, #-192]!
  4206a4:	mov	x29, sp
  4206a8:	stp	x19, x20, [sp, #16]
  4206ac:	cbz	x0, 4207ec <ferror@plt+0x1c85c>
  4206b0:	stp	x27, x28, [sp, #80]
  4206b4:	mov	x27, x1
  4206b8:	cbz	x1, 420820 <ferror@plt+0x1c890>
  4206bc:	bl	41f2c0 <ferror@plt+0x1b330>
  4206c0:	mov	x28, x0
  4206c4:	mov	x0, x27
  4206c8:	bl	4034d0 <strlen@plt>
  4206cc:	cbz	x28, 420858 <ferror@plt+0x1c8c8>
  4206d0:	ldr	w1, [x28, #8]
  4206d4:	cmp	w0, w1
  4206d8:	b.cc	420734 <ferror@plt+0x1c7a4>  // b.lo, b.ul, b.last
  4206dc:	ldr	w1, [x28, #12]
  4206e0:	cmp	w0, w1
  4206e4:	b.hi	4208b8 <ferror@plt+0x1c928>  // b.pmore
  4206e8:	ldr	w1, [x28]
  4206ec:	cmp	w1, #0x2
  4206f0:	b.eq	420954 <ferror@plt+0x1c9c4>  // b.none
  4206f4:	b.ls	420760 <ferror@plt+0x1c7d0>  // b.plast
  4206f8:	cmp	w1, #0x3
  4206fc:	b.eq	420928 <ferror@plt+0x1c998>  // b.none
  420700:	cmp	w1, #0x4
  420704:	b.ne	420e2c <ferror@plt+0x1ce9c>  // b.any
  420708:	ldr	w1, [x28, #4]
  42070c:	mov	w19, #0x0                   	// #0
  420710:	ldr	x20, [x28, #16]
  420714:	cmp	w0, w1
  420718:	b.ne	42073c <ferror@plt+0x1c7ac>  // b.any
  42071c:	mov	x1, x27
  420720:	mov	x0, x20
  420724:	bl	403ad0 <strcmp@plt>
  420728:	cmp	w0, #0x0
  42072c:	cset	w19, eq  // eq = none
  420730:	b	42073c <ferror@plt+0x1c7ac>
  420734:	ldr	x20, [x28, #16]
  420738:	mov	w19, #0x0                   	// #0
  42073c:	mov	x0, x20
  420740:	bl	417d40 <ferror@plt+0x13db0>
  420744:	mov	x0, x28
  420748:	bl	417d40 <ferror@plt+0x13db0>
  42074c:	mov	w0, w19
  420750:	ldp	x19, x20, [sp, #16]
  420754:	ldp	x27, x28, [sp, #80]
  420758:	ldp	x29, x30, [sp], #192
  42075c:	ret
  420760:	cbz	w1, 4208c4 <ferror@plt+0x1c934>
  420764:	mov	w1, w0
  420768:	mov	x0, x27
  42076c:	stp	x25, x26, [sp, #64]
  420770:	bl	437678 <ferror@plt+0x336e8>
  420774:	mov	x3, x0
  420778:	ldr	x26, [x28, #16]
  42077c:	mov	x27, x0
  420780:	ldrb	w0, [x26], #1
  420784:	cbz	w0, 4207c8 <ferror@plt+0x1c838>
  420788:	str	x28, [sp, #96]
  42078c:	mov	x28, x3
  420790:	cmp	w0, #0x2a
  420794:	b.eq	4209b0 <ferror@plt+0x1ca20>  // b.none
  420798:	cmp	w0, #0x3f
  42079c:	b.eq	420988 <ferror@plt+0x1c9f8>  // b.none
  4207a0:	ldrb	w1, [x27]
  4207a4:	cmp	w1, w0
  4207a8:	b.ne	420a38 <ferror@plt+0x1caa8>  // b.any
  4207ac:	mov	x4, x26
  4207b0:	add	x27, x27, #0x1
  4207b4:	add	x26, x26, #0x1
  4207b8:	ldrb	w0, [x4]
  4207bc:	cbnz	w0, 420790 <ferror@plt+0x1c800>
  4207c0:	mov	x3, x28
  4207c4:	ldr	x28, [sp, #96]
  4207c8:	ldrb	w0, [x27]
  4207cc:	cmp	w0, #0x0
  4207d0:	cset	w19, eq  // eq = none
  4207d4:	nop
  4207d8:	mov	x0, x3
  4207dc:	bl	417d40 <ferror@plt+0x13db0>
  4207e0:	ldr	x20, [x28, #16]
  4207e4:	ldp	x25, x26, [sp, #64]
  4207e8:	b	42073c <ferror@plt+0x1c7ac>
  4207ec:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4207f0:	add	x1, x1, #0xcb8
  4207f4:	add	x1, x1, #0x70
  4207f8:	mov	w19, #0x0                   	// #0
  4207fc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  420800:	adrp	x0, 44d000 <ferror@plt+0x49070>
  420804:	add	x2, x2, #0x320
  420808:	add	x0, x0, #0xf78
  42080c:	bl	419d28 <ferror@plt+0x15d98>
  420810:	mov	w0, w19
  420814:	ldp	x19, x20, [sp, #16]
  420818:	ldp	x29, x30, [sp], #192
  42081c:	ret
  420820:	adrp	x1, 450000 <ferror@plt+0x4c070>
  420824:	add	x1, x1, #0xcb8
  420828:	add	x1, x1, #0x70
  42082c:	mov	w19, #0x0                   	// #0
  420830:	adrp	x2, 450000 <ferror@plt+0x4c070>
  420834:	adrp	x0, 44d000 <ferror@plt+0x49070>
  420838:	add	x2, x2, #0xc58
  42083c:	add	x0, x0, #0xf78
  420840:	bl	419d28 <ferror@plt+0x15d98>
  420844:	mov	w0, w19
  420848:	ldp	x19, x20, [sp, #16]
  42084c:	ldp	x27, x28, [sp, #80]
  420850:	ldp	x29, x30, [sp], #192
  420854:	ret
  420858:	adrp	x20, 450000 <ferror@plt+0x4c070>
  42085c:	adrp	x19, 44d000 <ferror@plt+0x49070>
  420860:	add	x20, x20, #0xcb8
  420864:	add	x19, x19, #0xf78
  420868:	stp	x21, x22, [sp, #32]
  42086c:	adrp	x21, 450000 <ferror@plt+0x4c070>
  420870:	add	x21, x21, #0xc48
  420874:	mov	x2, x21
  420878:	mov	x1, x20
  42087c:	mov	x0, x19
  420880:	bl	419d28 <ferror@plt+0x15d98>
  420884:	mov	x2, x21
  420888:	add	x1, x20, #0x28
  42088c:	mov	x0, x19
  420890:	mov	w19, #0x0                   	// #0
  420894:	bl	419d28 <ferror@plt+0x15d98>
  420898:	mov	w0, w19
  42089c:	ldp	x19, x20, [sp, #16]
  4208a0:	ldp	x21, x22, [sp, #32]
  4208a4:	ldp	x27, x28, [sp, #80]
  4208a8:	ldp	x29, x30, [sp], #192
  4208ac:	ret
  4208b0:	mov	x28, x3
  4208b4:	nop
  4208b8:	mov	w19, #0x0                   	// #0
  4208bc:	ldr	x20, [x28, #16]
  4208c0:	b	42073c <ferror@plt+0x1c7ac>
  4208c4:	ldr	x20, [x28, #16]
  4208c8:	mov	x3, x20
  4208cc:	ldrb	w0, [x3], #1
  4208d0:	cbz	w0, 420918 <ferror@plt+0x1c988>
  4208d4:	mov	x1, x3
  4208d8:	mov	x3, x28
  4208dc:	mov	x28, x1
  4208e0:	cmp	w0, #0x2a
  4208e4:	b.eq	420a70 <ferror@plt+0x1cae0>  // b.none
  4208e8:	cmp	w0, #0x3f
  4208ec:	b.eq	420a48 <ferror@plt+0x1cab8>  // b.none
  4208f0:	ldrb	w1, [x27]
  4208f4:	cmp	w1, w0
  4208f8:	b.ne	4208b0 <ferror@plt+0x1c920>  // b.any
  4208fc:	mov	x4, x28
  420900:	add	x27, x27, #0x1
  420904:	add	x28, x28, #0x1
  420908:	ldrb	w0, [x4]
  42090c:	cbnz	w0, 4208e0 <ferror@plt+0x1c950>
  420910:	ldr	x20, [x3, #16]
  420914:	mov	x28, x3
  420918:	ldrb	w0, [x27]
  42091c:	cmp	w0, #0x0
  420920:	cset	w19, eq  // eq = none
  420924:	b	42073c <ferror@plt+0x1c7ac>
  420928:	ldr	w1, [x28, #4]
  42092c:	mov	w19, #0x1                   	// #1
  420930:	ldr	x20, [x28, #16]
  420934:	cbz	w1, 42073c <ferror@plt+0x1c7ac>
  420938:	sub	w1, w0, w1
  42093c:	mov	x0, x20
  420940:	add	x1, x27, x1
  420944:	bl	403ad0 <strcmp@plt>
  420948:	cmp	w0, #0x0
  42094c:	cset	w19, eq  // eq = none
  420950:	b	42073c <ferror@plt+0x1c7ac>
  420954:	ldr	w2, [x28, #4]
  420958:	ldr	x20, [x28, #16]
  42095c:	cmp	w0, w2
  420960:	b.eq	42071c <ferror@plt+0x1c78c>  // b.none
  420964:	mov	w19, #0x1                   	// #1
  420968:	cbz	w2, 42073c <ferror@plt+0x1c7ac>
  42096c:	mov	w2, w2
  420970:	mov	x1, x27
  420974:	mov	x0, x20
  420978:	bl	403830 <strncmp@plt>
  42097c:	cmp	w0, #0x0
  420980:	cset	w19, eq  // eq = none
  420984:	b	42073c <ferror@plt+0x1c7ac>
  420988:	ldrb	w0, [x27]
  42098c:	cbz	w0, 420a38 <ferror@plt+0x1caa8>
  420990:	adrp	x1, 46a000 <ferror@plt+0x66070>
  420994:	and	x0, x0, #0xff
  420998:	mov	x4, x26
  42099c:	add	x26, x26, #0x1
  4209a0:	ldr	x1, [x1, #952]
  4209a4:	ldrb	w0, [x1, x0]
  4209a8:	add	x27, x27, x0
  4209ac:	b	4207b8 <ferror@plt+0x1c828>
  4209b0:	mov	x4, x26
  4209b4:	adrp	x0, 46a000 <ferror@plt+0x66070>
  4209b8:	ldr	x3, [x0, #952]
  4209bc:	ldrb	w25, [x4], #1
  4209c0:	cmp	w25, #0x3f
  4209c4:	b.eq	4209e4 <ferror@plt+0x1ca54>  // b.none
  4209c8:	cmp	w25, #0x2a
  4209cc:	b.ne	420a00 <ferror@plt+0x1ca70>  // b.any
  4209d0:	mov	x26, x4
  4209d4:	mov	x4, x26
  4209d8:	ldrb	w25, [x4], #1
  4209dc:	cmp	w25, #0x3f
  4209e0:	b.ne	4209c8 <ferror@plt+0x1ca38>  // b.any
  4209e4:	ldrb	w0, [x27]
  4209e8:	and	x1, x0, #0xff
  4209ec:	cbz	w0, 420a38 <ferror@plt+0x1caa8>
  4209f0:	ldrb	w0, [x3, x1]
  4209f4:	mov	x26, x4
  4209f8:	add	x27, x27, x0
  4209fc:	b	4209d4 <ferror@plt+0x1ca44>
  420a00:	cbz	w25, 421670 <ferror@plt+0x1d6e0>
  420a04:	stp	x4, x26, [sp, #104]
  420a08:	mov	w26, w25
  420a0c:	ldrb	w0, [x27]
  420a10:	cmp	w0, w26
  420a14:	b.ne	420a30 <ferror@plt+0x1caa0>  // b.any
  420a18:	b	420cf8 <ferror@plt+0x1cd68>
  420a1c:	ldrb	w0, [x3, x1]
  420a20:	add	x27, x27, x0
  420a24:	ldrb	w0, [x27]
  420a28:	cmp	w26, w0
  420a2c:	b.eq	420cf8 <ferror@plt+0x1cd68>  // b.none
  420a30:	and	x1, x0, #0xff
  420a34:	cbnz	w0, 420a1c <ferror@plt+0x1ca8c>
  420a38:	mov	x3, x28
  420a3c:	mov	w19, #0x0                   	// #0
  420a40:	ldr	x28, [sp, #96]
  420a44:	b	4207d8 <ferror@plt+0x1c848>
  420a48:	ldrb	w0, [x27]
  420a4c:	cbz	w0, 4208b0 <ferror@plt+0x1c920>
  420a50:	adrp	x1, 46a000 <ferror@plt+0x66070>
  420a54:	and	x0, x0, #0xff
  420a58:	mov	x4, x28
  420a5c:	add	x28, x28, #0x1
  420a60:	ldr	x1, [x1, #952]
  420a64:	ldrb	w0, [x1, x0]
  420a68:	add	x27, x27, x0
  420a6c:	b	420908 <ferror@plt+0x1c978>
  420a70:	mov	x4, x28
  420a74:	stp	x25, x26, [sp, #64]
  420a78:	adrp	x0, 46a000 <ferror@plt+0x66070>
  420a7c:	ldrb	w5, [x4], #1
  420a80:	ldr	x26, [x0, #952]
  420a84:	cmp	w5, #0x3f
  420a88:	b.eq	420aac <ferror@plt+0x1cb1c>  // b.none
  420a8c:	nop
  420a90:	cmp	w5, #0x2a
  420a94:	b.ne	420ac8 <ferror@plt+0x1cb38>  // b.any
  420a98:	mov	x28, x4
  420a9c:	mov	x4, x28
  420aa0:	ldrb	w5, [x4], #1
  420aa4:	cmp	w5, #0x3f
  420aa8:	b.ne	420a90 <ferror@plt+0x1cb00>  // b.any
  420aac:	ldrb	w0, [x27]
  420ab0:	and	x1, x0, #0xff
  420ab4:	cbz	w0, 420ce4 <ferror@plt+0x1cd54>
  420ab8:	ldrb	w0, [x26, x1]
  420abc:	mov	x28, x4
  420ac0:	add	x27, x27, x0
  420ac4:	b	420a9c <ferror@plt+0x1cb0c>
  420ac8:	cbz	w5, 421680 <ferror@plt+0x1d6f0>
  420acc:	mov	w25, w5
  420ad0:	stp	x4, x28, [sp, #96]
  420ad4:	b	420ae8 <ferror@plt+0x1cb58>
  420ad8:	and	x1, x0, #0xff
  420adc:	cbz	w0, 420ce4 <ferror@plt+0x1cd54>
  420ae0:	ldrb	w0, [x26, x1]
  420ae4:	add	x27, x27, x0
  420ae8:	ldrb	w0, [x27]
  420aec:	cmp	w25, w0
  420af0:	b.ne	420ad8 <ferror@plt+0x1cb48>  // b.any
  420af4:	ldp	x0, x1, [sp, #96]
  420af8:	stp	x23, x24, [sp, #48]
  420afc:	add	x24, x27, #0x1
  420b00:	ldrb	w0, [x0]
  420b04:	add	x28, x1, #0x2
  420b08:	str	x28, [sp, #120]
  420b0c:	cbz	w0, 420cc4 <ferror@plt+0x1cd34>
  420b10:	mov	x4, x24
  420b14:	str	x27, [sp, #112]
  420b18:	mov	w27, w25
  420b1c:	mov	x25, x24
  420b20:	mov	w1, #0x0                   	// #0
  420b24:	cmp	w0, #0x2a
  420b28:	b.eq	420b94 <ferror@plt+0x1cc04>  // b.none
  420b2c:	cmp	w0, #0x3f
  420b30:	b.ne	420e04 <ferror@plt+0x1ce74>  // b.any
  420b34:	ldrb	w0, [x4]
  420b38:	cbz	w0, 421620 <ferror@plt+0x1d690>
  420b3c:	and	x0, x0, #0xff
  420b40:	ldrb	w0, [x26, x0]
  420b44:	add	x4, x4, x0
  420b48:	ldrb	w0, [x28], #1
  420b4c:	cbnz	w0, 420b24 <ferror@plt+0x1cb94>
  420b50:	ldrb	w0, [x4]
  420b54:	mov	x24, x25
  420b58:	mov	w25, w27
  420b5c:	ldr	x27, [sp, #112]
  420b60:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  420b64:	cbnz	w1, 420c98 <ferror@plt+0x1cd08>
  420b68:	ldrb	w0, [x27, #1]
  420b6c:	cbz	w0, 421658 <ferror@plt+0x1d6c8>
  420b70:	mov	x27, x24
  420b74:	ldp	x23, x24, [sp, #48]
  420b78:	b	420ae8 <ferror@plt+0x1cb58>
  420b7c:	ldrb	w0, [x4]
  420b80:	and	x1, x0, #0xff
  420b84:	cbz	w0, 420c98 <ferror@plt+0x1cd08>
  420b88:	ldrb	w0, [x26, x1]
  420b8c:	add	x4, x4, x0
  420b90:	mov	x28, x5
  420b94:	mov	x5, x28
  420b98:	ldrb	w6, [x5], #1
  420b9c:	cmp	w6, #0x3f
  420ba0:	b.eq	420b7c <ferror@plt+0x1cbec>  // b.none
  420ba4:	cmp	w6, #0x2a
  420ba8:	b.eq	420b90 <ferror@plt+0x1cc00>  // b.none
  420bac:	cbz	w6, 420ccc <ferror@plt+0x1cd3c>
  420bb0:	str	x25, [sp, #128]
  420bb4:	b	420bc8 <ferror@plt+0x1cc38>
  420bb8:	and	x1, x0, #0xff
  420bbc:	cbz	w0, 420c98 <ferror@plt+0x1cd08>
  420bc0:	ldrb	w0, [x26, x1]
  420bc4:	add	x4, x4, x0
  420bc8:	ldrb	w0, [x4]
  420bcc:	cmp	w6, w0
  420bd0:	b.ne	420bb8 <ferror@plt+0x1cc28>  // b.any
  420bd4:	ldrb	w0, [x5]
  420bd8:	add	x25, x4, #0x1
  420bdc:	add	x12, x28, #0x2
  420be0:	cbz	w0, 4216ac <ferror@plt+0x1d71c>
  420be4:	mov	x7, x25
  420be8:	mov	w1, #0x0                   	// #0
  420bec:	cmp	w0, #0x2a
  420bf0:	b.eq	420c4c <ferror@plt+0x1ccbc>  // b.none
  420bf4:	cmp	w0, #0x3f
  420bf8:	b.ne	420f5c <ferror@plt+0x1cfcc>  // b.any
  420bfc:	ldrb	w0, [x7]
  420c00:	cbz	w0, 420c20 <ferror@plt+0x1cc90>
  420c04:	and	x0, x0, #0xff
  420c08:	ldrb	w0, [x26, x0]
  420c0c:	add	x7, x7, x0
  420c10:	ldrb	w0, [x12], #1
  420c14:	cbnz	w0, 420bec <ferror@plt+0x1cc5c>
  420c18:	ldrb	w0, [x7]
  420c1c:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  420c20:	cbnz	w1, 420c98 <ferror@plt+0x1cd08>
  420c24:	ldrb	w0, [x4, #1]
  420c28:	cbz	w0, 420cb0 <ferror@plt+0x1cd20>
  420c2c:	mov	x4, x25
  420c30:	b	420bc8 <ferror@plt+0x1cc38>
  420c34:	ldrb	w0, [x7]
  420c38:	and	x1, x0, #0xff
  420c3c:	cbz	w0, 420c98 <ferror@plt+0x1cd08>
  420c40:	ldrb	w0, [x26, x1]
  420c44:	add	x7, x7, x0
  420c48:	mov	x12, x8
  420c4c:	mov	x8, x12
  420c50:	ldrb	w9, [x8], #1
  420c54:	cmp	w9, #0x3f
  420c58:	b.eq	420c34 <ferror@plt+0x1cca4>  // b.none
  420c5c:	cmp	w9, #0x2a
  420c60:	b.eq	420c48 <ferror@plt+0x1ccb8>  // b.none
  420c64:	cbz	w9, 420ccc <ferror@plt+0x1cd3c>
  420c68:	str	w6, [sp, #136]
  420c6c:	ldrb	w0, [x7]
  420c70:	cmp	w0, w9
  420c74:	b.ne	420c90 <ferror@plt+0x1cd00>  // b.any
  420c78:	b	421080 <ferror@plt+0x1d0f0>
  420c7c:	ldrb	w0, [x26, x1]
  420c80:	add	x7, x7, x0
  420c84:	ldrb	w0, [x7]
  420c88:	cmp	w9, w0
  420c8c:	b.eq	421080 <ferror@plt+0x1d0f0>  // b.none
  420c90:	and	x1, x0, #0xff
  420c94:	cbnz	w0, 420c7c <ferror@plt+0x1ccec>
  420c98:	mov	x28, x3
  420c9c:	mov	w19, #0x0                   	// #0
  420ca0:	ldr	x20, [x3, #16]
  420ca4:	ldp	x23, x24, [sp, #48]
  420ca8:	ldp	x25, x26, [sp, #64]
  420cac:	b	42073c <ferror@plt+0x1c7ac>
  420cb0:	mov	x4, x25
  420cb4:	mov	x28, x5
  420cb8:	mov	w1, #0x1                   	// #1
  420cbc:	ldr	x25, [sp, #128]
  420cc0:	b	420b48 <ferror@plt+0x1cbb8>
  420cc4:	ldrb	w0, [x27, #1]
  420cc8:	cbnz	w0, 420b70 <ferror@plt+0x1cbe0>
  420ccc:	mov	x28, x3
  420cd0:	mov	w19, #0x1                   	// #1
  420cd4:	ldr	x20, [x3, #16]
  420cd8:	ldp	x23, x24, [sp, #48]
  420cdc:	ldp	x25, x26, [sp, #64]
  420ce0:	b	42073c <ferror@plt+0x1c7ac>
  420ce4:	mov	x28, x3
  420ce8:	mov	w19, #0x0                   	// #0
  420cec:	ldr	x20, [x3, #16]
  420cf0:	ldp	x25, x26, [sp, #64]
  420cf4:	b	42073c <ferror@plt+0x1c7ac>
  420cf8:	ldp	x0, x1, [sp, #104]
  420cfc:	stp	x23, x24, [sp, #48]
  420d00:	add	x24, x27, #0x1
  420d04:	ldrb	w0, [x0]
  420d08:	add	x1, x1, #0x2
  420d0c:	str	x1, [sp, #128]
  420d10:	cbz	w0, 420f40 <ferror@plt+0x1cfb0>
  420d14:	mov	x2, x27
  420d18:	mov	x4, x24
  420d1c:	mov	w27, w26
  420d20:	mov	x26, x2
  420d24:	mov	x25, x1
  420d28:	mov	w1, #0x0                   	// #0
  420d2c:	str	x24, [sp, #120]
  420d30:	cmp	w0, #0x2a
  420d34:	b.eq	420da4 <ferror@plt+0x1ce14>  // b.none
  420d38:	cmp	w0, #0x3f
  420d3c:	b.ne	420e18 <ferror@plt+0x1ce88>  // b.any
  420d40:	ldrb	w0, [x4]
  420d44:	cbz	w0, 421630 <ferror@plt+0x1d6a0>
  420d48:	and	x0, x0, #0xff
  420d4c:	ldrb	w0, [x3, x0]
  420d50:	add	x4, x4, x0
  420d54:	ldrb	w0, [x25], #1
  420d58:	cbnz	w0, 420d30 <ferror@plt+0x1cda0>
  420d5c:	mov	x0, x26
  420d60:	mov	w26, w27
  420d64:	mov	x27, x0
  420d68:	ldrb	w0, [x4]
  420d6c:	ldr	x24, [sp, #120]
  420d70:	cbz	w0, 420f48 <ferror@plt+0x1cfb8>
  420d74:	cbnz	w1, 420df0 <ferror@plt+0x1ce60>
  420d78:	ldrb	w0, [x27, #1]
  420d7c:	cbz	w0, 421644 <ferror@plt+0x1d6b4>
  420d80:	mov	x27, x24
  420d84:	ldp	x23, x24, [sp, #48]
  420d88:	b	420a0c <ferror@plt+0x1ca7c>
  420d8c:	ldrb	w0, [x4]
  420d90:	and	x1, x0, #0xff
  420d94:	cbz	w0, 420df0 <ferror@plt+0x1ce60>
  420d98:	ldrb	w0, [x3, x1]
  420d9c:	add	x4, x4, x0
  420da0:	mov	x25, x5
  420da4:	mov	x5, x25
  420da8:	ldrb	w6, [x5], #1
  420dac:	cmp	w6, #0x3f
  420db0:	b.eq	420d8c <ferror@plt+0x1cdfc>  // b.none
  420db4:	cmp	w6, #0x2a
  420db8:	b.eq	420da0 <ferror@plt+0x1ce10>  // b.none
  420dbc:	cbz	w6, 420f48 <ferror@plt+0x1cfb8>
  420dc0:	str	x26, [sp, #136]
  420dc4:	ldrb	w0, [x4]
  420dc8:	cmp	w0, w6
  420dcc:	b.ne	420de8 <ferror@plt+0x1ce58>  // b.any
  420dd0:	b	420e54 <ferror@plt+0x1cec4>
  420dd4:	ldrb	w0, [x3, x1]
  420dd8:	add	x4, x4, x0
  420ddc:	ldrb	w0, [x4]
  420de0:	cmp	w6, w0
  420de4:	b.eq	420e54 <ferror@plt+0x1cec4>  // b.none
  420de8:	and	x1, x0, #0xff
  420dec:	cbnz	w0, 420dd4 <ferror@plt+0x1ce44>
  420df0:	mov	x3, x28
  420df4:	mov	w19, #0x0                   	// #0
  420df8:	ldp	x23, x24, [sp, #48]
  420dfc:	ldr	x28, [sp, #96]
  420e00:	b	4207d8 <ferror@plt+0x1c848>
  420e04:	ldrb	w2, [x4]
  420e08:	cmp	w2, w0
  420e0c:	b.ne	421620 <ferror@plt+0x1d690>  // b.any
  420e10:	add	x4, x4, #0x1
  420e14:	b	420b48 <ferror@plt+0x1cbb8>
  420e18:	ldrb	w2, [x4]
  420e1c:	cmp	w2, w0
  420e20:	b.ne	421630 <ferror@plt+0x1d6a0>  // b.any
  420e24:	add	x4, x4, #0x1
  420e28:	b	420d54 <ferror@plt+0x1cdc4>
  420e2c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  420e30:	adrp	x1, 450000 <ferror@plt+0x4c070>
  420e34:	add	x2, x2, #0xc68
  420e38:	add	x1, x1, #0xcb8
  420e3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  420e40:	mov	w19, #0x0                   	// #0
  420e44:	add	x0, x0, #0xf78
  420e48:	bl	419d28 <ferror@plt+0x15d98>
  420e4c:	ldr	x20, [x28, #16]
  420e50:	b	42073c <ferror@plt+0x1c7ac>
  420e54:	ldrb	w0, [x5]
  420e58:	add	x26, x4, #0x1
  420e5c:	add	x12, x25, #0x2
  420e60:	cbz	w0, 42169c <ferror@plt+0x1d70c>
  420e64:	mov	x7, x26
  420e68:	mov	w1, #0x0                   	// #0
  420e6c:	cmp	w0, #0x2a
  420e70:	b.eq	420ecc <ferror@plt+0x1cf3c>  // b.none
  420e74:	cmp	w0, #0x3f
  420e78:	b.ne	420f70 <ferror@plt+0x1cfe0>  // b.any
  420e7c:	ldrb	w0, [x7]
  420e80:	cbz	w0, 420ea0 <ferror@plt+0x1cf10>
  420e84:	and	x0, x0, #0xff
  420e88:	ldrb	w0, [x3, x0]
  420e8c:	add	x7, x7, x0
  420e90:	ldrb	w0, [x12], #1
  420e94:	cbnz	w0, 420e6c <ferror@plt+0x1cedc>
  420e98:	ldrb	w0, [x7]
  420e9c:	cbz	w0, 420f48 <ferror@plt+0x1cfb8>
  420ea0:	cbnz	w1, 420df0 <ferror@plt+0x1ce60>
  420ea4:	ldrb	w0, [x4, #1]
  420ea8:	cbz	w0, 420f2c <ferror@plt+0x1cf9c>
  420eac:	mov	x4, x26
  420eb0:	b	420dc4 <ferror@plt+0x1ce34>
  420eb4:	ldrb	w0, [x7]
  420eb8:	and	x1, x0, #0xff
  420ebc:	cbz	w0, 420df0 <ferror@plt+0x1ce60>
  420ec0:	ldrb	w0, [x3, x1]
  420ec4:	add	x7, x7, x0
  420ec8:	mov	x12, x8
  420ecc:	mov	x8, x12
  420ed0:	ldrb	w9, [x8], #1
  420ed4:	cmp	w9, #0x3f
  420ed8:	b.eq	420eb4 <ferror@plt+0x1cf24>  // b.none
  420edc:	cmp	w9, #0x2a
  420ee0:	b.eq	420ec8 <ferror@plt+0x1cf38>  // b.none
  420ee4:	cbz	w9, 420f48 <ferror@plt+0x1cfb8>
  420ee8:	mov	x13, x3
  420eec:	mov	x3, x25
  420ef0:	mov	x25, x4
  420ef4:	mov	w4, w27
  420ef8:	str	w6, [sp, #148]
  420efc:	ldrb	w0, [x7]
  420f00:	cmp	w0, w9
  420f04:	b.ne	420f20 <ferror@plt+0x1cf90>  // b.any
  420f08:	b	420f84 <ferror@plt+0x1cff4>
  420f0c:	ldrb	w0, [x13, x1]
  420f10:	add	x7, x7, x0
  420f14:	ldrb	w0, [x7]
  420f18:	cmp	w9, w0
  420f1c:	b.eq	420f84 <ferror@plt+0x1cff4>  // b.none
  420f20:	and	x1, x0, #0xff
  420f24:	cbnz	w0, 420f0c <ferror@plt+0x1cf7c>
  420f28:	b	420df0 <ferror@plt+0x1ce60>
  420f2c:	mov	x4, x26
  420f30:	mov	x25, x5
  420f34:	mov	w1, #0x1                   	// #1
  420f38:	ldr	x26, [sp, #136]
  420f3c:	b	420d54 <ferror@plt+0x1cdc4>
  420f40:	ldrb	w0, [x27, #1]
  420f44:	cbnz	w0, 420d80 <ferror@plt+0x1cdf0>
  420f48:	mov	x3, x28
  420f4c:	mov	w19, #0x1                   	// #1
  420f50:	ldp	x23, x24, [sp, #48]
  420f54:	ldr	x28, [sp, #96]
  420f58:	b	4207d8 <ferror@plt+0x1c848>
  420f5c:	ldrb	w2, [x7]
  420f60:	cmp	w2, w0
  420f64:	b.ne	420c20 <ferror@plt+0x1cc90>  // b.any
  420f68:	add	x7, x7, #0x1
  420f6c:	b	420c10 <ferror@plt+0x1cc80>
  420f70:	ldrb	w2, [x7]
  420f74:	cmp	w2, w0
  420f78:	b.ne	420ea0 <ferror@plt+0x1cf10>  // b.any
  420f7c:	add	x7, x7, #0x1
  420f80:	b	420e90 <ferror@plt+0x1cf00>
  420f84:	ldrb	w0, [x8]
  420f88:	add	x24, x7, #0x1
  420f8c:	add	x18, x12, #0x2
  420f90:	cbz	w0, 421704 <ferror@plt+0x1d774>
  420f94:	mov	x6, x24
  420f98:	mov	w1, #0x0                   	// #0
  420f9c:	cmp	w0, #0x2a
  420fa0:	b.eq	420ffc <ferror@plt+0x1d06c>  // b.none
  420fa4:	cmp	w0, #0x3f
  420fa8:	b.ne	421170 <ferror@plt+0x1d1e0>  // b.any
  420fac:	ldrb	w0, [x6]
  420fb0:	cbz	w0, 420fd0 <ferror@plt+0x1d040>
  420fb4:	and	x0, x0, #0xff
  420fb8:	ldrb	w0, [x13, x0]
  420fbc:	add	x6, x6, x0
  420fc0:	ldrb	w0, [x18], #1
  420fc4:	cbnz	w0, 420f9c <ferror@plt+0x1d00c>
  420fc8:	ldrb	w0, [x6]
  420fcc:	cbz	w0, 420f48 <ferror@plt+0x1cfb8>
  420fd0:	cbnz	w1, 420df0 <ferror@plt+0x1ce60>
  420fd4:	ldrb	w0, [x7, #1]
  420fd8:	cbz	w0, 42105c <ferror@plt+0x1d0cc>
  420fdc:	mov	x7, x24
  420fe0:	b	420efc <ferror@plt+0x1cf6c>
  420fe4:	ldrb	w0, [x6]
  420fe8:	and	x1, x0, #0xff
  420fec:	cbz	w0, 420df0 <ferror@plt+0x1ce60>
  420ff0:	ldrb	w0, [x13, x1]
  420ff4:	add	x6, x6, x0
  420ff8:	mov	x18, x10
  420ffc:	mov	x10, x18
  421000:	ldrb	w11, [x10], #1
  421004:	cmp	w11, #0x3f
  421008:	b.eq	420fe4 <ferror@plt+0x1d054>  // b.none
  42100c:	cmp	w11, #0x2a
  421010:	b.eq	420ff8 <ferror@plt+0x1d068>  // b.none
  421014:	cbz	w11, 420f48 <ferror@plt+0x1cfb8>
  421018:	str	x3, [sp, #152]
  42101c:	mov	x3, x12
  421020:	mov	x12, x7
  421024:	mov	x7, x5
  421028:	mov	w5, w4
  42102c:	ldrb	w0, [x6]
  421030:	cmp	w0, w11
  421034:	b.ne	421050 <ferror@plt+0x1d0c0>  // b.any
  421038:	b	421184 <ferror@plt+0x1d1f4>
  42103c:	ldrb	w0, [x13, x1]
  421040:	add	x6, x6, x0
  421044:	ldrb	w0, [x6]
  421048:	cmp	w11, w0
  42104c:	b.eq	421184 <ferror@plt+0x1d1f4>  // b.none
  421050:	and	x1, x0, #0xff
  421054:	cbnz	w0, 42103c <ferror@plt+0x1d0ac>
  421058:	b	420df0 <ferror@plt+0x1ce60>
  42105c:	mov	w27, w4
  421060:	ldr	w6, [sp, #148]
  421064:	mov	x4, x25
  421068:	mov	x7, x24
  42106c:	mov	x25, x3
  421070:	mov	x12, x8
  421074:	mov	x3, x13
  421078:	mov	w1, #0x1                   	// #1
  42107c:	b	420e90 <ferror@plt+0x1cf00>
  421080:	ldrb	w0, [x8]
  421084:	add	x24, x7, #0x1
  421088:	add	x15, x12, #0x2
  42108c:	cbz	w0, 4216f4 <ferror@plt+0x1d764>
  421090:	mov	x6, x24
  421094:	mov	w1, #0x0                   	// #0
  421098:	cmp	w0, #0x2a
  42109c:	b.eq	4210f8 <ferror@plt+0x1d168>  // b.none
  4210a0:	cmp	w0, #0x3f
  4210a4:	b.ne	42115c <ferror@plt+0x1d1cc>  // b.any
  4210a8:	ldrb	w0, [x6]
  4210ac:	cbz	w0, 4210cc <ferror@plt+0x1d13c>
  4210b0:	and	x0, x0, #0xff
  4210b4:	ldrb	w0, [x26, x0]
  4210b8:	add	x6, x6, x0
  4210bc:	ldrb	w0, [x15], #1
  4210c0:	cbnz	w0, 421098 <ferror@plt+0x1d108>
  4210c4:	ldrb	w0, [x6]
  4210c8:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  4210cc:	cbnz	w1, 420c98 <ferror@plt+0x1cd08>
  4210d0:	ldrb	w0, [x7, #1]
  4210d4:	cbz	w0, 421148 <ferror@plt+0x1d1b8>
  4210d8:	mov	x7, x24
  4210dc:	b	420c6c <ferror@plt+0x1ccdc>
  4210e0:	ldrb	w0, [x6]
  4210e4:	and	x1, x0, #0xff
  4210e8:	cbz	w0, 420c98 <ferror@plt+0x1cd08>
  4210ec:	ldrb	w0, [x26, x1]
  4210f0:	add	x6, x6, x0
  4210f4:	mov	x15, x10
  4210f8:	mov	x10, x15
  4210fc:	ldrb	w11, [x10], #1
  421100:	cmp	w11, #0x3f
  421104:	b.eq	4210e0 <ferror@plt+0x1d150>  // b.none
  421108:	cmp	w11, #0x2a
  42110c:	b.eq	4210f4 <ferror@plt+0x1d164>  // b.none
  421110:	cbz	w11, 420ccc <ferror@plt+0x1cd3c>
  421114:	str	w27, [sp, #148]
  421118:	ldrb	w0, [x6]
  42111c:	cmp	w0, w11
  421120:	b.ne	42113c <ferror@plt+0x1d1ac>  // b.any
  421124:	b	42126c <ferror@plt+0x1d2dc>
  421128:	ldrb	w0, [x26, x1]
  42112c:	add	x6, x6, x0
  421130:	ldrb	w0, [x6]
  421134:	cmp	w11, w0
  421138:	b.eq	42126c <ferror@plt+0x1d2dc>  // b.none
  42113c:	and	x1, x0, #0xff
  421140:	cbnz	w0, 421128 <ferror@plt+0x1d198>
  421144:	b	420c98 <ferror@plt+0x1cd08>
  421148:	ldr	w6, [sp, #136]
  42114c:	mov	x7, x24
  421150:	mov	x12, x8
  421154:	mov	w1, #0x1                   	// #1
  421158:	b	420c10 <ferror@plt+0x1cc80>
  42115c:	ldrb	w2, [x6]
  421160:	cmp	w2, w0
  421164:	b.ne	4210cc <ferror@plt+0x1d13c>  // b.any
  421168:	add	x6, x6, #0x1
  42116c:	b	4210bc <ferror@plt+0x1d12c>
  421170:	ldrb	w2, [x6]
  421174:	cmp	w2, w0
  421178:	b.ne	420fd0 <ferror@plt+0x1d040>  // b.any
  42117c:	add	x6, x6, #0x1
  421180:	b	420fc0 <ferror@plt+0x1d030>
  421184:	stp	x21, x22, [sp, #32]
  421188:	add	x27, x6, #0x1
  42118c:	add	x21, x18, #0x2
  421190:	ldrb	w0, [x10]
  421194:	cbz	w0, 421778 <ferror@plt+0x1d7e8>
  421198:	mov	x14, x27
  42119c:	mov	x23, x3
  4211a0:	mov	w1, #0x0                   	// #0
  4211a4:	cmp	w0, #0x2a
  4211a8:	b.eq	42120c <ferror@plt+0x1d27c>  // b.none
  4211ac:	cmp	w0, #0x3f
  4211b0:	b.ne	421374 <ferror@plt+0x1d3e4>  // b.any
  4211b4:	ldrb	w0, [x14]
  4211b8:	cbz	w0, 4216ec <ferror@plt+0x1d75c>
  4211bc:	and	x0, x0, #0xff
  4211c0:	ldrb	w0, [x13, x0]
  4211c4:	add	x14, x14, x0
  4211c8:	ldrb	w0, [x21], #1
  4211cc:	cbnz	w0, 4211a4 <ferror@plt+0x1d214>
  4211d0:	ldrb	w0, [x14]
  4211d4:	mov	x3, x23
  4211d8:	cbz	w0, 421730 <ferror@plt+0x1d7a0>
  4211dc:	cbnz	w1, 421254 <ferror@plt+0x1d2c4>
  4211e0:	ldrb	w0, [x6, #1]
  4211e4:	cbz	w0, 4216bc <ferror@plt+0x1d72c>
  4211e8:	mov	x6, x27
  4211ec:	ldp	x21, x22, [sp, #32]
  4211f0:	b	42102c <ferror@plt+0x1d09c>
  4211f4:	ldrb	w0, [x14]
  4211f8:	and	x1, x0, #0xff
  4211fc:	cbz	w0, 421254 <ferror@plt+0x1d2c4>
  421200:	ldrb	w0, [x13, x1]
  421204:	add	x14, x14, x0
  421208:	mov	x21, x4
  42120c:	mov	x4, x21
  421210:	ldrb	w15, [x4], #1
  421214:	cmp	w15, #0x3f
  421218:	b.eq	4211f4 <ferror@plt+0x1d264>  // b.none
  42121c:	cmp	w15, #0x2a
  421220:	b.eq	421208 <ferror@plt+0x1d278>  // b.none
  421224:	cbz	w15, 421730 <ferror@plt+0x1d7a0>
  421228:	ldrb	w0, [x14]
  42122c:	cmp	w0, w15
  421230:	b.ne	42124c <ferror@plt+0x1d2bc>  // b.any
  421234:	b	42148c <ferror@plt+0x1d4fc>
  421238:	ldrb	w0, [x13, x1]
  42123c:	add	x14, x14, x0
  421240:	ldrb	w0, [x14]
  421244:	cmp	w15, w0
  421248:	b.eq	42148c <ferror@plt+0x1d4fc>  // b.none
  42124c:	and	x1, x0, #0xff
  421250:	cbnz	w0, 421238 <ferror@plt+0x1d2a8>
  421254:	mov	x3, x28
  421258:	mov	w19, #0x0                   	// #0
  42125c:	ldp	x21, x22, [sp, #32]
  421260:	ldp	x23, x24, [sp, #48]
  421264:	ldr	x28, [sp, #96]
  421268:	b	4207d8 <ferror@plt+0x1c848>
  42126c:	ldrb	w0, [x10]
  421270:	add	x23, x6, #0x1
  421274:	add	x19, x15, #0x2
  421278:	cbz	w0, 421758 <ferror@plt+0x1d7c8>
  42127c:	mov	x13, x23
  421280:	mov	x27, x3
  421284:	mov	w1, #0x0                   	// #0
  421288:	cmp	w0, #0x2a
  42128c:	b.eq	4212ec <ferror@plt+0x1d35c>  // b.none
  421290:	cmp	w0, #0x3f
  421294:	b.ne	421360 <ferror@plt+0x1d3d0>  // b.any
  421298:	ldrb	w0, [x13]
  42129c:	cbz	w0, 4216e4 <ferror@plt+0x1d754>
  4212a0:	and	x0, x0, #0xff
  4212a4:	ldrb	w0, [x26, x0]
  4212a8:	add	x13, x13, x0
  4212ac:	ldrb	w0, [x19], #1
  4212b0:	cbnz	w0, 421288 <ferror@plt+0x1d2f8>
  4212b4:	ldrb	w0, [x13]
  4212b8:	mov	x3, x27
  4212bc:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  4212c0:	cbnz	w1, 420c98 <ferror@plt+0x1cd08>
  4212c4:	ldrb	w0, [x6, #1]
  4212c8:	cbz	w0, 42134c <ferror@plt+0x1d3bc>
  4212cc:	mov	x6, x23
  4212d0:	b	421118 <ferror@plt+0x1d188>
  4212d4:	ldrb	w0, [x13]
  4212d8:	and	x1, x0, #0xff
  4212dc:	cbz	w0, 421334 <ferror@plt+0x1d3a4>
  4212e0:	ldrb	w0, [x26, x1]
  4212e4:	add	x13, x13, x0
  4212e8:	mov	x19, x14
  4212ec:	mov	x14, x19
  4212f0:	ldrb	w18, [x14], #1
  4212f4:	cmp	w18, #0x3f
  4212f8:	b.eq	4212d4 <ferror@plt+0x1d344>  // b.none
  4212fc:	cmp	w18, #0x2a
  421300:	b.eq	4212e8 <ferror@plt+0x1d358>  // b.none
  421304:	cbz	w18, 4217fc <ferror@plt+0x1d86c>
  421308:	ldrb	w0, [x13]
  42130c:	cmp	w0, w18
  421310:	b.ne	42132c <ferror@plt+0x1d39c>  // b.any
  421314:	b	421388 <ferror@plt+0x1d3f8>
  421318:	ldrb	w0, [x26, x1]
  42131c:	add	x13, x13, x0
  421320:	ldrb	w0, [x13]
  421324:	cmp	w18, w0
  421328:	b.eq	421388 <ferror@plt+0x1d3f8>  // b.none
  42132c:	and	x1, x0, #0xff
  421330:	cbnz	w0, 421318 <ferror@plt+0x1d388>
  421334:	mov	x28, x27
  421338:	mov	w19, #0x0                   	// #0
  42133c:	ldr	x20, [x27, #16]
  421340:	ldp	x23, x24, [sp, #48]
  421344:	ldp	x25, x26, [sp, #64]
  421348:	b	42073c <ferror@plt+0x1c7ac>
  42134c:	ldr	w27, [sp, #148]
  421350:	mov	x6, x23
  421354:	mov	x15, x10
  421358:	mov	w1, #0x1                   	// #1
  42135c:	b	4210bc <ferror@plt+0x1d12c>
  421360:	ldrb	w2, [x13]
  421364:	cmp	w2, w0
  421368:	b.ne	4216e4 <ferror@plt+0x1d754>  // b.any
  42136c:	add	x13, x13, #0x1
  421370:	b	4212ac <ferror@plt+0x1d31c>
  421374:	ldrb	w2, [x14]
  421378:	cmp	w2, w0
  42137c:	b.ne	4216ec <ferror@plt+0x1d75c>  // b.any
  421380:	add	x14, x14, #0x1
  421384:	b	4211c8 <ferror@plt+0x1d238>
  421388:	stp	x21, x22, [sp, #32]
  42138c:	add	x3, x13, #0x1
  421390:	add	x22, x19, #0x2
  421394:	ldrb	w0, [x14]
  421398:	cbz	w0, 421784 <ferror@plt+0x1d7f4>
  42139c:	mov	x1, x19
  4213a0:	mov	x20, x3
  4213a4:	mov	x19, x3
  4213a8:	mov	x3, x1
  4213ac:	mov	w2, #0x0                   	// #0
  4213b0:	cmp	w0, #0x2a
  4213b4:	b.eq	42141c <ferror@plt+0x1d48c>  // b.none
  4213b8:	cmp	w0, #0x3f
  4213bc:	b.ne	4215ac <ferror@plt+0x1d61c>  // b.any
  4213c0:	ldrb	w0, [x20]
  4213c4:	cbz	w0, 421748 <ferror@plt+0x1d7b8>
  4213c8:	and	x0, x0, #0xff
  4213cc:	ldrb	w0, [x26, x0]
  4213d0:	add	x20, x20, x0
  4213d4:	ldrb	w0, [x22], #1
  4213d8:	cbnz	w0, 4213b0 <ferror@plt+0x1d420>
  4213dc:	mov	x0, x3
  4213e0:	mov	x3, x19
  4213e4:	mov	x19, x0
  4213e8:	ldrb	w0, [x20]
  4213ec:	cbz	w0, 42178c <ferror@plt+0x1d7fc>
  4213f0:	cbnz	w2, 421694 <ferror@plt+0x1d704>
  4213f4:	ldrb	w0, [x13, #1]
  4213f8:	cbz	w0, 421714 <ferror@plt+0x1d784>
  4213fc:	mov	x13, x3
  421400:	ldp	x21, x22, [sp, #32]
  421404:	b	421308 <ferror@plt+0x1d378>
  421408:	ldrb	w0, [x20]
  42140c:	and	x1, x0, #0xff
  421410:	cbz	w0, 421694 <ferror@plt+0x1d704>
  421414:	ldrb	w0, [x26, x1]
  421418:	add	x20, x20, x0
  42141c:	ldrb	w21, [x22], #1
  421420:	cmp	w21, #0x3f
  421424:	b.eq	421408 <ferror@plt+0x1d478>  // b.none
  421428:	cmp	w21, #0x2a
  42142c:	b.eq	42141c <ferror@plt+0x1d48c>  // b.none
  421430:	cbz	w21, 42178c <ferror@plt+0x1d7fc>
  421434:	ldrb	w0, [x20]
  421438:	stp	x5, x4, [sp, #152]
  42143c:	mov	x4, x27
  421440:	mov	x27, x3
  421444:	str	wzr, [sp, #188]
  421448:	cmp	w21, w0
  42144c:	b.ne	421468 <ferror@plt+0x1d4d8>  // b.any
  421450:	b	4215f0 <ferror@plt+0x1d660>
  421454:	ldrb	w0, [x26, x1]
  421458:	add	x20, x20, x0
  42145c:	ldrb	w0, [x20]
  421460:	cmp	w21, w0
  421464:	b.eq	4215f0 <ferror@plt+0x1d660>  // b.none
  421468:	and	x1, x0, #0xff
  42146c:	cbnz	w0, 421454 <ferror@plt+0x1d4c4>
  421470:	mov	x28, x4
  421474:	mov	w19, #0x0                   	// #0
  421478:	ldr	x20, [x28, #16]
  42147c:	ldp	x21, x22, [sp, #32]
  421480:	ldp	x23, x24, [sp, #48]
  421484:	ldp	x25, x26, [sp, #64]
  421488:	b	42073c <ferror@plt+0x1c7ac>
  42148c:	ldrb	w0, [x4]
  421490:	add	x3, x14, #0x1
  421494:	add	x22, x21, #0x2
  421498:	cbz	w0, 421728 <ferror@plt+0x1d798>
  42149c:	mov	x1, x21
  4214a0:	mov	x19, x3
  4214a4:	mov	x21, x3
  4214a8:	mov	x3, x1
  4214ac:	mov	w2, #0x0                   	// #0
  4214b0:	cmp	w0, #0x2a
  4214b4:	b.eq	421518 <ferror@plt+0x1d588>  // b.none
  4214b8:	cmp	w0, #0x3f
  4214bc:	b.ne	421598 <ferror@plt+0x1d608>  // b.any
  4214c0:	ldrb	w0, [x19]
  4214c4:	cbz	w0, 421768 <ferror@plt+0x1d7d8>
  4214c8:	and	x0, x0, #0xff
  4214cc:	ldrb	w0, [x13, x0]
  4214d0:	add	x19, x19, x0
  4214d4:	ldrb	w0, [x22], #1
  4214d8:	cbnz	w0, 4214b0 <ferror@plt+0x1d520>
  4214dc:	mov	x0, x3
  4214e0:	mov	x3, x21
  4214e4:	mov	x21, x0
  4214e8:	ldrb	w0, [x19]
  4214ec:	cbz	w0, 421730 <ferror@plt+0x1d7a0>
  4214f0:	cbnz	w2, 421254 <ferror@plt+0x1d2c4>
  4214f4:	ldrb	w0, [x14, #1]
  4214f8:	cbz	w0, 421588 <ferror@plt+0x1d5f8>
  4214fc:	mov	x14, x3
  421500:	b	421228 <ferror@plt+0x1d298>
  421504:	ldrb	w0, [x19]
  421508:	and	x1, x0, #0xff
  42150c:	cbz	w0, 421254 <ferror@plt+0x1d2c4>
  421510:	ldrb	w0, [x13, x1]
  421514:	add	x19, x19, x0
  421518:	ldrb	w20, [x22], #1
  42151c:	cmp	w20, #0x3f
  421520:	b.eq	421504 <ferror@plt+0x1d574>  // b.none
  421524:	cmp	w20, #0x2a
  421528:	b.eq	421518 <ferror@plt+0x1d588>  // b.none
  42152c:	cbz	w20, 421730 <ferror@plt+0x1d7a0>
  421530:	str	x4, [sp, #168]
  421534:	mov	x4, x28
  421538:	mov	x28, x3
  42153c:	str	w5, [sp, #160]
  421540:	str	wzr, [sp, #188]
  421544:	ldrb	w0, [x19]
  421548:	cmp	w0, w20
  42154c:	b.ne	421568 <ferror@plt+0x1d5d8>  // b.any
  421550:	b	4215c0 <ferror@plt+0x1d630>
  421554:	ldrb	w0, [x13, x1]
  421558:	add	x19, x19, x0
  42155c:	ldrb	w0, [x19]
  421560:	cmp	w20, w0
  421564:	b.eq	4215c0 <ferror@plt+0x1d630>  // b.none
  421568:	and	x1, x0, #0xff
  42156c:	cbnz	w0, 421554 <ferror@plt+0x1d5c4>
  421570:	mov	x3, x4
  421574:	mov	w19, #0x0                   	// #0
  421578:	ldp	x21, x22, [sp, #32]
  42157c:	ldp	x23, x24, [sp, #48]
  421580:	ldr	x28, [sp, #96]
  421584:	b	4207d8 <ferror@plt+0x1c848>
  421588:	mov	x14, x3
  42158c:	mov	x21, x4
  421590:	mov	w1, #0x1                   	// #1
  421594:	b	4211c8 <ferror@plt+0x1d238>
  421598:	ldrb	w1, [x19]
  42159c:	cmp	w1, w0
  4215a0:	b.ne	421768 <ferror@plt+0x1d7d8>  // b.any
  4215a4:	add	x19, x19, #0x1
  4215a8:	b	4214d4 <ferror@plt+0x1d544>
  4215ac:	ldrb	w1, [x20]
  4215b0:	cmp	w1, w0
  4215b4:	b.ne	421748 <ferror@plt+0x1d7b8>  // b.any
  4215b8:	add	x20, x20, #0x1
  4215bc:	b	4213d4 <ferror@plt+0x1d444>
  4215c0:	add	x5, x19, #0x1
  4215c4:	add	x2, sp, #0xbc
  4215c8:	mov	x1, x5
  4215cc:	mov	x0, x22
  4215d0:	bl	41dad8 <ferror@plt+0x19b48>
  4215d4:	cbnz	w0, 4217e4 <ferror@plt+0x1d854>
  4215d8:	ldr	w0, [sp, #188]
  4215dc:	cbnz	w0, 421570 <ferror@plt+0x1d5e0>
  4215e0:	ldrb	w0, [x19, #1]
  4215e4:	cbz	w0, 4217c8 <ferror@plt+0x1d838>
  4215e8:	mov	x19, x5
  4215ec:	b	421540 <ferror@plt+0x1d5b0>
  4215f0:	add	x5, x20, #0x1
  4215f4:	add	x2, sp, #0xbc
  4215f8:	mov	x1, x5
  4215fc:	mov	x0, x22
  421600:	bl	41dad8 <ferror@plt+0x19b48>
  421604:	cbnz	w0, 4217c0 <ferror@plt+0x1d830>
  421608:	ldr	w0, [sp, #188]
  42160c:	cbnz	w0, 421470 <ferror@plt+0x1d4e0>
  421610:	ldrb	w0, [x20, #1]
  421614:	cbz	w0, 4217a8 <ferror@plt+0x1d818>
  421618:	mov	x20, x5
  42161c:	b	421444 <ferror@plt+0x1d4b4>
  421620:	mov	x24, x25
  421624:	mov	w25, w27
  421628:	ldr	x27, [sp, #112]
  42162c:	b	420b64 <ferror@plt+0x1cbd4>
  421630:	mov	x0, x26
  421634:	mov	w26, w27
  421638:	mov	x27, x0
  42163c:	ldr	x24, [sp, #120]
  421640:	b	420d74 <ferror@plt+0x1cde4>
  421644:	mov	x27, x24
  421648:	ldp	x23, x24, [sp, #48]
  42164c:	ldr	x4, [sp, #104]
  421650:	ldr	x26, [sp, #128]
  421654:	b	4207b8 <ferror@plt+0x1c828>
  421658:	mov	x27, x24
  42165c:	ldp	x23, x24, [sp, #48]
  421660:	ldp	x25, x26, [sp, #64]
  421664:	ldr	x4, [sp, #96]
  421668:	ldr	x28, [sp, #120]
  42166c:	b	420908 <ferror@plt+0x1c978>
  421670:	mov	x3, x28
  421674:	mov	w19, #0x1                   	// #1
  421678:	ldr	x28, [sp, #96]
  42167c:	b	4207d8 <ferror@plt+0x1c848>
  421680:	mov	x28, x3
  421684:	mov	w19, #0x1                   	// #1
  421688:	ldr	x20, [x3, #16]
  42168c:	ldp	x25, x26, [sp, #64]
  421690:	b	42073c <ferror@plt+0x1c7ac>
  421694:	mov	x28, x27
  421698:	b	421474 <ferror@plt+0x1d4e4>
  42169c:	ldrb	w0, [x4, #1]
  4216a0:	cbz	w0, 420f48 <ferror@plt+0x1cfb8>
  4216a4:	mov	x4, x26
  4216a8:	b	420dc4 <ferror@plt+0x1ce34>
  4216ac:	ldrb	w0, [x4, #1]
  4216b0:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  4216b4:	mov	x4, x25
  4216b8:	b	420bc8 <ferror@plt+0x1cc38>
  4216bc:	mov	w4, w5
  4216c0:	mov	x6, x27
  4216c4:	mov	x5, x7
  4216c8:	mov	x18, x10
  4216cc:	mov	x7, x12
  4216d0:	mov	w1, #0x1                   	// #1
  4216d4:	mov	x12, x3
  4216d8:	ldp	x21, x22, [sp, #32]
  4216dc:	ldr	x3, [sp, #152]
  4216e0:	b	420fc0 <ferror@plt+0x1d030>
  4216e4:	mov	x3, x27
  4216e8:	b	4212c0 <ferror@plt+0x1d330>
  4216ec:	mov	x3, x23
  4216f0:	b	4211dc <ferror@plt+0x1d24c>
  4216f4:	ldrb	w0, [x7, #1]
  4216f8:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  4216fc:	mov	x7, x24
  421700:	b	420c6c <ferror@plt+0x1ccdc>
  421704:	ldrb	w0, [x7, #1]
  421708:	cbz	w0, 420f48 <ferror@plt+0x1cfb8>
  42170c:	mov	x7, x24
  421710:	b	420efc <ferror@plt+0x1cf6c>
  421714:	mov	x13, x3
  421718:	mov	x19, x14
  42171c:	mov	w1, #0x1                   	// #1
  421720:	ldp	x21, x22, [sp, #32]
  421724:	b	4212ac <ferror@plt+0x1d31c>
  421728:	ldrb	w0, [x14, #1]
  42172c:	cbnz	w0, 4214fc <ferror@plt+0x1d56c>
  421730:	mov	x3, x28
  421734:	mov	w19, #0x1                   	// #1
  421738:	ldp	x21, x22, [sp, #32]
  42173c:	ldp	x23, x24, [sp, #48]
  421740:	ldr	x28, [sp, #96]
  421744:	b	4207d8 <ferror@plt+0x1c848>
  421748:	mov	x0, x3
  42174c:	mov	x3, x19
  421750:	mov	x19, x0
  421754:	b	4213f0 <ferror@plt+0x1d460>
  421758:	ldrb	w0, [x6, #1]
  42175c:	cbz	w0, 420ccc <ferror@plt+0x1cd3c>
  421760:	mov	x6, x23
  421764:	b	421118 <ferror@plt+0x1d188>
  421768:	mov	x0, x3
  42176c:	mov	x3, x21
  421770:	mov	x21, x0
  421774:	b	4214f0 <ferror@plt+0x1d560>
  421778:	ldrb	w0, [x6, #1]
  42177c:	cbnz	w0, 4211e8 <ferror@plt+0x1d258>
  421780:	b	421730 <ferror@plt+0x1d7a0>
  421784:	ldrb	w0, [x13, #1]
  421788:	cbnz	w0, 4213fc <ferror@plt+0x1d46c>
  42178c:	mov	x28, x27
  421790:	mov	w19, #0x1                   	// #1
  421794:	ldr	x20, [x28, #16]
  421798:	ldp	x21, x22, [sp, #32]
  42179c:	ldp	x23, x24, [sp, #48]
  4217a0:	ldp	x25, x26, [sp, #64]
  4217a4:	b	42073c <ferror@plt+0x1c7ac>
  4217a8:	mov	x3, x27
  4217ac:	mov	x20, x5
  4217b0:	mov	x27, x4
  4217b4:	mov	w2, #0x1                   	// #1
  4217b8:	ldp	x5, x4, [sp, #152]
  4217bc:	b	4213d4 <ferror@plt+0x1d444>
  4217c0:	mov	x28, x4
  4217c4:	b	421790 <ferror@plt+0x1d800>
  4217c8:	mov	x3, x28
  4217cc:	mov	x19, x5
  4217d0:	mov	x28, x4
  4217d4:	ldr	w5, [sp, #160]
  4217d8:	mov	w2, #0x1                   	// #1
  4217dc:	ldr	x4, [sp, #168]
  4217e0:	b	4214d4 <ferror@plt+0x1d544>
  4217e4:	mov	x3, x4
  4217e8:	mov	w19, #0x1                   	// #1
  4217ec:	ldp	x21, x22, [sp, #32]
  4217f0:	ldp	x23, x24, [sp, #48]
  4217f4:	ldr	x28, [sp, #96]
  4217f8:	b	4207d8 <ferror@plt+0x1c848>
  4217fc:	mov	x28, x27
  421800:	mov	w19, #0x1                   	// #1
  421804:	ldr	x20, [x27, #16]
  421808:	ldp	x23, x24, [sp, #48]
  42180c:	ldp	x25, x26, [sp, #64]
  421810:	b	42073c <ferror@plt+0x1c7ac>
  421814:	nop
  421818:	mov	w1, w1
  42181c:	b	4037d0 <poll@plt>
  421820:	stp	x29, x30, [sp, #-48]!
  421824:	mov	x29, sp
  421828:	str	x21, [sp, #32]
  42182c:	mov	w21, #0x0                   	// #0
  421830:	cbz	x0, 421870 <ferror@plt+0x1d8e0>
  421834:	stp	x19, x20, [sp, #16]
  421838:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  42183c:	add	x20, x20, #0xd90
  421840:	mov	x19, x0
  421844:	mov	x0, x20
  421848:	bl	43b8c0 <ferror@plt+0x37930>
  42184c:	mov	w21, #0x0                   	// #0
  421850:	ldr	x0, [x20, #8]
  421854:	cbz	x0, 421864 <ferror@plt+0x1d8d4>
  421858:	mov	x1, x19
  42185c:	bl	40d588 <ferror@plt+0x95f8>
  421860:	mov	w21, w0
  421864:	mov	x0, x20
  421868:	bl	43b990 <ferror@plt+0x37a00>
  42186c:	ldp	x19, x20, [sp, #16]
  421870:	mov	w0, w21
  421874:	ldr	x21, [sp, #32]
  421878:	ldp	x29, x30, [sp], #48
  42187c:	ret
  421880:	stp	x29, x30, [sp, #-64]!
  421884:	mov	x29, sp
  421888:	stp	x19, x20, [sp, #16]
  42188c:	cbz	x0, 4219cc <ferror@plt+0x1da3c>
  421890:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  421894:	add	x19, x19, #0xd90
  421898:	stp	x21, x22, [sp, #32]
  42189c:	mov	x21, x0
  4218a0:	mov	x0, x19
  4218a4:	bl	43b8c0 <ferror@plt+0x37930>
  4218a8:	ldr	x0, [x19, #8]
  4218ac:	cbz	x0, 4218dc <ferror@plt+0x1d94c>
  4218b0:	mov	x1, x21
  4218b4:	bl	40d588 <ferror@plt+0x95f8>
  4218b8:	mov	w20, w0
  4218bc:	cbz	w0, 4218dc <ferror@plt+0x1d94c>
  4218c0:	mov	x0, x19
  4218c4:	bl	43b990 <ferror@plt+0x37a00>
  4218c8:	mov	w0, w20
  4218cc:	ldp	x19, x20, [sp, #16]
  4218d0:	ldp	x21, x22, [sp, #32]
  4218d4:	ldp	x29, x30, [sp], #64
  4218d8:	ret
  4218dc:	mov	x0, x21
  4218e0:	str	x23, [sp, #48]
  4218e4:	bl	4034d0 <strlen@plt>
  4218e8:	add	x20, x0, #0x1
  4218ec:	cmp	x20, #0x7fc
  4218f0:	b.hi	421a60 <ferror@plt+0x1dad0>  // b.pmore
  4218f4:	ldr	x22, [x19, #16]
  4218f8:	cbz	x22, 421914 <ferror@plt+0x1d984>
  4218fc:	ldr	w2, [x19, #24]
  421900:	mov	x1, #0xff8                 	// #4088
  421904:	sxtw	x0, w2
  421908:	sub	x1, x1, x0
  42190c:	cmp	x20, x1
  421910:	b.ls	421a2c <ferror@plt+0x1da9c>  // b.plast
  421914:	mov	x0, #0xff8                 	// #4088
  421918:	bl	417c00 <ferror@plt+0x13c70>
  42191c:	mov	x22, x0
  421920:	mov	w23, #0x0                   	// #0
  421924:	str	x0, [x19, #16]
  421928:	mov	x2, x20
  42192c:	mov	x1, x21
  421930:	mov	x0, x22
  421934:	add	w20, w23, w20
  421938:	bl	403460 <memcpy@plt>
  42193c:	str	w20, [x19, #24]
  421940:	ldr	w20, [x19, #28]
  421944:	tst	x20, #0x7ff
  421948:	b.ne	421988 <ferror@plt+0x1d9f8>  // b.any
  42194c:	add	w20, w20, #0x800
  421950:	mov	x1, #0x8                   	// #8
  421954:	mov	x21, #0x0                   	// #0
  421958:	sxtw	x0, w20
  42195c:	bl	417e30 <ferror@plt+0x13ea0>
  421960:	ldr	w2, [x19, #28]
  421964:	mov	x20, x0
  421968:	cbnz	w2, 421a70 <ferror@plt+0x1dae0>
  42196c:	add	x0, x20, x21
  421970:	mov	x2, #0x4000                	// #16384
  421974:	mov	w1, #0x0                   	// #0
  421978:	bl	403880 <memset@plt>
  42197c:	str	x20, [x19, #32]
  421980:	dmb	ish
  421984:	ldr	w20, [x19, #28]
  421988:	ldr	x0, [x19, #8]
  42198c:	cbz	x0, 4219e0 <ferror@plt+0x1da50>
  421990:	ldr	x0, [x19, #32]
  421994:	mov	w2, w20
  421998:	str	x22, [x0, x2, lsl #3]
  42199c:	dmb	ish
  4219a0:	ldr	x0, [x19, #8]
  4219a4:	mov	x1, x22
  4219a8:	bl	40d8a8 <ferror@plt+0x9918>
  4219ac:	add	x0, x19, #0x1c
  4219b0:	ldxr	w1, [x0]
  4219b4:	add	w1, w1, #0x1
  4219b8:	stlxr	w2, w1, [x0]
  4219bc:	cbnz	w2, 4219b0 <ferror@plt+0x1da20>
  4219c0:	dmb	ish
  4219c4:	ldr	x23, [sp, #48]
  4219c8:	b	4218c0 <ferror@plt+0x1d930>
  4219cc:	mov	w20, #0x0                   	// #0
  4219d0:	mov	w0, w20
  4219d4:	ldp	x19, x20, [sp, #16]
  4219d8:	ldp	x29, x30, [sp], #64
  4219dc:	ret
  4219e0:	cbnz	w20, 421a38 <ferror@plt+0x1daa8>
  4219e4:	adrp	x1, 40e000 <ferror@plt+0xa070>
  4219e8:	adrp	x0, 40e000 <ferror@plt+0xa070>
  4219ec:	add	x1, x1, #0x9a0
  4219f0:	add	x0, x0, #0x9c0
  4219f4:	bl	40ccf0 <ferror@plt+0x8d60>
  4219f8:	str	x0, [x19, #8]
  4219fc:	ldrsw	x3, [x19, #28]
  421a00:	add	x1, x19, #0x1c
  421a04:	ldr	x2, [x19, #32]
  421a08:	mov	x0, x1
  421a0c:	str	xzr, [x2, x3, lsl #3]
  421a10:	ldxr	w1, [x0]
  421a14:	add	w1, w1, #0x1
  421a18:	stlxr	w2, w1, [x0]
  421a1c:	cbnz	w2, 421a10 <ferror@plt+0x1da80>
  421a20:	dmb	ish
  421a24:	ldr	w20, [x19, #28]
  421a28:	b	421990 <ferror@plt+0x1da00>
  421a2c:	add	x22, x22, x0
  421a30:	mov	w23, w2
  421a34:	b	421928 <ferror@plt+0x1d998>
  421a38:	adrp	x4, 450000 <ferror@plt+0x4c070>
  421a3c:	adrp	x3, 450000 <ferror@plt+0x4c070>
  421a40:	adrp	x1, 450000 <ferror@plt+0x4c070>
  421a44:	adrp	x0, 44d000 <ferror@plt+0x49070>
  421a48:	add	x4, x4, #0xd40
  421a4c:	add	x3, x3, #0xd68
  421a50:	add	x1, x1, #0xd58
  421a54:	add	x0, x0, #0xf78
  421a58:	mov	w2, #0x122                 	// #290
  421a5c:	bl	430e98 <ferror@plt+0x2cf08>
  421a60:	mov	x0, x21
  421a64:	bl	427a88 <ferror@plt+0x23af8>
  421a68:	mov	x22, x0
  421a6c:	b	421940 <ferror@plt+0x1d9b0>
  421a70:	ldr	x1, [x19, #32]
  421a74:	sbfiz	x21, x2, #3, #32
  421a78:	mov	x2, x21
  421a7c:	bl	403460 <memcpy@plt>
  421a80:	b	42196c <ferror@plt+0x1d9dc>
  421a84:	nop
  421a88:	stp	x29, x30, [sp, #-48]!
  421a8c:	mov	x29, sp
  421a90:	stp	x19, x20, [sp, #16]
  421a94:	cbz	x0, 421b6c <ferror@plt+0x1dbdc>
  421a98:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  421a9c:	add	x19, x19, #0xd90
  421aa0:	stp	x21, x22, [sp, #32]
  421aa4:	mov	x21, x0
  421aa8:	mov	x0, x19
  421aac:	bl	43b8c0 <ferror@plt+0x37930>
  421ab0:	ldr	x0, [x19, #8]
  421ab4:	cbz	x0, 421ae4 <ferror@plt+0x1db54>
  421ab8:	mov	x1, x21
  421abc:	bl	40d588 <ferror@plt+0x95f8>
  421ac0:	mov	w20, w0
  421ac4:	cbz	w0, 421b80 <ferror@plt+0x1dbf0>
  421ac8:	mov	x0, x19
  421acc:	bl	43b990 <ferror@plt+0x37a00>
  421ad0:	mov	w0, w20
  421ad4:	ldp	x19, x20, [sp, #16]
  421ad8:	ldp	x21, x22, [sp, #32]
  421adc:	ldp	x29, x30, [sp], #48
  421ae0:	ret
  421ae4:	ldr	w20, [x19, #28]
  421ae8:	tst	x20, #0x7ff
  421aec:	b.ne	421b90 <ferror@plt+0x1dc00>  // b.any
  421af0:	add	w20, w20, #0x800
  421af4:	mov	x1, #0x8                   	// #8
  421af8:	mov	x22, #0x0                   	// #0
  421afc:	sxtw	x0, w20
  421b00:	bl	417e30 <ferror@plt+0x13ea0>
  421b04:	ldr	w2, [x19, #28]
  421b08:	mov	x20, x0
  421b0c:	cbnz	w2, 421bb8 <ferror@plt+0x1dc28>
  421b10:	add	x0, x20, x22
  421b14:	mov	x2, #0x4000                	// #16384
  421b18:	mov	w1, #0x0                   	// #0
  421b1c:	bl	403880 <memset@plt>
  421b20:	str	x20, [x19, #32]
  421b24:	dmb	ish
  421b28:	ldr	w20, [x19, #28]
  421b2c:	ldr	x0, [x19, #8]
  421b30:	cbz	x0, 421bcc <ferror@plt+0x1dc3c>
  421b34:	ldr	x0, [x19, #32]
  421b38:	mov	w2, w20
  421b3c:	str	x21, [x0, x2, lsl #3]
  421b40:	dmb	ish
  421b44:	ldr	x0, [x19, #8]
  421b48:	mov	x1, x21
  421b4c:	bl	40d8a8 <ferror@plt+0x9918>
  421b50:	add	x0, x19, #0x1c
  421b54:	ldxr	w1, [x0]
  421b58:	add	w1, w1, #0x1
  421b5c:	stlxr	w2, w1, [x0]
  421b60:	cbnz	w2, 421b54 <ferror@plt+0x1dbc4>
  421b64:	dmb	ish
  421b68:	b	421ac8 <ferror@plt+0x1db38>
  421b6c:	mov	w20, #0x0                   	// #0
  421b70:	mov	w0, w20
  421b74:	ldp	x19, x20, [sp, #16]
  421b78:	ldp	x29, x30, [sp], #48
  421b7c:	ret
  421b80:	ldr	w20, [x19, #28]
  421b84:	tst	x20, #0x7ff
  421b88:	b.ne	421b2c <ferror@plt+0x1db9c>  // b.any
  421b8c:	b	421af0 <ferror@plt+0x1db60>
  421b90:	adrp	x4, 450000 <ferror@plt+0x4c070>
  421b94:	adrp	x3, 450000 <ferror@plt+0x4c070>
  421b98:	adrp	x1, 450000 <ferror@plt+0x4c070>
  421b9c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  421ba0:	add	x4, x4, #0xd40
  421ba4:	add	x3, x3, #0xd68
  421ba8:	add	x1, x1, #0xd58
  421bac:	add	x0, x0, #0xf78
  421bb0:	mov	w2, #0x122                 	// #290
  421bb4:	bl	430e98 <ferror@plt+0x2cf08>
  421bb8:	ldr	x1, [x19, #32]
  421bbc:	sbfiz	x22, x2, #3, #32
  421bc0:	mov	x2, x22
  421bc4:	bl	403460 <memcpy@plt>
  421bc8:	b	421b10 <ferror@plt+0x1db80>
  421bcc:	cbnz	w20, 421b90 <ferror@plt+0x1dc00>
  421bd0:	adrp	x1, 40e000 <ferror@plt+0xa070>
  421bd4:	adrp	x0, 40e000 <ferror@plt+0xa070>
  421bd8:	add	x1, x1, #0x9a0
  421bdc:	add	x0, x0, #0x9c0
  421be0:	bl	40ccf0 <ferror@plt+0x8d60>
  421be4:	str	x0, [x19, #8]
  421be8:	ldrsw	x3, [x19, #28]
  421bec:	add	x1, x19, #0x1c
  421bf0:	ldr	x2, [x19, #32]
  421bf4:	mov	x0, x1
  421bf8:	str	xzr, [x2, x3, lsl #3]
  421bfc:	ldxr	w1, [x0]
  421c00:	add	w1, w1, #0x1
  421c04:	stlxr	w2, w1, [x0]
  421c08:	cbnz	w2, 421bfc <ferror@plt+0x1dc6c>
  421c0c:	dmb	ish
  421c10:	ldr	w20, [x19, #28]
  421c14:	b	421b34 <ferror@plt+0x1dba4>
  421c18:	dmb	ish
  421c1c:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  421c20:	add	x1, x1, #0xd90
  421c24:	ldr	w2, [x1, #28]
  421c28:	dmb	ish
  421c2c:	cmp	w2, w0
  421c30:	b.ls	421c40 <ferror@plt+0x1dcb0>  // b.plast
  421c34:	ldr	x1, [x1, #32]
  421c38:	ldr	x0, [x1, w0, uxtw #3]
  421c3c:	ret
  421c40:	mov	x0, #0x0                   	// #0
  421c44:	ret
  421c48:	stp	x29, x30, [sp, #-64]!
  421c4c:	mov	x29, sp
  421c50:	stp	x19, x20, [sp, #16]
  421c54:	cbz	x0, 421e30 <ferror@plt+0x1dea0>
  421c58:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  421c5c:	add	x19, x19, #0xd90
  421c60:	stp	x21, x22, [sp, #32]
  421c64:	mov	x21, x0
  421c68:	mov	x0, x19
  421c6c:	bl	43b8c0 <ferror@plt+0x37930>
  421c70:	ldr	x0, [x19, #8]
  421c74:	cbz	x0, 421c8c <ferror@plt+0x1dcfc>
  421c78:	mov	x1, x21
  421c7c:	bl	40d588 <ferror@plt+0x95f8>
  421c80:	cbz	w0, 421c8c <ferror@plt+0x1dcfc>
  421c84:	ubfiz	x20, x0, #3, #32
  421c88:	b	421d70 <ferror@plt+0x1dde0>
  421c8c:	mov	x0, x21
  421c90:	str	x23, [sp, #48]
  421c94:	bl	4034d0 <strlen@plt>
  421c98:	add	x20, x0, #0x1
  421c9c:	cmp	x20, #0x7fc
  421ca0:	b.hi	421e20 <ferror@plt+0x1de90>  // b.pmore
  421ca4:	ldr	x22, [x19, #16]
  421ca8:	cbz	x22, 421d94 <ferror@plt+0x1de04>
  421cac:	ldr	w2, [x19, #24]
  421cb0:	mov	x1, #0xff8                 	// #4088
  421cb4:	sxtw	x0, w2
  421cb8:	sub	x1, x1, x0
  421cbc:	cmp	x20, x1
  421cc0:	b.hi	421d94 <ferror@plt+0x1de04>  // b.pmore
  421cc4:	add	x22, x22, x0
  421cc8:	mov	w23, w2
  421ccc:	mov	x2, x20
  421cd0:	mov	x1, x21
  421cd4:	mov	x0, x22
  421cd8:	add	w20, w23, w20
  421cdc:	bl	403460 <memcpy@plt>
  421ce0:	str	w20, [x19, #24]
  421ce4:	ldr	w1, [x19, #28]
  421ce8:	tst	x1, #0x7ff
  421cec:	b.ne	421d2c <ferror@plt+0x1dd9c>  // b.any
  421cf0:	add	w0, w1, #0x800
  421cf4:	mov	x1, #0x8                   	// #8
  421cf8:	mov	x21, #0x0                   	// #0
  421cfc:	sxtw	x0, w0
  421d00:	bl	417e30 <ferror@plt+0x13ea0>
  421d04:	ldr	w2, [x19, #28]
  421d08:	mov	x20, x0
  421d0c:	cbnz	w2, 421e44 <ferror@plt+0x1deb4>
  421d10:	add	x0, x20, x21
  421d14:	mov	x2, #0x4000                	// #16384
  421d18:	mov	w1, #0x0                   	// #0
  421d1c:	bl	403880 <memset@plt>
  421d20:	str	x20, [x19, #32]
  421d24:	dmb	ish
  421d28:	ldr	w1, [x19, #28]
  421d2c:	ldr	x0, [x19, #8]
  421d30:	cbz	x0, 421dac <ferror@plt+0x1de1c>
  421d34:	ldr	x0, [x19, #32]
  421d38:	mov	w2, w1
  421d3c:	ubfiz	x20, x1, #3, #32
  421d40:	str	x22, [x0, x2, lsl #3]
  421d44:	dmb	ish
  421d48:	ldr	x0, [x19, #8]
  421d4c:	mov	x1, x22
  421d50:	bl	40d8a8 <ferror@plt+0x9918>
  421d54:	add	x0, x19, #0x1c
  421d58:	ldxr	w1, [x0]
  421d5c:	add	w1, w1, #0x1
  421d60:	stlxr	w2, w1, [x0]
  421d64:	cbnz	w2, 421d58 <ferror@plt+0x1ddc8>
  421d68:	dmb	ish
  421d6c:	ldr	x23, [sp, #48]
  421d70:	mov	x0, x19
  421d74:	ldr	x1, [x19, #32]
  421d78:	ldr	x19, [x1, x20]
  421d7c:	bl	43b990 <ferror@plt+0x37a00>
  421d80:	ldp	x21, x22, [sp, #32]
  421d84:	mov	x0, x19
  421d88:	ldp	x19, x20, [sp, #16]
  421d8c:	ldp	x29, x30, [sp], #64
  421d90:	ret
  421d94:	mov	x0, #0xff8                 	// #4088
  421d98:	mov	w23, #0x0                   	// #0
  421d9c:	bl	417c00 <ferror@plt+0x13c70>
  421da0:	mov	x22, x0
  421da4:	str	x0, [x19, #16]
  421da8:	b	421ccc <ferror@plt+0x1dd3c>
  421dac:	cbnz	w1, 421df8 <ferror@plt+0x1de68>
  421db0:	adrp	x1, 40e000 <ferror@plt+0xa070>
  421db4:	adrp	x0, 40e000 <ferror@plt+0xa070>
  421db8:	add	x1, x1, #0x9a0
  421dbc:	add	x0, x0, #0x9c0
  421dc0:	bl	40ccf0 <ferror@plt+0x8d60>
  421dc4:	str	x0, [x19, #8]
  421dc8:	ldrsw	x3, [x19, #28]
  421dcc:	add	x1, x19, #0x1c
  421dd0:	ldr	x2, [x19, #32]
  421dd4:	mov	x0, x1
  421dd8:	str	xzr, [x2, x3, lsl #3]
  421ddc:	ldxr	w1, [x0]
  421de0:	add	w1, w1, #0x1
  421de4:	stlxr	w2, w1, [x0]
  421de8:	cbnz	w2, 421ddc <ferror@plt+0x1de4c>
  421dec:	dmb	ish
  421df0:	ldr	w1, [x19, #28]
  421df4:	b	421d34 <ferror@plt+0x1dda4>
  421df8:	adrp	x4, 450000 <ferror@plt+0x4c070>
  421dfc:	adrp	x3, 450000 <ferror@plt+0x4c070>
  421e00:	adrp	x1, 450000 <ferror@plt+0x4c070>
  421e04:	adrp	x0, 44d000 <ferror@plt+0x49070>
  421e08:	add	x4, x4, #0xd40
  421e0c:	add	x3, x3, #0xd68
  421e10:	add	x1, x1, #0xd58
  421e14:	add	x0, x0, #0xf78
  421e18:	mov	w2, #0x122                 	// #290
  421e1c:	bl	430e98 <ferror@plt+0x2cf08>
  421e20:	mov	x0, x21
  421e24:	bl	427a88 <ferror@plt+0x23af8>
  421e28:	mov	x22, x0
  421e2c:	b	421ce4 <ferror@plt+0x1dd54>
  421e30:	mov	x19, #0x0                   	// #0
  421e34:	mov	x0, x19
  421e38:	ldp	x19, x20, [sp, #16]
  421e3c:	ldp	x29, x30, [sp], #64
  421e40:	ret
  421e44:	ldr	x1, [x19, #32]
  421e48:	sbfiz	x21, x2, #3, #32
  421e4c:	mov	x2, x21
  421e50:	bl	403460 <memcpy@plt>
  421e54:	b	421d10 <ferror@plt+0x1dd80>
  421e58:	stp	x29, x30, [sp, #-48]!
  421e5c:	mov	x29, sp
  421e60:	stp	x19, x20, [sp, #16]
  421e64:	cbz	x0, 421f78 <ferror@plt+0x1dfe8>
  421e68:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  421e6c:	add	x19, x19, #0xd90
  421e70:	stp	x21, x22, [sp, #32]
  421e74:	mov	x21, x0
  421e78:	mov	x0, x19
  421e7c:	bl	43b8c0 <ferror@plt+0x37930>
  421e80:	ldr	x0, [x19, #8]
  421e84:	cbz	x0, 421f44 <ferror@plt+0x1dfb4>
  421e88:	mov	x1, x21
  421e8c:	bl	40d588 <ferror@plt+0x95f8>
  421e90:	ubfiz	x20, x0, #3, #32
  421e94:	cbnz	w0, 421f20 <ferror@plt+0x1df90>
  421e98:	ldr	w1, [x19, #28]
  421e9c:	tst	x1, #0x7ff
  421ea0:	b.ne	421ee0 <ferror@plt+0x1df50>  // b.any
  421ea4:	add	w0, w1, #0x800
  421ea8:	mov	x1, #0x8                   	// #8
  421eac:	mov	x22, #0x0                   	// #0
  421eb0:	sxtw	x0, w0
  421eb4:	bl	417e30 <ferror@plt+0x13ea0>
  421eb8:	ldr	w2, [x19, #28]
  421ebc:	mov	x20, x0
  421ec0:	cbnz	w2, 421fd8 <ferror@plt+0x1e048>
  421ec4:	add	x0, x20, x22
  421ec8:	mov	x2, #0x4000                	// #16384
  421ecc:	mov	w1, #0x0                   	// #0
  421ed0:	bl	403880 <memset@plt>
  421ed4:	str	x20, [x19, #32]
  421ed8:	dmb	ish
  421edc:	ldr	w1, [x19, #28]
  421ee0:	ldr	x0, [x19, #8]
  421ee4:	cbz	x0, 421f8c <ferror@plt+0x1dffc>
  421ee8:	ldr	x0, [x19, #32]
  421eec:	mov	w2, w1
  421ef0:	ubfiz	x20, x1, #3, #32
  421ef4:	str	x21, [x0, x2, lsl #3]
  421ef8:	dmb	ish
  421efc:	ldr	x0, [x19, #8]
  421f00:	mov	x1, x21
  421f04:	bl	40d8a8 <ferror@plt+0x9918>
  421f08:	add	x0, x19, #0x1c
  421f0c:	ldxr	w1, [x0]
  421f10:	add	w1, w1, #0x1
  421f14:	stlxr	w2, w1, [x0]
  421f18:	cbnz	w2, 421f0c <ferror@plt+0x1df7c>
  421f1c:	dmb	ish
  421f20:	ldr	x1, [x19, #32]
  421f24:	mov	x0, x19
  421f28:	ldr	x19, [x1, x20]
  421f2c:	bl	43b990 <ferror@plt+0x37a00>
  421f30:	ldp	x21, x22, [sp, #32]
  421f34:	mov	x0, x19
  421f38:	ldp	x19, x20, [sp, #16]
  421f3c:	ldp	x29, x30, [sp], #48
  421f40:	ret
  421f44:	ldr	w1, [x19, #28]
  421f48:	tst	x1, #0x7ff
  421f4c:	b.eq	421ea4 <ferror@plt+0x1df14>  // b.none
  421f50:	adrp	x4, 450000 <ferror@plt+0x4c070>
  421f54:	adrp	x3, 450000 <ferror@plt+0x4c070>
  421f58:	adrp	x1, 450000 <ferror@plt+0x4c070>
  421f5c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  421f60:	add	x4, x4, #0xd40
  421f64:	add	x3, x3, #0xd68
  421f68:	add	x1, x1, #0xd58
  421f6c:	add	x0, x0, #0xf78
  421f70:	mov	w2, #0x122                 	// #290
  421f74:	bl	430e98 <ferror@plt+0x2cf08>
  421f78:	mov	x19, #0x0                   	// #0
  421f7c:	mov	x0, x19
  421f80:	ldp	x19, x20, [sp, #16]
  421f84:	ldp	x29, x30, [sp], #48
  421f88:	ret
  421f8c:	cbnz	w1, 421f50 <ferror@plt+0x1dfc0>
  421f90:	adrp	x1, 40e000 <ferror@plt+0xa070>
  421f94:	adrp	x0, 40e000 <ferror@plt+0xa070>
  421f98:	add	x1, x1, #0x9a0
  421f9c:	add	x0, x0, #0x9c0
  421fa0:	bl	40ccf0 <ferror@plt+0x8d60>
  421fa4:	str	x0, [x19, #8]
  421fa8:	ldrsw	x3, [x19, #28]
  421fac:	add	x1, x19, #0x1c
  421fb0:	ldr	x2, [x19, #32]
  421fb4:	mov	x0, x1
  421fb8:	str	xzr, [x2, x3, lsl #3]
  421fbc:	ldxr	w1, [x0]
  421fc0:	add	w1, w1, #0x1
  421fc4:	stlxr	w2, w1, [x0]
  421fc8:	cbnz	w2, 421fbc <ferror@plt+0x1e02c>
  421fcc:	dmb	ish
  421fd0:	ldr	w1, [x19, #28]
  421fd4:	b	421ee8 <ferror@plt+0x1df58>
  421fd8:	ldr	x1, [x19, #32]
  421fdc:	sbfiz	x22, x2, #3, #32
  421fe0:	mov	x2, x22
  421fe4:	bl	403460 <memcpy@plt>
  421fe8:	b	421ec4 <ferror@plt+0x1df34>
  421fec:	nop
  421ff0:	mov	x0, #0x18                  	// #24
  421ff4:	b	4266b0 <ferror@plt+0x22720>
  421ff8:	cbz	x0, 422028 <ferror@plt+0x1e098>
  421ffc:	stp	x29, x30, [sp, #-32]!
  422000:	mov	x29, sp
  422004:	str	x19, [sp, #16]
  422008:	mov	x19, x0
  42200c:	ldr	x0, [x0]
  422010:	bl	40ed18 <ferror@plt+0xad88>
  422014:	mov	x1, x19
  422018:	mov	x0, #0x18                  	// #24
  42201c:	ldr	x19, [sp, #16]
  422020:	ldp	x29, x30, [sp], #32
  422024:	b	426730 <ferror@plt+0x227a0>
  422028:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42202c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422030:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422034:	add	x2, x2, #0xd78
  422038:	add	x1, x1, #0xe30
  42203c:	add	x0, x0, #0xf78
  422040:	b	419d28 <ferror@plt+0x15d98>
  422044:	nop
  422048:	stp	x29, x30, [sp, #-48]!
  42204c:	mov	x29, sp
  422050:	stp	x19, x20, [sp, #16]
  422054:	str	x21, [sp, #32]
  422058:	cbz	x0, 4220a8 <ferror@plt+0x1e118>
  42205c:	mov	x20, x0
  422060:	mov	x21, x1
  422064:	cbz	x1, 4220ec <ferror@plt+0x1e15c>
  422068:	ldr	x19, [x0]
  42206c:	cbz	x19, 422088 <ferror@plt+0x1e0f8>
  422070:	ldr	x0, [x19]
  422074:	mov	x1, #0x0                   	// #0
  422078:	ldr	x19, [x19, #8]
  42207c:	blr	x21
  422080:	cbnz	x19, 422070 <ferror@plt+0x1e0e0>
  422084:	ldr	x19, [x20]
  422088:	mov	x0, x19
  42208c:	bl	40ed18 <ferror@plt+0xad88>
  422090:	mov	x1, x20
  422094:	mov	x0, #0x18                  	// #24
  422098:	ldp	x19, x20, [sp, #16]
  42209c:	ldr	x21, [sp, #32]
  4220a0:	ldp	x29, x30, [sp], #48
  4220a4:	b	426730 <ferror@plt+0x227a0>
  4220a8:	adrp	x21, 450000 <ferror@plt+0x4c070>
  4220ac:	adrp	x20, 450000 <ferror@plt+0x4c070>
  4220b0:	add	x21, x21, #0xd78
  4220b4:	add	x20, x20, #0xe30
  4220b8:	adrp	x19, 44d000 <ferror@plt+0x49070>
  4220bc:	add	x19, x19, #0xf78
  4220c0:	mov	x2, x21
  4220c4:	add	x1, x20, #0x10
  4220c8:	mov	x0, x19
  4220cc:	bl	419d28 <ferror@plt+0x15d98>
  4220d0:	mov	x2, x21
  4220d4:	mov	x1, x20
  4220d8:	mov	x0, x19
  4220dc:	ldp	x19, x20, [sp, #16]
  4220e0:	ldr	x21, [sp, #32]
  4220e4:	ldp	x29, x30, [sp], #48
  4220e8:	b	419d28 <ferror@plt+0x15d98>
  4220ec:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4220f0:	add	x1, x1, #0xe30
  4220f4:	add	x1, x1, #0x10
  4220f8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4220fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422100:	add	x2, x2, #0xd90
  422104:	add	x0, x0, #0xf78
  422108:	bl	419d28 <ferror@plt+0x15d98>
  42210c:	ldr	x19, [x20]
  422110:	mov	x0, x19
  422114:	bl	40ed18 <ferror@plt+0xad88>
  422118:	mov	x1, x20
  42211c:	mov	x0, #0x18                  	// #24
  422120:	ldp	x19, x20, [sp, #16]
  422124:	ldr	x21, [sp, #32]
  422128:	ldp	x29, x30, [sp], #48
  42212c:	b	426730 <ferror@plt+0x227a0>
  422130:	cbz	x0, 422140 <ferror@plt+0x1e1b0>
  422134:	stp	xzr, xzr, [x0]
  422138:	str	wzr, [x0, #16]
  42213c:	ret
  422140:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422144:	add	x1, x1, #0xe30
  422148:	add	x1, x1, #0x20
  42214c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422150:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422154:	add	x2, x2, #0xd78
  422158:	add	x0, x0, #0xf78
  42215c:	b	419d28 <ferror@plt+0x15d98>
  422160:	cbz	x0, 422190 <ferror@plt+0x1e200>
  422164:	stp	x29, x30, [sp, #-32]!
  422168:	mov	x29, sp
  42216c:	str	x19, [sp, #16]
  422170:	mov	x19, x0
  422174:	ldr	x0, [x0]
  422178:	bl	40ed18 <ferror@plt+0xad88>
  42217c:	stp	xzr, xzr, [x19]
  422180:	str	wzr, [x19, #16]
  422184:	ldr	x19, [sp, #16]
  422188:	ldp	x29, x30, [sp], #32
  42218c:	ret
  422190:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422194:	add	x1, x1, #0xe30
  422198:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42219c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4221a0:	add	x1, x1, #0x30
  4221a4:	add	x2, x2, #0xd78
  4221a8:	add	x0, x0, #0xf78
  4221ac:	b	419d28 <ferror@plt+0x15d98>
  4221b0:	cbz	x0, 4221c4 <ferror@plt+0x1e234>
  4221b4:	ldr	x0, [x0]
  4221b8:	cmp	x0, #0x0
  4221bc:	cset	w0, eq  // eq = none
  4221c0:	ret
  4221c4:	stp	x29, x30, [sp, #-16]!
  4221c8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4221cc:	add	x1, x1, #0xe30
  4221d0:	mov	x29, sp
  4221d4:	add	x1, x1, #0x40
  4221d8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4221dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4221e0:	add	x2, x2, #0xd78
  4221e4:	add	x0, x0, #0xf78
  4221e8:	bl	419d28 <ferror@plt+0x15d98>
  4221ec:	mov	w0, #0x1                   	// #1
  4221f0:	ldp	x29, x30, [sp], #16
  4221f4:	ret
  4221f8:	cbz	x0, 422204 <ferror@plt+0x1e274>
  4221fc:	ldr	w0, [x0, #16]
  422200:	ret
  422204:	stp	x29, x30, [sp, #-16]!
  422208:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42220c:	add	x1, x1, #0xe30
  422210:	mov	x29, sp
  422214:	add	x1, x1, #0x58
  422218:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42221c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422220:	add	x2, x2, #0xd78
  422224:	add	x0, x0, #0xf78
  422228:	bl	419d28 <ferror@plt+0x15d98>
  42222c:	mov	w0, #0x0                   	// #0
  422230:	ldp	x29, x30, [sp], #16
  422234:	ret
  422238:	cbz	x0, 422268 <ferror@plt+0x1e2d8>
  42223c:	stp	x29, x30, [sp, #-32]!
  422240:	mov	x29, sp
  422244:	str	x19, [sp, #16]
  422248:	mov	x19, x0
  42224c:	ldr	x0, [x0]
  422250:	str	x0, [x19, #8]
  422254:	bl	40f530 <ferror@plt+0xb5a0>
  422258:	str	x0, [x19]
  42225c:	ldr	x19, [sp, #16]
  422260:	ldp	x29, x30, [sp], #32
  422264:	ret
  422268:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42226c:	add	x1, x1, #0xe30
  422270:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422274:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422278:	add	x1, x1, #0x70
  42227c:	add	x2, x2, #0xd78
  422280:	add	x0, x0, #0xf78
  422284:	b	419d28 <ferror@plt+0x15d98>
  422288:	stp	x29, x30, [sp, #-64]!
  42228c:	mov	x29, sp
  422290:	stp	x19, x20, [sp, #16]
  422294:	cbz	x0, 42231c <ferror@plt+0x1e38c>
  422298:	mov	x19, x0
  42229c:	mov	x0, #0x18                  	// #24
  4222a0:	bl	4266b0 <ferror@plt+0x22720>
  4222a4:	ldr	x20, [x19]
  4222a8:	mov	x19, x0
  4222ac:	cbz	x20, 4222e8 <ferror@plt+0x1e358>
  4222b0:	cbz	x0, 422350 <ferror@plt+0x1e3c0>
  4222b4:	nop
  4222b8:	ldr	x1, [x20]
  4222bc:	ldr	x0, [x19, #8]
  4222c0:	bl	40ed88 <ferror@plt+0xadf8>
  4222c4:	ldr	x1, [x0, #8]
  4222c8:	ldr	x20, [x20, #8]
  4222cc:	str	x0, [x19, #8]
  4222d0:	cbz	x1, 4222f8 <ferror@plt+0x1e368>
  4222d4:	ldr	w0, [x19, #16]
  4222d8:	str	x1, [x19, #8]
  4222dc:	add	w0, w0, #0x1
  4222e0:	str	w0, [x19, #16]
  4222e4:	cbnz	x20, 4222b8 <ferror@plt+0x1e328>
  4222e8:	mov	x0, x19
  4222ec:	ldp	x19, x20, [sp, #16]
  4222f0:	ldp	x29, x30, [sp], #64
  4222f4:	ret
  4222f8:	str	x0, [x19]
  4222fc:	ldr	w0, [x19, #16]
  422300:	add	w0, w0, #0x1
  422304:	str	w0, [x19, #16]
  422308:	cbnz	x20, 4222b8 <ferror@plt+0x1e328>
  42230c:	mov	x0, x19
  422310:	ldp	x19, x20, [sp, #16]
  422314:	ldp	x29, x30, [sp], #64
  422318:	ret
  42231c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422320:	add	x1, x1, #0xe30
  422324:	add	x1, x1, #0x80
  422328:	mov	x19, #0x0                   	// #0
  42232c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422330:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422334:	add	x2, x2, #0xd78
  422338:	add	x0, x0, #0xf78
  42233c:	bl	419d28 <ferror@plt+0x15d98>
  422340:	mov	x0, x19
  422344:	ldp	x19, x20, [sp, #16]
  422348:	ldp	x29, x30, [sp], #64
  42234c:	ret
  422350:	stp	x21, x22, [sp, #32]
  422354:	adrp	x21, 450000 <ferror@plt+0x4c070>
  422358:	add	x21, x21, #0xe30
  42235c:	adrp	x22, 44d000 <ferror@plt+0x49070>
  422360:	add	x21, x21, #0x90
  422364:	add	x22, x22, #0xf78
  422368:	str	x23, [sp, #48]
  42236c:	adrp	x23, 450000 <ferror@plt+0x4c070>
  422370:	add	x23, x23, #0xd78
  422374:	nop
  422378:	mov	x2, x23
  42237c:	mov	x1, x21
  422380:	mov	x0, x22
  422384:	bl	419d28 <ferror@plt+0x15d98>
  422388:	ldr	x20, [x20, #8]
  42238c:	cbnz	x20, 422378 <ferror@plt+0x1e3e8>
  422390:	mov	x0, x19
  422394:	ldp	x19, x20, [sp, #16]
  422398:	ldp	x21, x22, [sp, #32]
  42239c:	ldr	x23, [sp, #48]
  4223a0:	ldp	x29, x30, [sp], #64
  4223a4:	ret
  4223a8:	cbz	x0, 4223f4 <ferror@plt+0x1e464>
  4223ac:	stp	x29, x30, [sp, #-48]!
  4223b0:	mov	x29, sp
  4223b4:	stp	x19, x20, [sp, #16]
  4223b8:	mov	x20, x1
  4223bc:	cbz	x1, 422414 <ferror@plt+0x1e484>
  4223c0:	ldr	x19, [x0]
  4223c4:	str	x21, [sp, #32]
  4223c8:	mov	x21, x2
  4223cc:	cbz	x19, 4223e4 <ferror@plt+0x1e454>
  4223d0:	ldr	x0, [x19]
  4223d4:	mov	x1, x21
  4223d8:	ldr	x19, [x19, #8]
  4223dc:	blr	x20
  4223e0:	cbnz	x19, 4223d0 <ferror@plt+0x1e440>
  4223e4:	ldp	x19, x20, [sp, #16]
  4223e8:	ldr	x21, [sp, #32]
  4223ec:	ldp	x29, x30, [sp], #48
  4223f0:	ret
  4223f4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4223f8:	add	x1, x1, #0xe30
  4223fc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422400:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422404:	add	x1, x1, #0x10
  422408:	add	x2, x2, #0xd78
  42240c:	add	x0, x0, #0xf78
  422410:	b	419d28 <ferror@plt+0x15d98>
  422414:	ldp	x19, x20, [sp, #16]
  422418:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42241c:	ldp	x29, x30, [sp], #48
  422420:	add	x1, x1, #0xe30
  422424:	add	x1, x1, #0x10
  422428:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42242c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422430:	add	x2, x2, #0xd90
  422434:	add	x0, x0, #0xf78
  422438:	b	419d28 <ferror@plt+0x15d98>
  42243c:	nop
  422440:	cbz	x0, 42244c <ferror@plt+0x1e4bc>
  422444:	ldr	x0, [x0]
  422448:	b	40f5d0 <ferror@plt+0xb640>
  42244c:	stp	x29, x30, [sp, #-16]!
  422450:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422454:	add	x1, x1, #0xe30
  422458:	mov	x29, sp
  42245c:	add	x1, x1, #0xa8
  422460:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422464:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422468:	add	x2, x2, #0xd78
  42246c:	add	x0, x0, #0xf78
  422470:	bl	419d28 <ferror@plt+0x15d98>
  422474:	mov	x0, #0x0                   	// #0
  422478:	ldp	x29, x30, [sp], #16
  42247c:	ret
  422480:	stp	x29, x30, [sp, #-16]!
  422484:	mov	x29, sp
  422488:	cbz	x0, 42249c <ferror@plt+0x1e50c>
  42248c:	cbz	x2, 4224c8 <ferror@plt+0x1e538>
  422490:	ldp	x29, x30, [sp], #16
  422494:	ldr	x0, [x0]
  422498:	b	40f5f8 <ferror@plt+0xb668>
  42249c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4224a0:	add	x1, x1, #0xe30
  4224a4:	add	x1, x1, #0xb8
  4224a8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4224ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4224b0:	add	x2, x2, #0xd78
  4224b4:	add	x0, x0, #0xf78
  4224b8:	bl	419d28 <ferror@plt+0x15d98>
  4224bc:	mov	x0, #0x0                   	// #0
  4224c0:	ldp	x29, x30, [sp], #16
  4224c4:	ret
  4224c8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4224cc:	add	x1, x1, #0xe30
  4224d0:	add	x1, x1, #0xb8
  4224d4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4224d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4224dc:	add	x2, x2, #0xd90
  4224e0:	add	x0, x0, #0xf78
  4224e4:	bl	419d28 <ferror@plt+0x15d98>
  4224e8:	mov	x0, #0x0                   	// #0
  4224ec:	ldp	x29, x30, [sp], #16
  4224f0:	ret
  4224f4:	nop
  4224f8:	stp	x29, x30, [sp, #-32]!
  4224fc:	mov	x29, sp
  422500:	str	x19, [sp, #16]
  422504:	mov	x19, x0
  422508:	cbz	x0, 422530 <ferror@plt+0x1e5a0>
  42250c:	cbz	x1, 422558 <ferror@plt+0x1e5c8>
  422510:	ldr	x0, [x19]
  422514:	bl	40f7c0 <ferror@plt+0xb830>
  422518:	str	x0, [x19]
  42251c:	bl	40f700 <ferror@plt+0xb770>
  422520:	str	x0, [x19, #8]
  422524:	ldr	x19, [sp, #16]
  422528:	ldp	x29, x30, [sp], #32
  42252c:	ret
  422530:	ldr	x19, [sp, #16]
  422534:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422538:	ldp	x29, x30, [sp], #32
  42253c:	add	x1, x1, #0xe30
  422540:	add	x1, x1, #0xd0
  422544:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422548:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42254c:	add	x2, x2, #0xd78
  422550:	add	x0, x0, #0xf78
  422554:	b	419d28 <ferror@plt+0x15d98>
  422558:	ldr	x19, [sp, #16]
  42255c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422560:	ldp	x29, x30, [sp], #32
  422564:	add	x1, x1, #0xe30
  422568:	add	x1, x1, #0xd0
  42256c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422570:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422574:	add	x2, x2, #0xd88
  422578:	add	x0, x0, #0xf78
  42257c:	b	419d28 <ferror@plt+0x15d98>
  422580:	cbz	x0, 4225c0 <ferror@plt+0x1e630>
  422584:	stp	x29, x30, [sp, #-32]!
  422588:	mov	x29, sp
  42258c:	str	x19, [sp, #16]
  422590:	mov	x19, x0
  422594:	ldr	x0, [x0]
  422598:	bl	40ede8 <ferror@plt+0xae58>
  42259c:	str	x0, [x19]
  4225a0:	ldr	x1, [x19, #8]
  4225a4:	cbz	x1, 4225e0 <ferror@plt+0x1e650>
  4225a8:	ldr	w0, [x19, #16]
  4225ac:	add	w0, w0, #0x1
  4225b0:	str	w0, [x19, #16]
  4225b4:	ldr	x19, [sp, #16]
  4225b8:	ldp	x29, x30, [sp], #32
  4225bc:	ret
  4225c0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4225c4:	add	x1, x1, #0xe30
  4225c8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4225cc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4225d0:	add	x1, x1, #0xe0
  4225d4:	add	x2, x2, #0xd78
  4225d8:	add	x0, x0, #0xf78
  4225dc:	b	419d28 <ferror@plt+0x15d98>
  4225e0:	str	x0, [x19, #8]
  4225e4:	ldr	w0, [x19, #16]
  4225e8:	add	w0, w0, #0x1
  4225ec:	str	w0, [x19, #16]
  4225f0:	ldr	x19, [sp, #16]
  4225f4:	ldp	x29, x30, [sp], #32
  4225f8:	ret
  4225fc:	nop
  422600:	stp	x29, x30, [sp, #-32]!
  422604:	mov	x29, sp
  422608:	str	x19, [sp, #16]
  42260c:	mov	x19, x0
  422610:	cbz	x0, 4226b8 <ferror@plt+0x1e728>
  422614:	mov	w0, w2
  422618:	tbnz	w2, #31, 422628 <ferror@plt+0x1e698>
  42261c:	ldr	w2, [x19, #16]
  422620:	cmp	w2, w0
  422624:	b.hi	422658 <ferror@plt+0x1e6c8>  // b.pmore
  422628:	ldr	x0, [x19, #8]
  42262c:	bl	40ed88 <ferror@plt+0xadf8>
  422630:	ldr	x1, [x0, #8]
  422634:	str	x0, [x19, #8]
  422638:	cbz	x1, 42272c <ferror@plt+0x1e79c>
  42263c:	str	x1, [x19, #8]
  422640:	ldr	w0, [x19, #16]
  422644:	add	w0, w0, #0x1
  422648:	str	w0, [x19, #16]
  42264c:	ldr	x19, [sp, #16]
  422650:	ldp	x29, x30, [sp], #32
  422654:	ret
  422658:	cmp	w0, w2, lsr #1
  42265c:	b.ls	4226e0 <ferror@plt+0x1e750>  // b.plast
  422660:	mvn	w0, w0
  422664:	adds	w0, w0, w2
  422668:	ldr	x3, [x19, #8]
  42266c:	b.eq	422688 <ferror@plt+0x1e6f8>  // b.none
  422670:	mov	w2, #0x0                   	// #0
  422674:	nop
  422678:	add	w2, w2, #0x1
  42267c:	cmp	w2, w0
  422680:	ldr	x3, [x3, #16]
  422684:	b.ne	422678 <ferror@plt+0x1e6e8>  // b.any
  422688:	cbz	x3, 422704 <ferror@plt+0x1e774>
  42268c:	ldr	x0, [x19]
  422690:	mov	x2, x1
  422694:	mov	x1, x3
  422698:	bl	40ef90 <ferror@plt+0xb000>
  42269c:	str	x0, [x19]
  4226a0:	ldr	w1, [x19, #16]
  4226a4:	add	w1, w1, #0x1
  4226a8:	str	w1, [x19, #16]
  4226ac:	ldr	x19, [sp, #16]
  4226b0:	ldp	x29, x30, [sp], #32
  4226b4:	ret
  4226b8:	ldr	x19, [sp, #16]
  4226bc:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4226c0:	ldp	x29, x30, [sp], #32
  4226c4:	add	x1, x1, #0xe30
  4226c8:	add	x1, x1, #0xf8
  4226cc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4226d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4226d4:	add	x2, x2, #0xd78
  4226d8:	add	x0, x0, #0xf78
  4226dc:	b	419d28 <ferror@plt+0x15d98>
  4226e0:	ldr	x3, [x19]
  4226e4:	cbz	w0, 422688 <ferror@plt+0x1e6f8>
  4226e8:	mov	w2, #0x0                   	// #0
  4226ec:	nop
  4226f0:	add	w2, w2, #0x1
  4226f4:	cmp	w0, w2
  4226f8:	ldr	x3, [x3, #8]
  4226fc:	b.ne	4226f0 <ferror@plt+0x1e760>  // b.any
  422700:	cbnz	x3, 42268c <ferror@plt+0x1e6fc>
  422704:	ldr	x19, [sp, #16]
  422708:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42270c:	ldp	x29, x30, [sp], #32
  422710:	add	x1, x1, #0xe30
  422714:	add	x1, x1, #0x110
  422718:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42271c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422720:	add	x2, x2, #0xda0
  422724:	add	x0, x0, #0xf78
  422728:	b	419d28 <ferror@plt+0x15d98>
  42272c:	str	x0, [x19]
  422730:	b	422640 <ferror@plt+0x1e6b0>
  422734:	nop
  422738:	cbz	x0, 4227b4 <ferror@plt+0x1e824>
  42273c:	cbz	x1, 4227d4 <ferror@plt+0x1e844>
  422740:	ldr	x2, [x1, #16]
  422744:	cbz	x2, 422768 <ferror@plt+0x1e7d8>
  422748:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42274c:	add	x1, x1, #0xe30
  422750:	add	x1, x1, #0x128
  422754:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422758:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42275c:	add	x2, x2, #0xdc0
  422760:	add	x0, x0, #0xf78
  422764:	b	419d28 <ferror@plt+0x15d98>
  422768:	ldr	x2, [x1, #8]
  42276c:	cbz	x2, 422790 <ferror@plt+0x1e800>
  422770:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422774:	add	x1, x1, #0xe30
  422778:	add	x1, x1, #0x128
  42277c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422780:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422784:	add	x2, x2, #0xdd8
  422788:	add	x0, x0, #0xf78
  42278c:	b	419d28 <ferror@plt+0x15d98>
  422790:	ldr	x2, [x0]
  422794:	str	x2, [x1, #8]
  422798:	cbz	x2, 4227f4 <ferror@plt+0x1e864>
  42279c:	str	x1, [x2, #16]
  4227a0:	ldr	w2, [x0, #16]
  4227a4:	str	x1, [x0]
  4227a8:	add	w1, w2, #0x1
  4227ac:	str	w1, [x0, #16]
  4227b0:	ret
  4227b4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4227b8:	add	x1, x1, #0xe30
  4227bc:	add	x1, x1, #0x128
  4227c0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4227c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4227c8:	add	x2, x2, #0xd78
  4227cc:	add	x0, x0, #0xf78
  4227d0:	b	419d28 <ferror@plt+0x15d98>
  4227d4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4227d8:	add	x1, x1, #0xe30
  4227dc:	add	x1, x1, #0x128
  4227e0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4227e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4227e8:	add	x2, x2, #0xdb0
  4227ec:	add	x0, x0, #0xf78
  4227f0:	b	419d28 <ferror@plt+0x15d98>
  4227f4:	ldr	w2, [x0, #16]
  4227f8:	str	x1, [x0]
  4227fc:	str	x1, [x0, #8]
  422800:	add	w1, w2, #0x1
  422804:	str	w1, [x0, #16]
  422808:	ret
  42280c:	nop
  422810:	cbz	x0, 422854 <ferror@plt+0x1e8c4>
  422814:	stp	x29, x30, [sp, #-32]!
  422818:	mov	x29, sp
  42281c:	str	x19, [sp, #16]
  422820:	mov	x19, x0
  422824:	ldr	x0, [x0, #8]
  422828:	bl	40ed88 <ferror@plt+0xadf8>
  42282c:	ldr	x1, [x0, #8]
  422830:	str	x0, [x19, #8]
  422834:	cbz	x1, 422874 <ferror@plt+0x1e8e4>
  422838:	ldr	w0, [x19, #16]
  42283c:	str	x1, [x19, #8]
  422840:	add	w0, w0, #0x1
  422844:	str	w0, [x19, #16]
  422848:	ldr	x19, [sp, #16]
  42284c:	ldp	x29, x30, [sp], #32
  422850:	ret
  422854:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422858:	add	x1, x1, #0xe30
  42285c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422860:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422864:	add	x1, x1, #0x90
  422868:	add	x2, x2, #0xd78
  42286c:	add	x0, x0, #0xf78
  422870:	b	419d28 <ferror@plt+0x15d98>
  422874:	str	x0, [x19]
  422878:	ldr	w0, [x19, #16]
  42287c:	add	w0, w0, #0x1
  422880:	str	w0, [x19, #16]
  422884:	ldr	x19, [sp, #16]
  422888:	ldp	x29, x30, [sp], #32
  42288c:	ret
  422890:	cbz	x0, 42290c <ferror@plt+0x1e97c>
  422894:	cbz	x1, 42292c <ferror@plt+0x1e99c>
  422898:	ldr	x2, [x1, #16]
  42289c:	cbz	x2, 4228c0 <ferror@plt+0x1e930>
  4228a0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4228a4:	add	x1, x1, #0xe30
  4228a8:	add	x1, x1, #0x140
  4228ac:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4228b0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4228b4:	add	x2, x2, #0xdc0
  4228b8:	add	x0, x0, #0xf78
  4228bc:	b	419d28 <ferror@plt+0x15d98>
  4228c0:	ldr	x2, [x1, #8]
  4228c4:	cbz	x2, 4228e8 <ferror@plt+0x1e958>
  4228c8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4228cc:	add	x1, x1, #0xe30
  4228d0:	add	x1, x1, #0x140
  4228d4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4228d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4228dc:	add	x2, x2, #0xdd8
  4228e0:	add	x0, x0, #0xf78
  4228e4:	b	419d28 <ferror@plt+0x15d98>
  4228e8:	ldr	x2, [x0, #8]
  4228ec:	str	x2, [x1, #16]
  4228f0:	cbz	x2, 42294c <ferror@plt+0x1e9bc>
  4228f4:	str	x1, [x2, #8]
  4228f8:	ldr	w2, [x0, #16]
  4228fc:	str	x1, [x0, #8]
  422900:	add	w1, w2, #0x1
  422904:	str	w1, [x0, #16]
  422908:	ret
  42290c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422910:	add	x1, x1, #0xe30
  422914:	add	x1, x1, #0x140
  422918:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42291c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422920:	add	x2, x2, #0xd78
  422924:	add	x0, x0, #0xf78
  422928:	b	419d28 <ferror@plt+0x15d98>
  42292c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422930:	add	x1, x1, #0xe30
  422934:	add	x1, x1, #0x140
  422938:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42293c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422940:	add	x2, x2, #0xdb0
  422944:	add	x0, x0, #0xf78
  422948:	b	419d28 <ferror@plt+0x15d98>
  42294c:	ldr	w2, [x0, #16]
  422950:	str	x1, [x0]
  422954:	str	x1, [x0, #8]
  422958:	add	w1, w2, #0x1
  42295c:	str	w1, [x0, #16]
  422960:	ret
  422964:	nop
  422968:	cbz	x0, 422a10 <ferror@plt+0x1ea80>
  42296c:	mov	w3, w1
  422970:	mov	x1, x2
  422974:	cbz	x2, 422a30 <ferror@plt+0x1eaa0>
  422978:	tbnz	w3, #31, 422a0c <ferror@plt+0x1ea7c>
  42297c:	ldr	w5, [x0, #16]
  422980:	cmp	w5, w3
  422984:	b.ls	422a0c <ferror@plt+0x1ea7c>  // b.plast
  422988:	stp	x29, x30, [sp, #-16]!
  42298c:	mov	x29, sp
  422990:	ldr	x6, [x0]
  422994:	cbz	x6, 422a74 <ferror@plt+0x1eae4>
  422998:	ldr	x7, [x0, #8]
  42299c:	cbz	x7, 422aa0 <ferror@plt+0x1eb10>
  4229a0:	cmp	w3, w5, lsr #1
  4229a4:	b.ls	422a50 <ferror@plt+0x1eac0>  // b.plast
  4229a8:	mvn	w3, w3
  4229ac:	mov	x2, x7
  4229b0:	adds	w3, w3, w5
  4229b4:	b.eq	4229d0 <ferror@plt+0x1ea40>  // b.none
  4229b8:	mov	w4, #0x0                   	// #0
  4229bc:	nop
  4229c0:	add	w4, w4, #0x1
  4229c4:	cmp	w3, w4
  4229c8:	ldr	x2, [x2, #16]
  4229cc:	b.ne	4229c0 <ferror@plt+0x1ea30>  // b.any
  4229d0:	ldr	x3, [x2, #16]
  4229d4:	cbz	x3, 4229dc <ferror@plt+0x1ea4c>
  4229d8:	str	x1, [x3, #8]
  4229dc:	str	x1, [x2, #16]
  4229e0:	stp	x2, x3, [x1, #8]
  4229e4:	ldr	x1, [x6, #16]
  4229e8:	cbz	x1, 4229f0 <ferror@plt+0x1ea60>
  4229ec:	str	x1, [x0]
  4229f0:	ldr	x1, [x7, #8]
  4229f4:	cbz	x1, 4229fc <ferror@plt+0x1ea6c>
  4229f8:	str	x1, [x0, #8]
  4229fc:	add	w5, w5, #0x1
  422a00:	str	w5, [x0, #16]
  422a04:	ldp	x29, x30, [sp], #16
  422a08:	ret
  422a0c:	b	422890 <ferror@plt+0x1e900>
  422a10:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422a14:	add	x1, x1, #0xe30
  422a18:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422a1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422a20:	add	x1, x1, #0x158
  422a24:	add	x2, x2, #0xd78
  422a28:	add	x0, x0, #0xf78
  422a2c:	b	419d28 <ferror@plt+0x15d98>
  422a30:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422a34:	add	x1, x1, #0xe30
  422a38:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422a3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422a40:	add	x1, x1, #0x158
  422a44:	add	x2, x2, #0xdf0
  422a48:	add	x0, x0, #0xf78
  422a4c:	b	419d28 <ferror@plt+0x15d98>
  422a50:	mov	x2, x6
  422a54:	mov	w4, #0x0                   	// #0
  422a58:	cbz	w3, 4229d0 <ferror@plt+0x1ea40>
  422a5c:	nop
  422a60:	add	w4, w4, #0x1
  422a64:	cmp	w3, w4
  422a68:	ldr	x2, [x2, #8]
  422a6c:	b.ne	422a60 <ferror@plt+0x1ead0>  // b.any
  422a70:	b	4229d0 <ferror@plt+0x1ea40>
  422a74:	adrp	x3, 450000 <ferror@plt+0x4c070>
  422a78:	add	x3, x3, #0xe30
  422a7c:	adrp	x4, 450000 <ferror@plt+0x4c070>
  422a80:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422a84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422a88:	add	x3, x3, #0x170
  422a8c:	add	x4, x4, #0xe00
  422a90:	add	x1, x1, #0xe10
  422a94:	add	x0, x0, #0xf78
  422a98:	mov	w2, #0x1e2                 	// #482
  422a9c:	bl	430e98 <ferror@plt+0x2cf08>
  422aa0:	adrp	x3, 450000 <ferror@plt+0x4c070>
  422aa4:	add	x3, x3, #0xe30
  422aa8:	adrp	x4, 450000 <ferror@plt+0x4c070>
  422aac:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422ab0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422ab4:	add	x3, x3, #0x170
  422ab8:	add	x4, x4, #0xe20
  422abc:	add	x1, x1, #0xe10
  422ac0:	add	x0, x0, #0xf78
  422ac4:	mov	w2, #0x1e3                 	// #483
  422ac8:	bl	430e98 <ferror@plt+0x2cf08>
  422acc:	nop
  422ad0:	stp	x29, x30, [sp, #-32]!
  422ad4:	mov	x29, sp
  422ad8:	stp	x19, x20, [sp, #16]
  422adc:	cbz	x0, 422b28 <ferror@plt+0x1eb98>
  422ae0:	mov	x19, x0
  422ae4:	mov	x20, #0x0                   	// #0
  422ae8:	ldr	x0, [x0]
  422aec:	cbz	x0, 422b10 <ferror@plt+0x1eb80>
  422af0:	ldp	x20, x1, [x0]
  422af4:	str	x1, [x19]
  422af8:	cbz	x1, 422b20 <ferror@plt+0x1eb90>
  422afc:	str	xzr, [x1, #16]
  422b00:	bl	40ed28 <ferror@plt+0xad98>
  422b04:	ldr	w0, [x19, #16]
  422b08:	sub	w0, w0, #0x1
  422b0c:	str	w0, [x19, #16]
  422b10:	mov	x0, x20
  422b14:	ldp	x19, x20, [sp, #16]
  422b18:	ldp	x29, x30, [sp], #32
  422b1c:	ret
  422b20:	str	xzr, [x19, #8]
  422b24:	b	422b00 <ferror@plt+0x1eb70>
  422b28:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422b2c:	add	x1, x1, #0xe30
  422b30:	add	x1, x1, #0x188
  422b34:	mov	x20, #0x0                   	// #0
  422b38:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422b3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422b40:	add	x2, x2, #0xd78
  422b44:	add	x0, x0, #0xf78
  422b48:	bl	419d28 <ferror@plt+0x15d98>
  422b4c:	mov	x0, x20
  422b50:	ldp	x19, x20, [sp, #16]
  422b54:	ldp	x29, x30, [sp], #32
  422b58:	ret
  422b5c:	nop
  422b60:	cbz	x0, 422ba8 <ferror@plt+0x1ec18>
  422b64:	mov	x1, x0
  422b68:	ldr	x0, [x0]
  422b6c:	cbz	x0, 422bdc <ferror@plt+0x1ec4c>
  422b70:	ldr	x2, [x0, #8]
  422b74:	str	x2, [x1]
  422b78:	cbz	x2, 422b94 <ferror@plt+0x1ec04>
  422b7c:	str	xzr, [x2, #16]
  422b80:	ldr	w2, [x1, #16]
  422b84:	str	xzr, [x0, #8]
  422b88:	sub	w2, w2, #0x1
  422b8c:	str	w2, [x1, #16]
  422b90:	ret
  422b94:	ldr	w2, [x1, #16]
  422b98:	str	xzr, [x1, #8]
  422b9c:	sub	w2, w2, #0x1
  422ba0:	str	w2, [x1, #16]
  422ba4:	ret
  422ba8:	stp	x29, x30, [sp, #-16]!
  422bac:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422bb0:	add	x1, x1, #0xe30
  422bb4:	mov	x29, sp
  422bb8:	add	x1, x1, #0x1a0
  422bbc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422bc0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422bc4:	add	x2, x2, #0xd78
  422bc8:	add	x0, x0, #0xf78
  422bcc:	bl	419d28 <ferror@plt+0x15d98>
  422bd0:	mov	x0, #0x0                   	// #0
  422bd4:	ldp	x29, x30, [sp], #16
  422bd8:	ret
  422bdc:	ret
  422be0:	cbz	x0, 422bec <ferror@plt+0x1ec5c>
  422be4:	ldr	x0, [x0]
  422be8:	ret
  422bec:	stp	x29, x30, [sp, #-16]!
  422bf0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422bf4:	add	x1, x1, #0xe30
  422bf8:	mov	x29, sp
  422bfc:	add	x1, x1, #0x1b8
  422c00:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422c04:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422c08:	add	x2, x2, #0xd78
  422c0c:	add	x0, x0, #0xf78
  422c10:	bl	419d28 <ferror@plt+0x15d98>
  422c14:	mov	x0, #0x0                   	// #0
  422c18:	ldp	x29, x30, [sp], #16
  422c1c:	ret
  422c20:	cbz	x0, 422c2c <ferror@plt+0x1ec9c>
  422c24:	ldr	x0, [x0, #8]
  422c28:	ret
  422c2c:	stp	x29, x30, [sp, #-16]!
  422c30:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422c34:	add	x1, x1, #0xe30
  422c38:	mov	x29, sp
  422c3c:	add	x1, x1, #0x1d0
  422c40:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422c44:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422c48:	add	x2, x2, #0xd78
  422c4c:	add	x0, x0, #0xf78
  422c50:	bl	419d28 <ferror@plt+0x15d98>
  422c54:	mov	x0, #0x0                   	// #0
  422c58:	ldp	x29, x30, [sp], #16
  422c5c:	ret
  422c60:	stp	x29, x30, [sp, #-32]!
  422c64:	mov	x29, sp
  422c68:	str	x19, [sp, #16]
  422c6c:	cbz	x0, 422cbc <ferror@plt+0x1ed2c>
  422c70:	mov	x1, x0
  422c74:	mov	x19, #0x0                   	// #0
  422c78:	ldr	x0, [x0, #8]
  422c7c:	cbz	x0, 422ca4 <ferror@plt+0x1ed14>
  422c80:	ldr	x2, [x0, #16]
  422c84:	ldr	x19, [x0]
  422c88:	str	x2, [x1, #8]
  422c8c:	cbz	x2, 422cb4 <ferror@plt+0x1ed24>
  422c90:	str	xzr, [x2, #8]
  422c94:	ldr	w2, [x1, #16]
  422c98:	sub	w2, w2, #0x1
  422c9c:	str	w2, [x1, #16]
  422ca0:	bl	40ed28 <ferror@plt+0xad98>
  422ca4:	mov	x0, x19
  422ca8:	ldr	x19, [sp, #16]
  422cac:	ldp	x29, x30, [sp], #32
  422cb0:	ret
  422cb4:	str	xzr, [x1]
  422cb8:	b	422c94 <ferror@plt+0x1ed04>
  422cbc:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422cc0:	add	x1, x1, #0xe30
  422cc4:	add	x1, x1, #0x1e8
  422cc8:	mov	x19, #0x0                   	// #0
  422ccc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422cd0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422cd4:	add	x2, x2, #0xd78
  422cd8:	add	x0, x0, #0xf78
  422cdc:	bl	419d28 <ferror@plt+0x15d98>
  422ce0:	mov	x0, x19
  422ce4:	ldr	x19, [sp, #16]
  422ce8:	ldp	x29, x30, [sp], #32
  422cec:	ret
  422cf0:	stp	x29, x30, [sp, #-48]!
  422cf4:	mov	x29, sp
  422cf8:	str	x21, [sp, #32]
  422cfc:	cbz	x0, 422dc8 <ferror@plt+0x1ee38>
  422d00:	mov	w2, w1
  422d04:	ldr	w1, [x0, #16]
  422d08:	stp	x19, x20, [sp, #16]
  422d0c:	mov	x21, #0x0                   	// #0
  422d10:	mov	x19, x0
  422d14:	cmp	w1, w2
  422d18:	b.ls	422d80 <ferror@plt+0x1edf0>  // b.plast
  422d1c:	cmp	w2, w1, lsr #1
  422d20:	ldp	x0, x3, [x0]
  422d24:	b.ls	422d94 <ferror@plt+0x1ee04>  // b.plast
  422d28:	mvn	w2, w2
  422d2c:	mov	x20, x3
  422d30:	adds	w2, w2, w1
  422d34:	b.eq	422dfc <ferror@plt+0x1ee6c>  // b.none
  422d38:	mov	w1, #0x0                   	// #0
  422d3c:	nop
  422d40:	add	w1, w1, #0x1
  422d44:	cmp	w2, w1
  422d48:	ldr	x20, [x20, #16]
  422d4c:	b.ne	422d40 <ferror@plt+0x1edb0>  // b.any
  422d50:	cmp	x3, x20
  422d54:	ldr	x21, [x20]
  422d58:	b.eq	422dbc <ferror@plt+0x1ee2c>  // b.none
  422d5c:	mov	x1, x20
  422d60:	bl	40f248 <ferror@plt+0xb2b8>
  422d64:	ldr	w1, [x19, #16]
  422d68:	mov	x2, x0
  422d6c:	str	x2, [x19]
  422d70:	mov	x0, x20
  422d74:	sub	w1, w1, #0x1
  422d78:	str	w1, [x19, #16]
  422d7c:	bl	40ed18 <ferror@plt+0xad88>
  422d80:	mov	x0, x21
  422d84:	ldp	x19, x20, [sp, #16]
  422d88:	ldr	x21, [sp, #32]
  422d8c:	ldp	x29, x30, [sp], #48
  422d90:	ret
  422d94:	mov	x20, x0
  422d98:	cbz	w2, 422d50 <ferror@plt+0x1edc0>
  422d9c:	mov	w1, #0x0                   	// #0
  422da0:	add	w1, w1, #0x1
  422da4:	cmp	w2, w1
  422da8:	ldr	x20, [x20, #8]
  422dac:	b.ne	422da0 <ferror@plt+0x1ee10>  // b.any
  422db0:	cmp	x3, x20
  422db4:	ldr	x21, [x20]
  422db8:	b.ne	422d5c <ferror@plt+0x1edcc>  // b.any
  422dbc:	ldr	x1, [x3, #16]
  422dc0:	str	x1, [x19, #8]
  422dc4:	b	422d5c <ferror@plt+0x1edcc>
  422dc8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422dcc:	add	x1, x1, #0xe30
  422dd0:	add	x1, x1, #0x200
  422dd4:	mov	x21, #0x0                   	// #0
  422dd8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422ddc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422de0:	add	x2, x2, #0xd78
  422de4:	add	x0, x0, #0xf78
  422de8:	bl	419d28 <ferror@plt+0x15d98>
  422dec:	mov	x0, x21
  422df0:	ldr	x21, [sp, #32]
  422df4:	ldp	x29, x30, [sp], #48
  422df8:	ret
  422dfc:	ldr	x21, [x3]
  422e00:	b	422dbc <ferror@plt+0x1ee2c>
  422e04:	nop
  422e08:	cbz	x0, 422e50 <ferror@plt+0x1eec0>
  422e0c:	mov	x1, x0
  422e10:	ldr	x0, [x0, #8]
  422e14:	cbz	x0, 422e84 <ferror@plt+0x1eef4>
  422e18:	ldr	x2, [x0, #16]
  422e1c:	str	x2, [x1, #8]
  422e20:	cbz	x2, 422e3c <ferror@plt+0x1eeac>
  422e24:	str	xzr, [x2, #8]
  422e28:	ldr	w2, [x1, #16]
  422e2c:	str	xzr, [x0, #16]
  422e30:	sub	w2, w2, #0x1
  422e34:	str	w2, [x1, #16]
  422e38:	ret
  422e3c:	ldr	w2, [x1, #16]
  422e40:	str	xzr, [x1]
  422e44:	sub	w2, w2, #0x1
  422e48:	str	w2, [x1, #16]
  422e4c:	ret
  422e50:	stp	x29, x30, [sp, #-16]!
  422e54:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422e58:	add	x1, x1, #0xe30
  422e5c:	mov	x29, sp
  422e60:	add	x1, x1, #0x210
  422e64:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422e68:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422e6c:	add	x2, x2, #0xd78
  422e70:	add	x0, x0, #0xf78
  422e74:	bl	419d28 <ferror@plt+0x15d98>
  422e78:	mov	x0, #0x0                   	// #0
  422e7c:	ldp	x29, x30, [sp], #16
  422e80:	ret
  422e84:	ret
  422e88:	stp	x29, x30, [sp, #-32]!
  422e8c:	mov	x29, sp
  422e90:	stp	x19, x20, [sp, #16]
  422e94:	cbz	x0, 422f68 <ferror@plt+0x1efd8>
  422e98:	mov	x20, x0
  422e9c:	ldr	w0, [x0, #16]
  422ea0:	mov	x19, #0x0                   	// #0
  422ea4:	cmp	w0, w1
  422ea8:	b.ls	422f04 <ferror@plt+0x1ef74>  // b.plast
  422eac:	cmp	w1, w0, lsr #1
  422eb0:	b.ls	422f14 <ferror@plt+0x1ef84>  // b.plast
  422eb4:	mvn	w1, w1
  422eb8:	adds	w1, w1, w0
  422ebc:	ldr	x19, [x20, #8]
  422ec0:	b.eq	422f9c <ferror@plt+0x1f00c>  // b.none
  422ec4:	mov	w0, #0x0                   	// #0
  422ec8:	add	w0, w0, #0x1
  422ecc:	cmp	w0, w1
  422ed0:	ldr	x19, [x19, #16]
  422ed4:	b.ne	422ec8 <ferror@plt+0x1ef38>  // b.any
  422ed8:	cbz	x19, 422f34 <ferror@plt+0x1efa4>
  422edc:	ldr	x0, [x20, #8]
  422ee0:	cmp	x0, x19
  422ee4:	b.eq	422fa0 <ferror@plt+0x1f010>  // b.none
  422ee8:	ldr	x0, [x20]
  422eec:	mov	x1, x19
  422ef0:	bl	40f248 <ferror@plt+0xb2b8>
  422ef4:	str	x0, [x20]
  422ef8:	ldr	w1, [x20, #16]
  422efc:	sub	w1, w1, #0x1
  422f00:	str	w1, [x20, #16]
  422f04:	mov	x0, x19
  422f08:	ldp	x19, x20, [sp, #16]
  422f0c:	ldp	x29, x30, [sp], #32
  422f10:	ret
  422f14:	ldr	x19, [x20]
  422f18:	cbz	w1, 422ed8 <ferror@plt+0x1ef48>
  422f1c:	mov	w0, #0x0                   	// #0
  422f20:	add	w0, w0, #0x1
  422f24:	cmp	w1, w0
  422f28:	ldr	x19, [x19, #8]
  422f2c:	b.ne	422f20 <ferror@plt+0x1ef90>  // b.any
  422f30:	cbnz	x19, 422edc <ferror@plt+0x1ef4c>
  422f34:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422f38:	add	x1, x1, #0xe30
  422f3c:	add	x1, x1, #0x240
  422f40:	mov	x19, #0x0                   	// #0
  422f44:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422f48:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422f4c:	add	x2, x2, #0xdf0
  422f50:	add	x0, x0, #0xf78
  422f54:	bl	419d28 <ferror@plt+0x15d98>
  422f58:	mov	x0, x19
  422f5c:	ldp	x19, x20, [sp, #16]
  422f60:	ldp	x29, x30, [sp], #32
  422f64:	ret
  422f68:	adrp	x1, 450000 <ferror@plt+0x4c070>
  422f6c:	add	x1, x1, #0xe30
  422f70:	add	x1, x1, #0x228
  422f74:	mov	x19, #0x0                   	// #0
  422f78:	adrp	x2, 450000 <ferror@plt+0x4c070>
  422f7c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  422f80:	add	x2, x2, #0xd78
  422f84:	add	x0, x0, #0xf78
  422f88:	bl	419d28 <ferror@plt+0x15d98>
  422f8c:	mov	x0, x19
  422f90:	ldp	x19, x20, [sp, #16]
  422f94:	ldp	x29, x30, [sp], #32
  422f98:	ret
  422f9c:	cbz	x19, 422f34 <ferror@plt+0x1efa4>
  422fa0:	ldr	x0, [x19, #16]
  422fa4:	str	x0, [x20, #8]
  422fa8:	b	422ee8 <ferror@plt+0x1ef58>
  422fac:	nop
  422fb0:	cbz	x0, 423018 <ferror@plt+0x1f088>
  422fb4:	ldr	w2, [x0, #16]
  422fb8:	cmp	w2, w1
  422fbc:	b.ls	42304c <ferror@plt+0x1f0bc>  // b.plast
  422fc0:	cmp	w1, w2, lsr #1
  422fc4:	b.ls	422ff4 <ferror@plt+0x1f064>  // b.plast
  422fc8:	mvn	w1, w1
  422fcc:	adds	w1, w2, w1
  422fd0:	ldr	x0, [x0, #8]
  422fd4:	b.eq	423014 <ferror@plt+0x1f084>  // b.none
  422fd8:	mov	w2, #0x0                   	// #0
  422fdc:	nop
  422fe0:	add	w2, w2, #0x1
  422fe4:	cmp	w1, w2
  422fe8:	ldr	x0, [x0, #16]
  422fec:	b.ne	422fe0 <ferror@plt+0x1f050>  // b.any
  422ff0:	ret
  422ff4:	ldr	x0, [x0]
  422ff8:	cbz	w1, 423014 <ferror@plt+0x1f084>
  422ffc:	mov	w2, #0x0                   	// #0
  423000:	add	w2, w2, #0x1
  423004:	cmp	w1, w2
  423008:	ldr	x0, [x0, #8]
  42300c:	b.ne	423000 <ferror@plt+0x1f070>  // b.any
  423010:	ret
  423014:	ret
  423018:	stp	x29, x30, [sp, #-16]!
  42301c:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423020:	add	x1, x1, #0xe30
  423024:	mov	x29, sp
  423028:	add	x1, x1, #0x250
  42302c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423030:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423034:	add	x2, x2, #0xd78
  423038:	add	x0, x0, #0xf78
  42303c:	bl	419d28 <ferror@plt+0x15d98>
  423040:	mov	x0, #0x0                   	// #0
  423044:	ldp	x29, x30, [sp], #16
  423048:	ret
  42304c:	mov	x0, #0x0                   	// #0
  423050:	ret
  423054:	nop
  423058:	cbz	x0, 423064 <ferror@plt+0x1f0d4>
  42305c:	ldr	x0, [x0]
  423060:	b	40f690 <ferror@plt+0xb700>
  423064:	stp	x29, x30, [sp, #-16]!
  423068:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42306c:	add	x1, x1, #0xe30
  423070:	mov	x29, sp
  423074:	add	x1, x1, #0x268
  423078:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42307c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423080:	add	x2, x2, #0xd78
  423084:	add	x0, x0, #0xf78
  423088:	bl	419d28 <ferror@plt+0x15d98>
  42308c:	mov	w0, #0xffffffff            	// #-1
  423090:	ldp	x29, x30, [sp], #16
  423094:	ret
  423098:	cbz	x0, 4230e0 <ferror@plt+0x1f150>
  42309c:	cbz	x1, 423100 <ferror@plt+0x1f170>
  4230a0:	stp	x29, x30, [sp, #-32]!
  4230a4:	mov	x29, sp
  4230a8:	str	x19, [sp, #16]
  4230ac:	mov	x19, x0
  4230b0:	ldr	x0, [x0, #8]
  4230b4:	cmp	x0, x1
  4230b8:	b.eq	423120 <ferror@plt+0x1f190>  // b.none
  4230bc:	ldr	x0, [x19]
  4230c0:	bl	40f248 <ferror@plt+0xb2b8>
  4230c4:	str	x0, [x19]
  4230c8:	ldr	w1, [x19, #16]
  4230cc:	sub	w1, w1, #0x1
  4230d0:	str	w1, [x19, #16]
  4230d4:	ldr	x19, [sp, #16]
  4230d8:	ldp	x29, x30, [sp], #32
  4230dc:	ret
  4230e0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4230e4:	add	x1, x1, #0xe30
  4230e8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4230ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4230f0:	add	x1, x1, #0x240
  4230f4:	add	x2, x2, #0xd78
  4230f8:	add	x0, x0, #0xf78
  4230fc:	b	419d28 <ferror@plt+0x15d98>
  423100:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423104:	add	x1, x1, #0xe30
  423108:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42310c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423110:	add	x1, x1, #0x240
  423114:	add	x2, x2, #0xdf0
  423118:	add	x0, x0, #0xf78
  42311c:	b	419d28 <ferror@plt+0x15d98>
  423120:	ldr	x0, [x1, #16]
  423124:	str	x0, [x19, #8]
  423128:	b	4230bc <ferror@plt+0x1f12c>
  42312c:	nop
  423130:	cbz	x0, 423188 <ferror@plt+0x1f1f8>
  423134:	stp	x29, x30, [sp, #-32]!
  423138:	mov	x29, sp
  42313c:	stp	x19, x20, [sp, #16]
  423140:	mov	x20, x1
  423144:	cbz	x1, 4231a8 <ferror@plt+0x1f218>
  423148:	mov	x19, x0
  42314c:	ldr	x0, [x0, #8]
  423150:	cmp	x1, x0
  423154:	b.eq	4231d0 <ferror@plt+0x1f240>  // b.none
  423158:	ldr	x0, [x19]
  42315c:	mov	x1, x20
  423160:	bl	40f248 <ferror@plt+0xb2b8>
  423164:	mov	x2, x0
  423168:	ldr	w1, [x19, #16]
  42316c:	mov	x0, x20
  423170:	str	x2, [x19]
  423174:	sub	w1, w1, #0x1
  423178:	str	w1, [x19, #16]
  42317c:	ldp	x19, x20, [sp, #16]
  423180:	ldp	x29, x30, [sp], #32
  423184:	b	40ed18 <ferror@plt+0xad88>
  423188:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42318c:	add	x1, x1, #0xe30
  423190:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423194:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423198:	add	x1, x1, #0x280
  42319c:	add	x2, x2, #0xd78
  4231a0:	add	x0, x0, #0xf78
  4231a4:	b	419d28 <ferror@plt+0x15d98>
  4231a8:	ldp	x19, x20, [sp, #16]
  4231ac:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4231b0:	ldp	x29, x30, [sp], #32
  4231b4:	add	x1, x1, #0xe30
  4231b8:	add	x1, x1, #0x280
  4231bc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4231c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4231c4:	add	x2, x2, #0xdf0
  4231c8:	add	x0, x0, #0xf78
  4231cc:	b	419d28 <ferror@plt+0x15d98>
  4231d0:	ldr	x0, [x1, #16]
  4231d4:	str	x0, [x19, #8]
  4231d8:	b	423158 <ferror@plt+0x1f1c8>
  4231dc:	nop
  4231e0:	cbz	x0, 4231f4 <ferror@plt+0x1f264>
  4231e4:	ldr	x0, [x0]
  4231e8:	cbz	x0, 423228 <ferror@plt+0x1f298>
  4231ec:	ldr	x0, [x0]
  4231f0:	ret
  4231f4:	stp	x29, x30, [sp, #-16]!
  4231f8:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4231fc:	add	x1, x1, #0xe30
  423200:	mov	x29, sp
  423204:	add	x1, x1, #0x298
  423208:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42320c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423210:	add	x2, x2, #0xd78
  423214:	add	x0, x0, #0xf78
  423218:	bl	419d28 <ferror@plt+0x15d98>
  42321c:	mov	x0, #0x0                   	// #0
  423220:	ldp	x29, x30, [sp], #16
  423224:	ret
  423228:	ret
  42322c:	nop
  423230:	cbz	x0, 423244 <ferror@plt+0x1f2b4>
  423234:	ldr	x0, [x0, #8]
  423238:	cbz	x0, 423278 <ferror@plt+0x1f2e8>
  42323c:	ldr	x0, [x0]
  423240:	ret
  423244:	stp	x29, x30, [sp, #-16]!
  423248:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42324c:	add	x1, x1, #0xe30
  423250:	mov	x29, sp
  423254:	add	x1, x1, #0x2b0
  423258:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42325c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423260:	add	x2, x2, #0xd78
  423264:	add	x0, x0, #0xf78
  423268:	bl	419d28 <ferror@plt+0x15d98>
  42326c:	mov	x0, #0x0                   	// #0
  423270:	ldp	x29, x30, [sp], #16
  423274:	ret
  423278:	ret
  42327c:	nop
  423280:	cbz	x0, 4232f0 <ferror@plt+0x1f360>
  423284:	ldr	w2, [x0, #16]
  423288:	cmp	w1, w2
  42328c:	b.cs	423324 <ferror@plt+0x1f394>  // b.hs, b.nlast
  423290:	cmp	w1, w2, lsr #1
  423294:	b.ls	4232cc <ferror@plt+0x1f33c>  // b.plast
  423298:	mvn	w1, w1
  42329c:	adds	w1, w1, w2
  4232a0:	ldr	x0, [x0, #8]
  4232a4:	b.eq	4232c0 <ferror@plt+0x1f330>  // b.none
  4232a8:	mov	w2, #0x0                   	// #0
  4232ac:	nop
  4232b0:	add	w2, w2, #0x1
  4232b4:	cmp	w2, w1
  4232b8:	ldr	x0, [x0, #16]
  4232bc:	b.ne	4232b0 <ferror@plt+0x1f320>  // b.any
  4232c0:	cbz	x0, 4232ec <ferror@plt+0x1f35c>
  4232c4:	ldr	x0, [x0]
  4232c8:	ret
  4232cc:	ldr	x0, [x0]
  4232d0:	cbz	w1, 4232c0 <ferror@plt+0x1f330>
  4232d4:	mov	w2, #0x0                   	// #0
  4232d8:	add	w2, w2, #0x1
  4232dc:	cmp	w1, w2
  4232e0:	ldr	x0, [x0, #8]
  4232e4:	b.ne	4232d8 <ferror@plt+0x1f348>  // b.any
  4232e8:	b	4232c0 <ferror@plt+0x1f330>
  4232ec:	ret
  4232f0:	stp	x29, x30, [sp, #-16]!
  4232f4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4232f8:	add	x1, x1, #0xe30
  4232fc:	mov	x29, sp
  423300:	add	x1, x1, #0x2c8
  423304:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423308:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42330c:	add	x2, x2, #0xd78
  423310:	add	x0, x0, #0xf78
  423314:	bl	419d28 <ferror@plt+0x15d98>
  423318:	mov	x0, #0x0                   	// #0
  42331c:	ldp	x29, x30, [sp], #16
  423320:	ret
  423324:	mov	x0, #0x0                   	// #0
  423328:	ret
  42332c:	nop
  423330:	cbz	x0, 42333c <ferror@plt+0x1f3ac>
  423334:	ldr	x0, [x0]
  423338:	b	40f6c8 <ferror@plt+0xb738>
  42333c:	stp	x29, x30, [sp, #-16]!
  423340:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423344:	add	x1, x1, #0xe30
  423348:	mov	x29, sp
  42334c:	add	x1, x1, #0x2e0
  423350:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423354:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423358:	add	x2, x2, #0xd78
  42335c:	add	x0, x0, #0xf78
  423360:	bl	419d28 <ferror@plt+0x15d98>
  423364:	mov	w0, #0xffffffff            	// #-1
  423368:	ldp	x29, x30, [sp], #16
  42336c:	ret
  423370:	stp	x29, x30, [sp, #-32]!
  423374:	mov	x29, sp
  423378:	cbz	x0, 4233b4 <ferror@plt+0x1f424>
  42337c:	stp	x19, x20, [sp, #16]
  423380:	mov	x19, x0
  423384:	ldr	x0, [x0]
  423388:	bl	40f5d0 <ferror@plt+0xb640>
  42338c:	mov	x20, x0
  423390:	cbz	x0, 4233a0 <ferror@plt+0x1f410>
  423394:	mov	x0, x19
  423398:	mov	x1, x20
  42339c:	bl	423130 <ferror@plt+0x1f1a0>
  4233a0:	cmp	x20, #0x0
  4233a4:	cset	w0, ne  // ne = any
  4233a8:	ldp	x19, x20, [sp, #16]
  4233ac:	ldp	x29, x30, [sp], #32
  4233b0:	ret
  4233b4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4233b8:	add	x1, x1, #0xe30
  4233bc:	add	x1, x1, #0x2f0
  4233c0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4233c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4233c8:	add	x2, x2, #0xd78
  4233cc:	add	x0, x0, #0xf78
  4233d0:	bl	419d28 <ferror@plt+0x15d98>
  4233d4:	mov	w0, #0x0                   	// #0
  4233d8:	ldp	x29, x30, [sp], #32
  4233dc:	ret
  4233e0:	stp	x29, x30, [sp, #-64]!
  4233e4:	mov	x29, sp
  4233e8:	cbz	x0, 423480 <ferror@plt+0x1f4f0>
  4233ec:	stp	x19, x20, [sp, #16]
  4233f0:	ldr	x19, [x0]
  4233f4:	stp	x21, x22, [sp, #32]
  4233f8:	mov	x21, x0
  4233fc:	str	x23, [sp, #48]
  423400:	mov	x22, x1
  423404:	ldr	w23, [x0, #16]
  423408:	cbz	x19, 4234b8 <ferror@plt+0x1f528>
  42340c:	nop
  423410:	mov	x20, x19
  423414:	ldr	x19, [x19, #8]
  423418:	ldr	x2, [x20]
  42341c:	cmp	x2, x22
  423420:	b.eq	423444 <ferror@plt+0x1f4b4>  // b.none
  423424:	cbnz	x19, 423410 <ferror@plt+0x1f480>
  423428:	ldr	w0, [x21, #16]
  42342c:	ldp	x19, x20, [sp, #16]
  423430:	sub	w0, w23, w0
  423434:	ldp	x21, x22, [sp, #32]
  423438:	ldr	x23, [sp, #48]
  42343c:	ldp	x29, x30, [sp], #64
  423440:	ret
  423444:	ldr	x0, [x21, #8]
  423448:	mov	x1, x20
  42344c:	cmp	x20, x0
  423450:	b.eq	4234ac <ferror@plt+0x1f51c>  // b.none
  423454:	ldr	x0, [x21]
  423458:	bl	40f248 <ferror@plt+0xb2b8>
  42345c:	mov	x2, x0
  423460:	ldr	w1, [x21, #16]
  423464:	mov	x0, x20
  423468:	str	x2, [x21]
  42346c:	sub	w1, w1, #0x1
  423470:	str	w1, [x21, #16]
  423474:	bl	40ed18 <ferror@plt+0xad88>
  423478:	cbnz	x19, 423410 <ferror@plt+0x1f480>
  42347c:	b	423428 <ferror@plt+0x1f498>
  423480:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423484:	add	x1, x1, #0xe30
  423488:	add	x1, x1, #0x300
  42348c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423490:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423494:	add	x2, x2, #0xd78
  423498:	add	x0, x0, #0xf78
  42349c:	bl	419d28 <ferror@plt+0x15d98>
  4234a0:	mov	w0, #0x0                   	// #0
  4234a4:	ldp	x29, x30, [sp], #64
  4234a8:	ret
  4234ac:	ldr	x0, [x20, #16]
  4234b0:	str	x0, [x21, #8]
  4234b4:	b	423454 <ferror@plt+0x1f4c4>
  4234b8:	mov	w0, #0x0                   	// #0
  4234bc:	ldp	x19, x20, [sp, #16]
  4234c0:	ldp	x21, x22, [sp, #32]
  4234c4:	ldr	x23, [sp, #48]
  4234c8:	b	42343c <ferror@plt+0x1f4ac>
  4234cc:	nop
  4234d0:	stp	x29, x30, [sp, #-32]!
  4234d4:	mov	x29, sp
  4234d8:	str	x19, [sp, #16]
  4234dc:	mov	x19, x0
  4234e0:	cbz	x0, 42350c <ferror@plt+0x1f57c>
  4234e4:	cbz	x1, 423534 <ferror@plt+0x1f5a4>
  4234e8:	ldr	x0, [x19]
  4234ec:	bl	40ef90 <ferror@plt+0xb000>
  4234f0:	str	x0, [x19]
  4234f4:	ldr	w1, [x19, #16]
  4234f8:	add	w1, w1, #0x1
  4234fc:	str	w1, [x19, #16]
  423500:	ldr	x19, [sp, #16]
  423504:	ldp	x29, x30, [sp], #32
  423508:	ret
  42350c:	ldr	x19, [sp, #16]
  423510:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423514:	ldp	x29, x30, [sp], #32
  423518:	add	x1, x1, #0xe30
  42351c:	add	x1, x1, #0x110
  423520:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423524:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423528:	add	x2, x2, #0xd78
  42352c:	add	x0, x0, #0xf78
  423530:	b	419d28 <ferror@plt+0x15d98>
  423534:	ldr	x19, [sp, #16]
  423538:	adrp	x1, 450000 <ferror@plt+0x4c070>
  42353c:	ldp	x29, x30, [sp], #32
  423540:	add	x1, x1, #0xe30
  423544:	add	x1, x1, #0x110
  423548:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42354c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423550:	add	x2, x2, #0xda0
  423554:	add	x0, x0, #0xf78
  423558:	b	419d28 <ferror@plt+0x15d98>
  42355c:	nop
  423560:	cbz	x0, 4235b0 <ferror@plt+0x1f620>
  423564:	cbz	x1, 4235d0 <ferror@plt+0x1f640>
  423568:	stp	x29, x30, [sp, #-32]!
  42356c:	mov	x29, sp
  423570:	str	x19, [sp, #16]
  423574:	mov	x19, x0
  423578:	ldr	x0, [x0, #8]
  42357c:	cmp	x0, x1
  423580:	b.eq	4235f0 <ferror@plt+0x1f660>  // b.none
  423584:	ldr	x1, [x1, #8]
  423588:	cbz	x1, 423620 <ferror@plt+0x1f690>
  42358c:	ldr	x0, [x19]
  423590:	bl	40ef90 <ferror@plt+0xb000>
  423594:	str	x0, [x19]
  423598:	ldr	w1, [x19, #16]
  42359c:	add	w1, w1, #0x1
  4235a0:	str	w1, [x19, #16]
  4235a4:	ldr	x19, [sp, #16]
  4235a8:	ldp	x29, x30, [sp], #32
  4235ac:	ret
  4235b0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4235b4:	add	x1, x1, #0xe30
  4235b8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4235bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4235c0:	add	x1, x1, #0x318
  4235c4:	add	x2, x2, #0xd78
  4235c8:	add	x0, x0, #0xf78
  4235cc:	b	419d28 <ferror@plt+0x15d98>
  4235d0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4235d4:	add	x1, x1, #0xe30
  4235d8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4235dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4235e0:	add	x1, x1, #0x318
  4235e4:	add	x2, x2, #0xda0
  4235e8:	add	x0, x0, #0xf78
  4235ec:	b	419d28 <ferror@plt+0x15d98>
  4235f0:	mov	x1, x2
  4235f4:	bl	40ed88 <ferror@plt+0xadf8>
  4235f8:	ldr	x1, [x0, #8]
  4235fc:	str	x0, [x19, #8]
  423600:	cbz	x1, 423648 <ferror@plt+0x1f6b8>
  423604:	str	x1, [x19, #8]
  423608:	ldr	w0, [x19, #16]
  42360c:	add	w0, w0, #0x1
  423610:	str	w0, [x19, #16]
  423614:	ldr	x19, [sp, #16]
  423618:	ldp	x29, x30, [sp], #32
  42361c:	ret
  423620:	ldr	x19, [sp, #16]
  423624:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423628:	ldp	x29, x30, [sp], #32
  42362c:	add	x1, x1, #0xe30
  423630:	add	x1, x1, #0x110
  423634:	adrp	x2, 450000 <ferror@plt+0x4c070>
  423638:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42363c:	add	x2, x2, #0xda0
  423640:	add	x0, x0, #0xf78
  423644:	b	419d28 <ferror@plt+0x15d98>
  423648:	str	x0, [x19]
  42364c:	b	423608 <ferror@plt+0x1f678>
  423650:	cbz	x0, 423710 <ferror@plt+0x1f780>
  423654:	stp	x29, x30, [sp, #-64]!
  423658:	mov	x29, sp
  42365c:	stp	x19, x20, [sp, #16]
  423660:	mov	x20, x1
  423664:	ldr	x19, [x0]
  423668:	stp	x21, x22, [sp, #32]
  42366c:	mov	x21, x2
  423670:	str	x23, [sp, #48]
  423674:	mov	x22, x3
  423678:	mov	x23, x0
  42367c:	cbnz	x19, 42368c <ferror@plt+0x1f6fc>
  423680:	b	4236d4 <ferror@plt+0x1f744>
  423684:	ldr	x19, [x19, #8]
  423688:	cbz	x19, 4236d4 <ferror@plt+0x1f744>
  42368c:	ldr	x0, [x19]
  423690:	mov	x2, x22
  423694:	mov	x1, x20
  423698:	blr	x21
  42369c:	tbnz	w0, #31, 423684 <ferror@plt+0x1f6f4>
  4236a0:	ldr	x0, [x23]
  4236a4:	mov	x2, x20
  4236a8:	mov	x1, x19
  4236ac:	bl	40ef90 <ferror@plt+0xb000>
  4236b0:	str	x0, [x23]
  4236b4:	ldr	w1, [x23, #16]
  4236b8:	ldp	x19, x20, [sp, #16]
  4236bc:	add	w1, w1, #0x1
  4236c0:	str	w1, [x23, #16]
  4236c4:	ldp	x21, x22, [sp, #32]
  4236c8:	ldr	x23, [sp, #48]
  4236cc:	ldp	x29, x30, [sp], #64
  4236d0:	ret
  4236d4:	ldr	x0, [x23, #8]
  4236d8:	mov	x1, x20
  4236dc:	bl	40ed88 <ferror@plt+0xadf8>
  4236e0:	ldr	x1, [x0, #8]
  4236e4:	str	x0, [x23, #8]
  4236e8:	cbz	x1, 423730 <ferror@plt+0x1f7a0>
  4236ec:	str	x1, [x23, #8]
  4236f0:	ldr	w0, [x23, #16]
  4236f4:	ldp	x19, x20, [sp, #16]
  4236f8:	add	w0, w0, #0x1
  4236fc:	str	w0, [x23, #16]
  423700:	ldp	x21, x22, [sp, #32]
  423704:	ldr	x23, [sp, #48]
  423708:	ldp	x29, x30, [sp], #64
  42370c:	ret
  423710:	adrp	x1, 450000 <ferror@plt+0x4c070>
  423714:	add	x1, x1, #0xe30
  423718:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42371c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423720:	add	x1, x1, #0x330
  423724:	add	x2, x2, #0xd78
  423728:	add	x0, x0, #0xf78
  42372c:	b	419d28 <ferror@plt+0x15d98>
  423730:	str	x0, [x23]
  423734:	b	4236f0 <ferror@plt+0x1f760>
  423738:	stp	x29, x30, [sp, #-32]!
  42373c:	mov	x29, sp
  423740:	stp	x19, x20, [sp, #16]
  423744:	dmb	ish
  423748:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42374c:	add	x19, x0, #0xdb8
  423750:	ldr	x0, [x0, #3512]
  423754:	cbz	x0, 423768 <ferror@plt+0x1f7d8>
  423758:	ldr	w0, [x19, #8]
  42375c:	ldp	x19, x20, [sp, #16]
  423760:	ldp	x29, x30, [sp], #32
  423764:	ret
  423768:	mov	x0, x19
  42376c:	bl	431de8 <ferror@plt+0x2de58>
  423770:	cbz	w0, 423758 <ferror@plt+0x1f7c8>
  423774:	adrp	x0, 451000 <ferror@plt+0x4d070>
  423778:	add	x0, x0, #0x178
  42377c:	bl	4094c8 <ferror@plt+0x5538>
  423780:	mov	x20, x0
  423784:	cbz	x0, 4237e0 <ferror@plt+0x1f850>
  423788:	ldrb	w1, [x0]
  42378c:	cbz	w1, 4237e0 <ferror@plt+0x1f850>
  423790:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423794:	add	x1, x1, #0x190
  423798:	bl	403ad0 <strcmp@plt>
  42379c:	cbz	w0, 4237e0 <ferror@plt+0x1f850>
  4237a0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4237a4:	mov	x0, x20
  4237a8:	add	x1, x1, #0x198
  4237ac:	bl	403ad0 <strcmp@plt>
  4237b0:	cbnz	w0, 4237c0 <ferror@plt+0x1f830>
  4237b4:	mov	w0, #0x14                  	// #20
  4237b8:	str	w0, [x19, #8]
  4237bc:	b	4237e8 <ferror@plt+0x1f858>
  4237c0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4237c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4237c8:	mov	x3, x20
  4237cc:	add	x2, x2, #0x1a0
  4237d0:	add	x0, x0, #0xf78
  4237d4:	mov	w1, #0x10                  	// #16
  4237d8:	bl	4199b8 <ferror@plt+0x15a28>
  4237dc:	nop
  4237e0:	mov	w0, #0x16                  	// #22
  4237e4:	str	w0, [x19, #8]
  4237e8:	mov	x0, x19
  4237ec:	mov	x1, #0x1                   	// #1
  4237f0:	bl	431e88 <ferror@plt+0x2def8>
  4237f4:	ldr	w0, [x19, #8]
  4237f8:	ldp	x19, x20, [sp, #16]
  4237fc:	ldp	x29, x30, [sp], #32
  423800:	ret
  423804:	nop
  423808:	stp	x29, x30, [sp, #-32]!
  42380c:	mov	x29, sp
  423810:	stp	x19, x20, [sp, #16]
  423814:	mov	w20, w0
  423818:	mov	x0, #0x9c4                 	// #2500
  42381c:	bl	417c60 <ferror@plt+0x13cd0>
  423820:	mov	x19, x0
  423824:	cbz	x0, 4238c0 <ferror@plt+0x1f930>
  423828:	bl	423738 <ferror@plt+0x1f7a8>
  42382c:	cmp	w0, #0x14
  423830:	b.eq	42387c <ferror@plt+0x1f8ec>  // b.none
  423834:	cmp	w0, #0x16
  423838:	b.ne	4238ec <ferror@plt+0x1f95c>  // b.any
  42383c:	mov	w2, #0x8965                	// #35173
  423840:	mov	w1, w20
  423844:	mov	x0, #0x1                   	// #1
  423848:	movk	w2, #0x6c07, lsl #16
  42384c:	str	w20, [x19]
  423850:	eor	w1, w1, w1, lsr #30
  423854:	madd	w1, w1, w2, w0
  423858:	str	w1, [x19, x0, lsl #2]
  42385c:	add	x0, x0, #0x1
  423860:	cmp	x0, #0x270
  423864:	b.ne	423850 <ferror@plt+0x1f8c0>  // b.any
  423868:	str	w0, [x19, #2496]
  42386c:	mov	x0, x19
  423870:	ldp	x19, x20, [sp, #16]
  423874:	ldp	x29, x30, [sp], #32
  423878:	ret
  42387c:	cmp	w20, #0x0
  423880:	mov	x0, x19
  423884:	mov	w1, #0x2128                	// #8488
  423888:	mov	w2, #0xdcd                 	// #3533
  42388c:	movk	w1, #0x6b84, lsl #16
  423890:	csel	w20, w20, w1, ne  // ne = any
  423894:	mov	w1, w20
  423898:	add	x3, x19, #0x9c0
  42389c:	movk	w2, #0x1, lsl #16
  4238a0:	str	w20, [x0], #4
  4238a4:	nop
  4238a8:	mul	w1, w1, w2
  4238ac:	str	w1, [x0], #4
  4238b0:	cmp	x0, x3
  4238b4:	b.ne	4238a8 <ferror@plt+0x1f918>  // b.any
  4238b8:	mov	w0, #0x270                 	// #624
  4238bc:	b	423868 <ferror@plt+0x1f8d8>
  4238c0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4238c4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4238c8:	add	x2, x2, #0x1d8
  4238cc:	add	x1, x1, #0x230
  4238d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4238d4:	add	x0, x0, #0xf78
  4238d8:	bl	419d28 <ferror@plt+0x15d98>
  4238dc:	mov	x0, x19
  4238e0:	ldp	x19, x20, [sp, #16]
  4238e4:	ldp	x29, x30, [sp], #32
  4238e8:	ret
  4238ec:	adrp	x3, 451000 <ferror@plt+0x4d070>
  4238f0:	add	x3, x3, #0x230
  4238f4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4238f8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4238fc:	add	x3, x3, #0x10
  423900:	add	x1, x1, #0x1e8
  423904:	add	x0, x0, #0xf78
  423908:	mov	x4, #0x0                   	// #0
  42390c:	mov	w2, #0x156                 	// #342
  423910:	bl	430e98 <ferror@plt+0x2cf08>
  423914:	nop
  423918:	cbz	x0, 423920 <ferror@plt+0x1f990>
  42391c:	b	417d40 <ferror@plt+0x13db0>
  423920:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423924:	add	x1, x1, #0x230
  423928:	add	x1, x1, #0x20
  42392c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423930:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423934:	add	x2, x2, #0x1d8
  423938:	add	x0, x0, #0xf78
  42393c:	b	419d28 <ferror@plt+0x15d98>
  423940:	stp	x29, x30, [sp, #-32]!
  423944:	mov	x29, sp
  423948:	str	x19, [sp, #16]
  42394c:	cbz	x0, 42397c <ferror@plt+0x1f9ec>
  423950:	mov	x19, x0
  423954:	mov	x0, #0x9c4                 	// #2500
  423958:	bl	417c60 <ferror@plt+0x13cd0>
  42395c:	mov	x1, x19
  423960:	mov	x2, #0x9c4                 	// #2500
  423964:	mov	x19, x0
  423968:	bl	403460 <memcpy@plt>
  42396c:	mov	x0, x19
  423970:	ldr	x19, [sp, #16]
  423974:	ldp	x29, x30, [sp], #32
  423978:	ret
  42397c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423980:	add	x1, x1, #0x230
  423984:	add	x1, x1, #0x30
  423988:	mov	x19, #0x0                   	// #0
  42398c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423990:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423994:	add	x2, x2, #0x1d8
  423998:	add	x0, x0, #0xf78
  42399c:	bl	419d28 <ferror@plt+0x15d98>
  4239a0:	mov	x0, x19
  4239a4:	ldr	x19, [sp, #16]
  4239a8:	ldp	x29, x30, [sp], #32
  4239ac:	ret
  4239b0:	cbz	x0, 423a64 <ferror@plt+0x1fad4>
  4239b4:	stp	x29, x30, [sp, #-32]!
  4239b8:	mov	x29, sp
  4239bc:	stp	x19, x20, [sp, #16]
  4239c0:	mov	x19, x0
  4239c4:	mov	w20, w1
  4239c8:	bl	423738 <ferror@plt+0x1f7a8>
  4239cc:	cmp	w0, #0x14
  4239d0:	b.eq	423a18 <ferror@plt+0x1fa88>  // b.none
  4239d4:	cmp	w0, #0x16
  4239d8:	b.ne	423a80 <ferror@plt+0x1faf0>  // b.any
  4239dc:	mov	w0, #0x8965                	// #35173
  4239e0:	mov	w2, w20
  4239e4:	mov	x3, #0x1                   	// #1
  4239e8:	movk	w0, #0x6c07, lsl #16
  4239ec:	str	w20, [x19]
  4239f0:	eor	w2, w2, w2, lsr #30
  4239f4:	madd	w2, w2, w0, w3
  4239f8:	str	w2, [x19, x3, lsl #2]
  4239fc:	add	x3, x3, #0x1
  423a00:	cmp	x3, #0x270
  423a04:	b.ne	4239f0 <ferror@plt+0x1fa60>  // b.any
  423a08:	str	w3, [x19, #2496]
  423a0c:	ldp	x19, x20, [sp, #16]
  423a10:	ldp	x29, x30, [sp], #32
  423a14:	ret
  423a18:	cmp	w20, #0x0
  423a1c:	mov	x2, x19
  423a20:	mov	w0, #0x2128                	// #8488
  423a24:	add	x1, x19, #0x9c0
  423a28:	movk	w0, #0x6b84, lsl #16
  423a2c:	csel	w20, w20, w0, ne  // ne = any
  423a30:	mov	w3, w20
  423a34:	mov	w0, #0xdcd                 	// #3533
  423a38:	movk	w0, #0x1, lsl #16
  423a3c:	str	w20, [x2], #4
  423a40:	mul	w3, w3, w0
  423a44:	str	w3, [x2], #4
  423a48:	cmp	x2, x1
  423a4c:	b.ne	423a40 <ferror@plt+0x1fab0>  // b.any
  423a50:	mov	w0, #0x270                 	// #624
  423a54:	str	w0, [x19, #2496]
  423a58:	ldp	x19, x20, [sp, #16]
  423a5c:	ldp	x29, x30, [sp], #32
  423a60:	ret
  423a64:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423a68:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423a6c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423a70:	add	x2, x2, #0x1d8
  423a74:	add	x1, x1, #0x230
  423a78:	add	x0, x0, #0xf78
  423a7c:	b	419d28 <ferror@plt+0x15d98>
  423a80:	adrp	x3, 451000 <ferror@plt+0x4d070>
  423a84:	add	x3, x3, #0x230
  423a88:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423a8c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423a90:	add	x3, x3, #0x10
  423a94:	add	x1, x1, #0x1e8
  423a98:	add	x0, x0, #0xf78
  423a9c:	mov	x4, #0x0                   	// #0
  423aa0:	mov	w2, #0x156                 	// #342
  423aa4:	bl	430e98 <ferror@plt+0x2cf08>
  423aa8:	stp	x29, x30, [sp, #-96]!
  423aac:	mov	x29, sp
  423ab0:	stp	x21, x22, [sp, #32]
  423ab4:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  423ab8:	ldr	w0, [x22, #1952]
  423abc:	stp	x19, x20, [sp, #16]
  423ac0:	cbnz	w0, 423bd8 <ferror@plt+0x1fc48>
  423ac4:	add	x0, sp, #0x50
  423ac8:	bl	413398 <ferror@plt+0xf408>
  423acc:	ldr	q0, [sp, #80]
  423ad0:	xtn	v0.2s, v0.2d
  423ad4:	str	d0, [sp, #64]
  423ad8:	bl	403760 <getpid@plt>
  423adc:	str	w0, [sp, #72]
  423ae0:	bl	403800 <getppid@plt>
  423ae4:	str	w0, [sp, #76]
  423ae8:	mov	x0, #0x9c4                 	// #2500
  423aec:	bl	417c60 <ferror@plt+0x13cd0>
  423af0:	mov	x19, x0
  423af4:	cbz	x0, 423c70 <ferror@plt+0x1fce0>
  423af8:	mov	w1, #0xd6aa                	// #54954
  423afc:	add	x20, sp, #0x40
  423b00:	movk	w1, #0x12b, lsl #16
  423b04:	bl	4239b0 <ferror@plt+0x1fa20>
  423b08:	ldr	w1, [x19]
  423b0c:	mov	w7, #0x660d                	// #26125
  423b10:	mov	w3, #0x270                 	// #624
  423b14:	mov	w2, #0x0                   	// #0
  423b18:	mov	w0, #0x1                   	// #1
  423b1c:	movk	w7, #0x19, lsl #16
  423b20:	sxtw	x4, w0
  423b24:	eor	w1, w1, w1, lsr #30
  423b28:	ldr	w5, [x20, w2, sxtw #2]
  423b2c:	add	w0, w0, #0x1
  423b30:	cmp	w0, #0x26f
  423b34:	ldr	w6, [x19, x4, lsl #2]
  423b38:	mul	w1, w1, w7
  423b3c:	eor	w1, w1, w6
  423b40:	add	w1, w1, w5
  423b44:	add	w1, w1, w2
  423b48:	str	w1, [x19, x4, lsl #2]
  423b4c:	add	w2, w2, #0x1
  423b50:	b.le	423b60 <ferror@plt+0x1fbd0>
  423b54:	ldr	w1, [x19, #2492]
  423b58:	mov	w0, #0x1                   	// #1
  423b5c:	str	w1, [x19]
  423b60:	cmp	w2, #0x4
  423b64:	csel	w2, w2, wzr, lt  // lt = tstop
  423b68:	subs	w3, w3, #0x1
  423b6c:	b.ne	423b20 <ferror@plt+0x1fb90>  // b.any
  423b70:	mov	w5, #0x8b65                	// #35685
  423b74:	mov	w2, #0x26f                 	// #623
  423b78:	movk	w5, #0x5d58, lsl #16
  423b7c:	nop
  423b80:	sxtw	x3, w0
  423b84:	eor	w1, w1, w1, lsr #30
  423b88:	ldr	w4, [x19, x3, lsl #2]
  423b8c:	mul	w1, w1, w5
  423b90:	eor	w1, w1, w4
  423b94:	sub	w1, w1, w0
  423b98:	str	w1, [x19, x3, lsl #2]
  423b9c:	add	w0, w0, #0x1
  423ba0:	cmp	w0, #0x270
  423ba4:	b.ne	423bb4 <ferror@plt+0x1fc24>  // b.any
  423ba8:	ldr	w1, [x19, #2492]
  423bac:	mov	w0, #0x1                   	// #1
  423bb0:	str	w1, [x19]
  423bb4:	subs	w2, w2, #0x1
  423bb8:	b.ne	423b80 <ferror@plt+0x1fbf0>  // b.any
  423bbc:	mov	w0, #0x80000000            	// #-2147483648
  423bc0:	str	w0, [x19]
  423bc4:	mov	x0, x19
  423bc8:	ldp	x19, x20, [sp, #16]
  423bcc:	ldp	x21, x22, [sp, #32]
  423bd0:	ldp	x29, x30, [sp], #96
  423bd4:	ret
  423bd8:	adrp	x21, 451000 <ferror@plt+0x4d070>
  423bdc:	adrp	x20, 451000 <ferror@plt+0x4d070>
  423be0:	add	x21, x21, #0x1f0
  423be4:	add	x20, x20, #0x1f8
  423be8:	str	x23, [sp, #48]
  423bec:	bl	403e80 <__errno_location@plt>
  423bf0:	mov	x23, x0
  423bf4:	mov	x1, x21
  423bf8:	mov	x0, x20
  423bfc:	bl	403780 <fopen@plt>
  423c00:	mov	x19, x0
  423c04:	cbz	x0, 423ca4 <ferror@plt+0x1fd14>
  423c08:	add	x20, sp, #0x40
  423c0c:	mov	x3, #0x0                   	// #0
  423c10:	mov	w2, #0x2                   	// #2
  423c14:	mov	x1, #0x0                   	// #0
  423c18:	bl	403670 <setvbuf@plt>
  423c1c:	str	wzr, [x23]
  423c20:	mov	x1, #0x10                  	// #16
  423c24:	mov	x3, x19
  423c28:	mov	x0, x20
  423c2c:	mov	x2, #0x1                   	// #1
  423c30:	bl	403b60 <fread@plt>
  423c34:	ldr	w1, [x23]
  423c38:	cmp	w1, #0x4
  423c3c:	b.eq	423c1c <ferror@plt+0x1fc8c>  // b.none
  423c40:	cmp	w0, #0x1
  423c44:	b.eq	423c4c <ferror@plt+0x1fcbc>  // b.none
  423c48:	str	wzr, [x22, #1952]
  423c4c:	mov	x0, x19
  423c50:	bl	403740 <fclose@plt>
  423c54:	ldr	w0, [x22, #1952]
  423c58:	ldr	x23, [sp, #48]
  423c5c:	cbz	w0, 423ac4 <ferror@plt+0x1fb34>
  423c60:	mov	x0, #0x9c4                 	// #2500
  423c64:	bl	417c60 <ferror@plt+0x13cd0>
  423c68:	mov	x19, x0
  423c6c:	cbnz	x0, 423af8 <ferror@plt+0x1fb68>
  423c70:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423c74:	add	x1, x1, #0x230
  423c78:	add	x1, x1, #0x40
  423c7c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423c80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423c84:	add	x2, x2, #0x1d8
  423c88:	add	x0, x0, #0xf78
  423c8c:	bl	419d28 <ferror@plt+0x15d98>
  423c90:	mov	x0, x19
  423c94:	ldp	x19, x20, [sp, #16]
  423c98:	ldp	x21, x22, [sp, #32]
  423c9c:	ldp	x29, x30, [sp], #96
  423ca0:	ret
  423ca4:	ldr	w0, [x23]
  423ca8:	cmp	w0, #0x4
  423cac:	b.eq	423bf4 <ferror@plt+0x1fc64>  // b.none
  423cb0:	str	wzr, [x22, #1952]
  423cb4:	ldr	x23, [sp, #48]
  423cb8:	b	423ac4 <ferror@plt+0x1fb34>
  423cbc:	nop
  423cc0:	cbz	x0, 423dec <ferror@plt+0x1fe5c>
  423cc4:	stp	x29, x30, [sp, #-48]!
  423cc8:	mov	x29, sp
  423ccc:	stp	x19, x20, [sp, #16]
  423cd0:	mov	w20, w2
  423cd4:	cbz	w2, 423dc4 <ferror@plt+0x1fe34>
  423cd8:	mov	x19, x0
  423cdc:	str	x21, [sp, #32]
  423ce0:	mov	x21, x1
  423ce4:	mov	w1, #0xd6aa                	// #54954
  423ce8:	movk	w1, #0x12b, lsl #16
  423cec:	bl	4239b0 <ferror@plt+0x1fa20>
  423cf0:	cmp	w20, #0x270
  423cf4:	ldr	w3, [x19]
  423cf8:	mov	w5, #0x270                 	// #624
  423cfc:	mov	w1, #0x660d                	// #26125
  423d00:	csel	w5, w20, w5, cs  // cs = hs, nlast
  423d04:	mov	w0, #0x0                   	// #0
  423d08:	mov	w4, #0x1                   	// #1
  423d0c:	movk	w1, #0x19, lsl #16
  423d10:	sxtw	x6, w4
  423d14:	eor	w3, w3, w3, lsr #30
  423d18:	ldr	w7, [x21, w0, sxtw #2]
  423d1c:	add	w4, w4, #0x1
  423d20:	cmp	w4, #0x26f
  423d24:	ldr	w8, [x19, x6, lsl #2]
  423d28:	mul	w3, w3, w1
  423d2c:	eor	w3, w3, w8
  423d30:	add	w3, w3, w7
  423d34:	add	w3, w3, w0
  423d38:	str	w3, [x19, x6, lsl #2]
  423d3c:	add	w0, w0, #0x1
  423d40:	b.le	423d50 <ferror@plt+0x1fdc0>
  423d44:	ldr	w3, [x19, #2492]
  423d48:	mov	w4, #0x1                   	// #1
  423d4c:	str	w3, [x19]
  423d50:	cmp	w0, w20
  423d54:	csel	w0, w0, wzr, cc  // cc = lo, ul, last
  423d58:	subs	w5, w5, #0x1
  423d5c:	b.ne	423d10 <ferror@plt+0x1fd80>  // b.any
  423d60:	mov	w5, #0x8b65                	// #35685
  423d64:	mov	w0, #0x26f                 	// #623
  423d68:	movk	w5, #0x5d58, lsl #16
  423d6c:	nop
  423d70:	sxtw	x1, w4
  423d74:	eor	w3, w3, w3, lsr #30
  423d78:	ldr	w2, [x19, x1, lsl #2]
  423d7c:	mul	w3, w3, w5
  423d80:	eor	w3, w3, w2
  423d84:	sub	w3, w3, w4
  423d88:	str	w3, [x19, x1, lsl #2]
  423d8c:	add	w4, w4, #0x1
  423d90:	cmp	w4, #0x26f
  423d94:	b.le	423da4 <ferror@plt+0x1fe14>
  423d98:	ldr	w3, [x19, #2492]
  423d9c:	mov	w4, #0x1                   	// #1
  423da0:	str	w3, [x19]
  423da4:	subs	w0, w0, #0x1
  423da8:	b.ne	423d70 <ferror@plt+0x1fde0>  // b.any
  423dac:	mov	w0, #0x80000000            	// #-2147483648
  423db0:	ldr	x21, [sp, #32]
  423db4:	str	w0, [x19]
  423db8:	ldp	x19, x20, [sp, #16]
  423dbc:	ldp	x29, x30, [sp], #48
  423dc0:	ret
  423dc4:	ldp	x19, x20, [sp, #16]
  423dc8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423dcc:	ldp	x29, x30, [sp], #48
  423dd0:	add	x1, x1, #0x230
  423dd4:	add	x1, x1, #0x40
  423dd8:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423ddc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423de0:	add	x2, x2, #0x208
  423de4:	add	x0, x0, #0xf78
  423de8:	b	419d28 <ferror@plt+0x15d98>
  423dec:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423df0:	add	x1, x1, #0x230
  423df4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423df8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423dfc:	add	x1, x1, #0x40
  423e00:	add	x2, x2, #0x1d8
  423e04:	add	x0, x0, #0xf78
  423e08:	b	419d28 <ferror@plt+0x15d98>
  423e0c:	nop
  423e10:	stp	x29, x30, [sp, #-32]!
  423e14:	mov	x29, sp
  423e18:	stp	x19, x20, [sp, #16]
  423e1c:	mov	w20, w1
  423e20:	mov	x19, x0
  423e24:	mov	x0, #0x9c4                 	// #2500
  423e28:	bl	417c60 <ferror@plt+0x13cd0>
  423e2c:	mov	w2, w20
  423e30:	mov	x1, x19
  423e34:	mov	x19, x0
  423e38:	bl	423cc0 <ferror@plt+0x1fd30>
  423e3c:	mov	x0, x19
  423e40:	ldp	x19, x20, [sp, #16]
  423e44:	ldp	x29, x30, [sp], #32
  423e48:	ret
  423e4c:	nop
  423e50:	cbz	x0, 423f58 <ferror@plt+0x1ffc8>
  423e54:	ldr	w2, [x0, #2496]
  423e58:	add	w4, w2, #0x1
  423e5c:	cmp	w2, #0x26f
  423e60:	b.ls	423f28 <ferror@plt+0x1ff98>  // b.plast
  423e64:	ldr	w5, [x0]
  423e68:	adrp	x6, 451000 <ferror@plt+0x4d070>
  423e6c:	mov	x3, x0
  423e70:	add	x6, x6, #0x230
  423e74:	add	x8, x0, #0x38c
  423e78:	mov	x4, x0
  423e7c:	nop
  423e80:	and	w1, w5, #0x80000000
  423e84:	ldr	w5, [x4, #4]
  423e88:	ldr	w7, [x4, #1588]
  423e8c:	and	w2, w5, #0x7fffffff
  423e90:	orr	w1, w2, w1
  423e94:	ubfiz	x2, x1, #2, #1
  423e98:	eor	w1, w7, w1, lsr #1
  423e9c:	add	x2, x6, x2
  423ea0:	ldr	w2, [x2, #104]
  423ea4:	eor	w1, w1, w2
  423ea8:	str	w1, [x4], #4
  423eac:	cmp	x8, x4
  423eb0:	b.ne	423e80 <ferror@plt+0x1fef0>  // b.any
  423eb4:	ldr	w4, [x0, #908]
  423eb8:	add	x7, x0, #0x630
  423ebc:	nop
  423ec0:	and	w1, w4, #0x80000000
  423ec4:	ldr	w4, [x3, #912]
  423ec8:	ldr	w5, [x3]
  423ecc:	add	x3, x3, #0x4
  423ed0:	and	w2, w4, #0x7fffffff
  423ed4:	orr	w1, w2, w1
  423ed8:	ubfiz	x2, x1, #2, #1
  423edc:	eor	w1, w5, w1, lsr #1
  423ee0:	add	x2, x6, x2
  423ee4:	ldr	w2, [x2, #104]
  423ee8:	eor	w1, w1, w2
  423eec:	str	w1, [x3, #904]
  423ef0:	cmp	x7, x3
  423ef4:	b.ne	423ec0 <ferror@plt+0x1ff30>  // b.any
  423ef8:	ldr	w3, [x0]
  423efc:	mov	w4, #0x1                   	// #1
  423f00:	ldr	w1, [x0, #2492]
  423f04:	mov	w2, #0x0                   	// #0
  423f08:	ldr	w5, [x0, #1584]
  423f0c:	bfxil	w1, w3, #0, #31
  423f10:	ubfiz	x3, x1, #2, #1
  423f14:	eor	w1, w5, w1, lsr #1
  423f18:	add	x6, x6, x3
  423f1c:	ldr	w3, [x6, #104]
  423f20:	eor	w1, w1, w3
  423f24:	str	w1, [x0, #2492]
  423f28:	ldr	w3, [x0, w2, uxtw #2]
  423f2c:	mov	w2, #0x5680                	// #22144
  423f30:	movk	w2, #0x9d2c, lsl #16
  423f34:	str	w4, [x0, #2496]
  423f38:	mov	w1, #0xefc60000            	// #-272236544
  423f3c:	eor	w3, w3, w3, lsr #11
  423f40:	and	w0, w2, w3, lsl #7
  423f44:	eor	w2, w0, w3
  423f48:	and	w0, w1, w2, lsl #15
  423f4c:	eor	w0, w0, w2
  423f50:	eor	w0, w0, w0, lsr #18
  423f54:	ret
  423f58:	stp	x29, x30, [sp, #-16]!
  423f5c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423f60:	add	x1, x1, #0x230
  423f64:	mov	x29, sp
  423f68:	add	x1, x1, #0x58
  423f6c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423f70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423f74:	add	x2, x2, #0x1d8
  423f78:	add	x0, x0, #0xf78
  423f7c:	bl	419d28 <ferror@plt+0x15d98>
  423f80:	mov	w0, #0x0                   	// #0
  423f84:	ldp	x29, x30, [sp], #16
  423f88:	ret
  423f8c:	nop
  423f90:	stp	x29, x30, [sp, #-80]!
  423f94:	mov	x29, sp
  423f98:	stp	x19, x20, [sp, #16]
  423f9c:	sub	w19, w2, w1
  423fa0:	stp	x21, x22, [sp, #32]
  423fa4:	mov	w21, w1
  423fa8:	cbz	x0, 42407c <ferror@plt+0x200ec>
  423fac:	cmp	w2, w1
  423fb0:	b.le	423fe4 <ferror@plt+0x20054>
  423fb4:	mov	x20, x0
  423fb8:	bl	423738 <ferror@plt+0x1f7a8>
  423fbc:	cmp	w0, #0x14
  423fc0:	b.eq	424018 <ferror@plt+0x20088>  // b.none
  423fc4:	cmp	w0, #0x16
  423fc8:	b.ne	424134 <ferror@plt+0x201a4>  // b.any
  423fcc:	cbnz	w19, 42404c <ferror@plt+0x200bc>
  423fd0:	add	w0, w21, w19
  423fd4:	ldp	x19, x20, [sp, #16]
  423fd8:	ldp	x21, x22, [sp, #32]
  423fdc:	ldp	x29, x30, [sp], #80
  423fe0:	ret
  423fe4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  423fe8:	add	x1, x1, #0x230
  423fec:	add	x1, x1, #0x70
  423ff0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  423ff4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  423ff8:	add	x2, x2, #0x220
  423ffc:	add	x0, x0, #0xf78
  424000:	bl	419d28 <ferror@plt+0x15d98>
  424004:	mov	w0, w21
  424008:	ldp	x19, x20, [sp, #16]
  42400c:	ldp	x21, x22, [sp, #32]
  424010:	ldp	x29, x30, [sp], #80
  424014:	ret
  424018:	cmp	w19, #0x10, lsl #12
  42401c:	b.hi	4240b0 <ferror@plt+0x20120>  // b.pmore
  424020:	mov	x0, x20
  424024:	bl	423e50 <ferror@plt+0x1fec0>
  424028:	ucvtf	d0, w0
  42402c:	mov	x1, #0x100000              	// #1048576
  424030:	movk	x1, #0x3df0, lsl #48
  424034:	fmov	d1, x1
  424038:	scvtf	d2, w19
  42403c:	fmul	d0, d0, d1
  424040:	fmul	d0, d0, d2
  424044:	fcvtzs	w19, d0
  424048:	b	423fd0 <ferror@plt+0x20040>
  42404c:	mov	w0, #0x80000000            	// #-2147483648
  424050:	cmp	w19, w0
  424054:	b.ls	424114 <ferror@plt+0x20184>  // b.plast
  424058:	sub	w22, w19, #0x1
  42405c:	nop
  424060:	mov	x0, x20
  424064:	bl	423e50 <ferror@plt+0x1fec0>
  424068:	cmp	w0, w22
  42406c:	b.hi	424060 <ferror@plt+0x200d0>  // b.pmore
  424070:	udiv	w1, w0, w19
  424074:	msub	w19, w1, w19, w0
  424078:	b	423fd0 <ferror@plt+0x20040>
  42407c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424080:	add	x1, x1, #0x230
  424084:	add	x1, x1, #0x70
  424088:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42408c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424090:	add	x2, x2, #0x1d8
  424094:	add	x0, x0, #0xf78
  424098:	bl	419d28 <ferror@plt+0x15d98>
  42409c:	mov	w0, w21
  4240a0:	ldp	x19, x20, [sp, #16]
  4240a4:	ldp	x21, x22, [sp, #32]
  4240a8:	ldp	x29, x30, [sp], #80
  4240ac:	ret
  4240b0:	str	d10, [sp, #64]
  4240b4:	ucvtf	d10, w19
  4240b8:	mov	x0, #0x3df0000000000000    	// #4463067230724161536
  4240bc:	stp	d8, d9, [sp, #48]
  4240c0:	fmov	d9, #1.000000000000000000e+00
  4240c4:	fmov	d8, x0
  4240c8:	mov	x0, x20
  4240cc:	bl	423e50 <ferror@plt+0x1fec0>
  4240d0:	mov	w19, w0
  4240d4:	mov	x0, x20
  4240d8:	bl	423e50 <ferror@plt+0x1fec0>
  4240dc:	ucvtf	d0, w0
  4240e0:	ucvtf	d1, w19
  4240e4:	fmadd	d0, d1, d8, d0
  4240e8:	fmul	d0, d0, d8
  4240ec:	fcmpe	d0, d9
  4240f0:	b.ge	4240c8 <ferror@plt+0x20138>  // b.tcont
  4240f4:	fsub	d9, d0, d9
  4240f8:	movi	d1, #0x0
  4240fc:	fmul	d9, d9, d1
  424100:	fnmsub	d0, d10, d0, d9
  424104:	ldr	d10, [sp, #64]
  424108:	ldp	d8, d9, [sp, #48]
  42410c:	fcvtzs	w19, d0
  424110:	b	423fd0 <ferror@plt+0x20040>
  424114:	udiv	w22, w0, w19
  424118:	msub	w22, w22, w19, w0
  42411c:	lsl	w22, w22, #1
  424120:	cmp	w19, w22
  424124:	sub	w0, w22, w19
  424128:	csel	w22, w0, w22, ls  // ls = plast
  42412c:	mvn	w22, w22
  424130:	b	424060 <ferror@plt+0x200d0>
  424134:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424138:	add	x3, x3, #0x230
  42413c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424140:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424144:	add	x3, x3, #0x88
  424148:	add	x1, x1, #0x1e8
  42414c:	add	x0, x0, #0xf78
  424150:	mov	x4, #0x0                   	// #0
  424154:	mov	w2, #0x217                 	// #535
  424158:	stp	d8, d9, [sp, #48]
  42415c:	str	d10, [sp, #64]
  424160:	bl	430e98 <ferror@plt+0x2cf08>
  424164:	nop
  424168:	stp	x29, x30, [sp, #-48]!
  42416c:	mov	x1, #0x3df0000000000000    	// #4463067230724161536
  424170:	mov	x29, sp
  424174:	stp	x19, x20, [sp, #16]
  424178:	mov	x20, x0
  42417c:	stp	d8, d9, [sp, #32]
  424180:	fmov	d8, x1
  424184:	fmov	d9, #1.000000000000000000e+00
  424188:	mov	x0, x20
  42418c:	bl	423e50 <ferror@plt+0x1fec0>
  424190:	mov	w19, w0
  424194:	mov	x0, x20
  424198:	bl	423e50 <ferror@plt+0x1fec0>
  42419c:	ucvtf	d0, w0
  4241a0:	ucvtf	d1, w19
  4241a4:	fmadd	d0, d1, d8, d0
  4241a8:	fmul	d0, d0, d8
  4241ac:	fcmpe	d0, d9
  4241b0:	b.ge	424188 <ferror@plt+0x201f8>  // b.tcont
  4241b4:	ldp	x19, x20, [sp, #16]
  4241b8:	ldp	d8, d9, [sp, #32]
  4241bc:	ldp	x29, x30, [sp], #48
  4241c0:	ret
  4241c4:	nop
  4241c8:	stp	x29, x30, [sp, #-64]!
  4241cc:	mov	x1, #0x3df0000000000000    	// #4463067230724161536
  4241d0:	mov	x29, sp
  4241d4:	stp	d10, d11, [sp, #48]
  4241d8:	fmov	d11, d0
  4241dc:	fmov	d10, d1
  4241e0:	stp	x19, x20, [sp, #16]
  4241e4:	mov	x20, x0
  4241e8:	stp	d8, d9, [sp, #32]
  4241ec:	fmov	d9, x1
  4241f0:	fmov	d8, #1.000000000000000000e+00
  4241f4:	nop
  4241f8:	mov	x0, x20
  4241fc:	bl	423e50 <ferror@plt+0x1fec0>
  424200:	mov	w19, w0
  424204:	mov	x0, x20
  424208:	bl	423e50 <ferror@plt+0x1fec0>
  42420c:	ucvtf	d2, w0
  424210:	ucvtf	d3, w19
  424214:	fmadd	d2, d3, d9, d2
  424218:	fmul	d2, d2, d9
  42421c:	fcmpe	d2, d8
  424220:	b.ge	4241f8 <ferror@plt+0x20268>  // b.tcont
  424224:	fsub	d8, d2, d8
  424228:	ldp	x19, x20, [sp, #16]
  42422c:	fmul	d0, d8, d11
  424230:	fnmsub	d0, d10, d2, d0
  424234:	ldp	d8, d9, [sp, #32]
  424238:	ldp	d10, d11, [sp, #48]
  42423c:	ldp	x29, x30, [sp], #64
  424240:	ret
  424244:	nop
  424248:	stp	x29, x30, [sp, #-32]!
  42424c:	mov	x29, sp
  424250:	str	x19, [sp, #16]
  424254:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  424258:	add	x19, x19, #0xdb8
  42425c:	add	x0, x19, #0x10
  424260:	bl	43b8c0 <ferror@plt+0x37930>
  424264:	ldr	x0, [x19, #24]
  424268:	cbz	x0, 424290 <ferror@plt+0x20300>
  42426c:	bl	423e50 <ferror@plt+0x1fec0>
  424270:	mov	w1, w0
  424274:	add	x0, x19, #0x10
  424278:	mov	w19, w1
  42427c:	bl	43b990 <ferror@plt+0x37a00>
  424280:	mov	w0, w19
  424284:	ldr	x19, [sp, #16]
  424288:	ldp	x29, x30, [sp], #32
  42428c:	ret
  424290:	bl	423aa8 <ferror@plt+0x1fb18>
  424294:	str	x0, [x19, #24]
  424298:	b	42426c <ferror@plt+0x202dc>
  42429c:	nop
  4242a0:	stp	x29, x30, [sp, #-48]!
  4242a4:	mov	x29, sp
  4242a8:	stp	x19, x20, [sp, #16]
  4242ac:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4242b0:	add	x19, x19, #0xdb8
  4242b4:	mov	w20, w0
  4242b8:	add	x0, x19, #0x10
  4242bc:	str	x21, [sp, #32]
  4242c0:	mov	w21, w1
  4242c4:	bl	43b8c0 <ferror@plt+0x37930>
  4242c8:	ldr	x0, [x19, #24]
  4242cc:	cbz	x0, 424300 <ferror@plt+0x20370>
  4242d0:	mov	w1, w20
  4242d4:	mov	w2, w21
  4242d8:	bl	423f90 <ferror@plt+0x20000>
  4242dc:	mov	w1, w0
  4242e0:	add	x0, x19, #0x10
  4242e4:	mov	w19, w1
  4242e8:	bl	43b990 <ferror@plt+0x37a00>
  4242ec:	mov	w0, w19
  4242f0:	ldp	x19, x20, [sp, #16]
  4242f4:	ldr	x21, [sp, #32]
  4242f8:	ldp	x29, x30, [sp], #48
  4242fc:	ret
  424300:	bl	423aa8 <ferror@plt+0x1fb18>
  424304:	str	x0, [x19, #24]
  424308:	b	4242d0 <ferror@plt+0x20340>
  42430c:	nop
  424310:	stp	x29, x30, [sp, #-64]!
  424314:	mov	x29, sp
  424318:	stp	x19, x20, [sp, #16]
  42431c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  424320:	add	x19, x19, #0xdb8
  424324:	add	x0, x19, #0x10
  424328:	str	x21, [sp, #32]
  42432c:	str	d10, [sp, #40]
  424330:	stp	d8, d9, [sp, #48]
  424334:	bl	43b8c0 <ferror@plt+0x37930>
  424338:	ldr	x21, [x19, #24]
  42433c:	cbz	x21, 4243a0 <ferror@plt+0x20410>
  424340:	mov	x1, #0x3df0000000000000    	// #4463067230724161536
  424344:	fmov	d10, #1.000000000000000000e+00
  424348:	fmov	d9, x1
  42434c:	nop
  424350:	mov	x0, x21
  424354:	bl	423e50 <ferror@plt+0x1fec0>
  424358:	mov	w20, w0
  42435c:	mov	x0, x21
  424360:	bl	423e50 <ferror@plt+0x1fec0>
  424364:	ucvtf	d8, w0
  424368:	ucvtf	d0, w20
  42436c:	fmadd	d8, d0, d9, d8
  424370:	fmul	d8, d8, d9
  424374:	fcmpe	d8, d10
  424378:	b.ge	424350 <ferror@plt+0x203c0>  // b.tcont
  42437c:	add	x0, x19, #0x10
  424380:	bl	43b990 <ferror@plt+0x37a00>
  424384:	fmov	d0, d8
  424388:	ldr	d10, [sp, #40]
  42438c:	ldp	x19, x20, [sp, #16]
  424390:	ldr	x21, [sp, #32]
  424394:	ldp	d8, d9, [sp, #48]
  424398:	ldp	x29, x30, [sp], #64
  42439c:	ret
  4243a0:	bl	423aa8 <ferror@plt+0x1fb18>
  4243a4:	mov	x21, x0
  4243a8:	str	x0, [x19, #24]
  4243ac:	b	424340 <ferror@plt+0x203b0>
  4243b0:	stp	x29, x30, [sp, #-80]!
  4243b4:	mov	x29, sp
  4243b8:	stp	d8, d9, [sp, #48]
  4243bc:	fmov	d9, d1
  4243c0:	stp	d10, d11, [sp, #64]
  4243c4:	fmov	d10, d0
  4243c8:	stp	x19, x20, [sp, #16]
  4243cc:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4243d0:	add	x19, x19, #0xdb8
  4243d4:	add	x0, x19, #0x10
  4243d8:	str	x21, [sp, #32]
  4243dc:	bl	43b8c0 <ferror@plt+0x37930>
  4243e0:	ldr	x21, [x19, #24]
  4243e4:	cbz	x21, 424454 <ferror@plt+0x204c4>
  4243e8:	mov	x1, #0x3df0000000000000    	// #4463067230724161536
  4243ec:	fmov	d8, #1.000000000000000000e+00
  4243f0:	fmov	d11, x1
  4243f4:	nop
  4243f8:	mov	x0, x21
  4243fc:	bl	423e50 <ferror@plt+0x1fec0>
  424400:	mov	w20, w0
  424404:	mov	x0, x21
  424408:	bl	423e50 <ferror@plt+0x1fec0>
  42440c:	ucvtf	d2, w0
  424410:	ucvtf	d3, w20
  424414:	fmadd	d2, d3, d11, d2
  424418:	fmul	d2, d2, d11
  42441c:	fcmpe	d2, d8
  424420:	b.ge	4243f8 <ferror@plt+0x20468>  // b.tcont
  424424:	fsub	d8, d2, d8
  424428:	add	x0, x19, #0x10
  42442c:	fmul	d0, d8, d10
  424430:	fnmsub	d9, d9, d2, d0
  424434:	bl	43b990 <ferror@plt+0x37a00>
  424438:	fmov	d0, d9
  42443c:	ldp	x19, x20, [sp, #16]
  424440:	ldr	x21, [sp, #32]
  424444:	ldp	d8, d9, [sp, #48]
  424448:	ldp	d10, d11, [sp, #64]
  42444c:	ldp	x29, x30, [sp], #80
  424450:	ret
  424454:	bl	423aa8 <ferror@plt+0x1fb18>
  424458:	mov	x21, x0
  42445c:	str	x0, [x19, #24]
  424460:	b	4243e8 <ferror@plt+0x20458>
  424464:	nop
  424468:	stp	x29, x30, [sp, #-48]!
  42446c:	mov	x29, sp
  424470:	stp	x19, x20, [sp, #16]
  424474:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  424478:	add	x19, x19, #0xdb8
  42447c:	mov	w20, w0
  424480:	add	x0, x19, #0x10
  424484:	str	x21, [sp, #32]
  424488:	bl	43b8c0 <ferror@plt+0x37930>
  42448c:	ldr	x21, [x19, #24]
  424490:	cbz	x21, 424544 <ferror@plt+0x205b4>
  424494:	bl	423738 <ferror@plt+0x1f7a8>
  424498:	cmp	w0, #0x14
  42449c:	b.eq	4244f0 <ferror@plt+0x20560>  // b.none
  4244a0:	cmp	w0, #0x16
  4244a4:	b.ne	424570 <ferror@plt+0x205e0>  // b.any
  4244a8:	mov	w0, #0x8965                	// #35173
  4244ac:	mov	w2, w20
  4244b0:	mov	x3, #0x1                   	// #1
  4244b4:	movk	w0, #0x6c07, lsl #16
  4244b8:	str	w20, [x21]
  4244bc:	nop
  4244c0:	eor	w2, w2, w2, lsr #30
  4244c4:	madd	w2, w2, w0, w3
  4244c8:	str	w2, [x21, x3, lsl #2]
  4244cc:	add	x3, x3, #0x1
  4244d0:	cmp	x3, #0x270
  4244d4:	b.ne	4244c0 <ferror@plt+0x20530>  // b.any
  4244d8:	str	w3, [x21, #2496]
  4244dc:	add	x0, x19, #0x10
  4244e0:	ldp	x19, x20, [sp, #16]
  4244e4:	ldr	x21, [sp, #32]
  4244e8:	ldp	x29, x30, [sp], #48
  4244ec:	b	43b990 <ferror@plt+0x37a00>
  4244f0:	cmp	w20, #0x0
  4244f4:	mov	x0, x21
  4244f8:	mov	w1, #0x2128                	// #8488
  4244fc:	mov	w2, #0xdcd                 	// #3533
  424500:	movk	w1, #0x6b84, lsl #16
  424504:	csel	w20, w20, w1, ne  // ne = any
  424508:	mov	w1, w20
  42450c:	add	x3, x21, #0x9c0
  424510:	movk	w2, #0x1, lsl #16
  424514:	str	w20, [x0], #4
  424518:	mul	w1, w1, w2
  42451c:	str	w1, [x0], #4
  424520:	cmp	x0, x3
  424524:	b.ne	424518 <ferror@plt+0x20588>  // b.any
  424528:	mov	w0, #0x270                 	// #624
  42452c:	str	w0, [x21, #2496]
  424530:	add	x0, x19, #0x10
  424534:	ldp	x19, x20, [sp, #16]
  424538:	ldr	x21, [sp, #32]
  42453c:	ldp	x29, x30, [sp], #48
  424540:	b	43b990 <ferror@plt+0x37a00>
  424544:	mov	x0, #0x9c4                 	// #2500
  424548:	bl	417c60 <ferror@plt+0x13cd0>
  42454c:	mov	w1, w20
  424550:	mov	x20, x0
  424554:	bl	4239b0 <ferror@plt+0x1fa20>
  424558:	str	x20, [x19, #24]
  42455c:	add	x0, x19, #0x10
  424560:	ldp	x19, x20, [sp, #16]
  424564:	ldr	x21, [sp, #32]
  424568:	ldp	x29, x30, [sp], #48
  42456c:	b	43b990 <ferror@plt+0x37a00>
  424570:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424574:	add	x3, x3, #0x230
  424578:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42457c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424580:	add	x3, x3, #0x10
  424584:	add	x1, x1, #0x1e8
  424588:	add	x0, x0, #0xf78
  42458c:	mov	x4, #0x0                   	// #0
  424590:	mov	w2, #0x156                 	// #342
  424594:	bl	430e98 <ferror@plt+0x2cf08>
  424598:	stp	x29, x30, [sp, #-32]!
  42459c:	mov	x29, sp
  4245a0:	str	x19, [sp, #16]
  4245a4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4245a8:	ldr	w0, [x19, #3544]
  4245ac:	cbnz	w0, 4245c0 <ferror@plt+0x20630>
  4245b0:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4245b4:	add	x0, x0, #0x2d0
  4245b8:	bl	421a88 <ferror@plt+0x1daf8>
  4245bc:	str	w0, [x19, #3544]
  4245c0:	ldr	x19, [sp, #16]
  4245c4:	ldp	x29, x30, [sp], #32
  4245c8:	ret
  4245cc:	nop
  4245d0:	stp	x29, x30, [sp, #-48]!
  4245d4:	mov	x29, sp
  4245d8:	cbz	x0, 4246a4 <ferror@plt+0x20714>
  4245dc:	stp	x19, x20, [sp, #16]
  4245e0:	mov	x20, x0
  4245e4:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4245e8:	add	x0, x0, #0xb48
  4245ec:	str	x21, [sp, #32]
  4245f0:	bl	42aef0 <ferror@plt+0x26f60>
  4245f4:	adrp	x21, 451000 <ferror@plt+0x4d070>
  4245f8:	ldrb	w2, [x20]
  4245fc:	mov	x19, x0
  424600:	add	x21, x21, #0x300
  424604:	cbnz	w2, 424638 <ferror@plt+0x206a8>
  424608:	b	424654 <ferror@plt+0x206c4>
  42460c:	ldp	x0, x3, [x19, #8]
  424610:	add	x1, x0, #0x1
  424614:	cmp	x1, x3
  424618:	b.cs	424694 <ferror@plt+0x20704>  // b.hs, b.nlast
  42461c:	ldr	x3, [x19]
  424620:	str	x1, [x19, #8]
  424624:	strb	w2, [x3, x0]
  424628:	ldp	x1, x0, [x19]
  42462c:	strb	wzr, [x1, x0]
  424630:	ldrb	w2, [x20, #1]!
  424634:	cbz	w2, 424654 <ferror@plt+0x206c4>
  424638:	cmp	w2, #0x27
  42463c:	b.ne	42460c <ferror@plt+0x2067c>  // b.any
  424640:	mov	x1, x21
  424644:	mov	x0, x19
  424648:	bl	42b150 <ferror@plt+0x271c0>
  42464c:	ldrb	w2, [x20, #1]!
  424650:	cbnz	w2, 424638 <ferror@plt+0x206a8>
  424654:	ldp	x0, x2, [x19, #8]
  424658:	add	x1, x0, #0x1
  42465c:	cmp	x1, x2
  424660:	b.cs	4246cc <ferror@plt+0x2073c>  // b.hs, b.nlast
  424664:	ldr	x2, [x19]
  424668:	str	x1, [x19, #8]
  42466c:	mov	w1, #0x27                  	// #39
  424670:	strb	w1, [x2, x0]
  424674:	ldp	x1, x0, [x19]
  424678:	strb	wzr, [x1, x0]
  42467c:	mov	x0, x19
  424680:	mov	w1, #0x0                   	// #0
  424684:	ldp	x19, x20, [sp, #16]
  424688:	ldr	x21, [sp, #32]
  42468c:	ldp	x29, x30, [sp], #48
  424690:	b	42a758 <ferror@plt+0x267c8>
  424694:	mov	x0, x19
  424698:	mov	x1, #0xffffffffffffffff    	// #-1
  42469c:	bl	42c2c0 <ferror@plt+0x28330>
  4246a0:	b	424630 <ferror@plt+0x206a0>
  4246a4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4246a8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4246ac:	add	x2, x2, #0x2e8
  4246b0:	add	x1, x1, #0x498
  4246b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4246b8:	add	x0, x0, #0xf78
  4246bc:	bl	419d28 <ferror@plt+0x15d98>
  4246c0:	mov	x0, #0x0                   	// #0
  4246c4:	ldp	x29, x30, [sp], #48
  4246c8:	ret
  4246cc:	mov	x0, x19
  4246d0:	mov	w2, #0x27                  	// #39
  4246d4:	mov	x1, #0xffffffffffffffff    	// #-1
  4246d8:	bl	42c2c0 <ferror@plt+0x28330>
  4246dc:	mov	x0, x19
  4246e0:	mov	w1, #0x0                   	// #0
  4246e4:	ldp	x19, x20, [sp, #16]
  4246e8:	ldr	x21, [sp, #32]
  4246ec:	ldp	x29, x30, [sp], #48
  4246f0:	b	42a758 <ferror@plt+0x267c8>
  4246f4:	nop
  4246f8:	stp	x29, x30, [sp, #-80]!
  4246fc:	mov	x29, sp
  424700:	cbz	x0, 424908 <ferror@plt+0x20978>
  424704:	stp	x19, x20, [sp, #16]
  424708:	stp	x21, x22, [sp, #32]
  42470c:	stp	x23, x24, [sp, #48]
  424710:	mov	x23, x1
  424714:	mov	w24, #0x5c                  	// #92
  424718:	stp	x25, x26, [sp, #64]
  42471c:	bl	427a88 <ferror@plt+0x23af8>
  424720:	mov	x22, x0
  424724:	mov	x19, x22
  424728:	mov	x0, #0x0                   	// #0
  42472c:	bl	42aef0 <ferror@plt+0x26f60>
  424730:	mov	x25, #0x5                   	// #5
  424734:	mov	x20, x0
  424738:	mov	w26, #0x27                  	// #39
  42473c:	ldrb	w2, [x19]
  424740:	movk	x25, #0x4400, lsl #48
  424744:	nop
  424748:	cbz	w2, 42476c <ferror@plt+0x207dc>
  42474c:	cmp	w2, #0x22
  424750:	ccmp	w2, w26, #0x4, ne  // ne = any
  424754:	b.eq	42481c <ferror@plt+0x2088c>  // b.none
  424758:	cmp	w2, #0x5c
  42475c:	add	x21, x19, #0x1
  424760:	b.ne	424794 <ferror@plt+0x20804>  // b.any
  424764:	ldrb	w2, [x19, #1]
  424768:	cbnz	w2, 4247c4 <ferror@plt+0x20834>
  42476c:	mov	x0, x22
  424770:	bl	417d40 <ferror@plt+0x13db0>
  424774:	mov	x0, x20
  424778:	mov	w1, #0x0                   	// #0
  42477c:	ldp	x19, x20, [sp, #16]
  424780:	ldp	x21, x22, [sp, #32]
  424784:	ldp	x23, x24, [sp, #48]
  424788:	ldp	x25, x26, [sp, #64]
  42478c:	ldp	x29, x30, [sp], #80
  424790:	b	42a758 <ferror@plt+0x267c8>
  424794:	ldp	x0, x3, [x20, #8]
  424798:	add	x1, x0, #0x1
  42479c:	cmp	x1, x3
  4247a0:	b.cs	4247fc <ferror@plt+0x2086c>  // b.hs, b.nlast
  4247a4:	ldr	x3, [x20]
  4247a8:	str	x1, [x20, #8]
  4247ac:	strb	w2, [x3, x0]
  4247b0:	ldp	x1, x0, [x20]
  4247b4:	strb	wzr, [x1, x0]
  4247b8:	ldrb	w2, [x19, #1]
  4247bc:	mov	x19, x21
  4247c0:	b	424748 <ferror@plt+0x207b8>
  4247c4:	cmp	w2, #0xa
  4247c8:	b.eq	4247f0 <ferror@plt+0x20860>  // b.none
  4247cc:	ldp	x0, x3, [x20, #8]
  4247d0:	add	x1, x0, #0x1
  4247d4:	cmp	x1, x3
  4247d8:	b.cs	42480c <ferror@plt+0x2087c>  // b.hs, b.nlast
  4247dc:	ldr	x3, [x20]
  4247e0:	str	x1, [x20, #8]
  4247e4:	strb	w2, [x3, x0]
  4247e8:	ldp	x1, x0, [x20]
  4247ec:	strb	wzr, [x1, x0]
  4247f0:	ldrb	w2, [x19, #2]
  4247f4:	add	x19, x19, #0x2
  4247f8:	b	424748 <ferror@plt+0x207b8>
  4247fc:	mov	x0, x20
  424800:	mov	x1, #0xffffffffffffffff    	// #-1
  424804:	bl	42c2c0 <ferror@plt+0x28330>
  424808:	b	4247b8 <ferror@plt+0x20828>
  42480c:	mov	x0, x20
  424810:	mov	x1, #0xffffffffffffffff    	// #-1
  424814:	bl	42c2c0 <ferror@plt+0x28330>
  424818:	b	4247f0 <ferror@plt+0x20860>
  42481c:	cbz	x23, 424878 <ferror@plt+0x208e8>
  424820:	ldr	x0, [x23]
  424824:	cbz	x0, 424878 <ferror@plt+0x208e8>
  424828:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42482c:	add	x1, x1, #0x498
  424830:	adrp	x2, 451000 <ferror@plt+0x4d070>
  424834:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424838:	add	x1, x1, #0x20
  42483c:	add	x2, x2, #0x320
  424840:	add	x0, x0, #0xf78
  424844:	bl	419d28 <ferror@plt+0x15d98>
  424848:	ldr	x0, [x23]
  42484c:	cbz	x0, 424a80 <ferror@plt+0x20af0>
  424850:	mov	x0, x22
  424854:	bl	417d40 <ferror@plt+0x13db0>
  424858:	mov	x0, x20
  42485c:	mov	w1, #0x1                   	// #1
  424860:	bl	42a758 <ferror@plt+0x267c8>
  424864:	ldp	x19, x20, [sp, #16]
  424868:	ldp	x21, x22, [sp, #32]
  42486c:	ldp	x23, x24, [sp, #48]
  424870:	ldp	x25, x26, [sp, #64]
  424874:	b	424928 <ferror@plt+0x20998>
  424878:	cmp	w2, #0x22
  42487c:	add	x1, x19, #0x1
  424880:	b.eq	424934 <ferror@plt+0x209a4>  // b.none
  424884:	mov	x2, x19
  424888:	ldrb	w0, [x1]
  42488c:	cbz	w0, 424a34 <ferror@plt+0x20aa4>
  424890:	cmp	x2, x1
  424894:	b.cc	4248c4 <ferror@plt+0x20934>  // b.lo, b.ul, b.last
  424898:	adrp	x3, 451000 <ferror@plt+0x4d070>
  42489c:	add	x3, x3, #0x498
  4248a0:	adrp	x4, 451000 <ferror@plt+0x4d070>
  4248a4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4248a8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4248ac:	add	x3, x3, #0x38
  4248b0:	add	x4, x4, #0x340
  4248b4:	add	x1, x1, #0x350
  4248b8:	add	x0, x0, #0xf78
  4248bc:	mov	w2, #0x96                  	// #150
  4248c0:	bl	430e98 <ferror@plt+0x2cf08>
  4248c4:	add	x1, x1, #0x1
  4248c8:	cmp	w0, #0x27
  4248cc:	b.eq	424a74 <ferror@plt+0x20ae4>  // b.none
  4248d0:	strb	w0, [x2], #1
  4248d4:	cmp	x2, x1
  4248d8:	b.cc	424888 <ferror@plt+0x208f8>  // b.lo, b.ul, b.last
  4248dc:	adrp	x3, 451000 <ferror@plt+0x4d070>
  4248e0:	add	x3, x3, #0x498
  4248e4:	adrp	x4, 451000 <ferror@plt+0x4d070>
  4248e8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4248ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4248f0:	add	x3, x3, #0x38
  4248f4:	add	x4, x4, #0x340
  4248f8:	add	x1, x1, #0x350
  4248fc:	add	x0, x0, #0xf78
  424900:	mov	w2, #0xa7                  	// #167
  424904:	bl	430e98 <ferror@plt+0x2cf08>
  424908:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42490c:	add	x1, x1, #0x498
  424910:	adrp	x2, 451000 <ferror@plt+0x4d070>
  424914:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424918:	add	x1, x1, #0x10
  42491c:	add	x2, x2, #0x308
  424920:	add	x0, x0, #0xf78
  424924:	bl	419d28 <ferror@plt+0x15d98>
  424928:	mov	x0, #0x0                   	// #0
  42492c:	ldp	x29, x30, [sp], #80
  424930:	ret
  424934:	mov	x3, x19
  424938:	mov	x0, #0x1                   	// #1
  42493c:	ldrb	w6, [x1]
  424940:	mov	x2, x3
  424944:	cbz	w6, 424a34 <ferror@plt+0x20aa4>
  424948:	cmp	x3, x1
  42494c:	b.cc	42497c <ferror@plt+0x209ec>  // b.lo, b.ul, b.last
  424950:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424954:	add	x3, x3, #0x498
  424958:	adrp	x4, 451000 <ferror@plt+0x4d070>
  42495c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424960:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424964:	add	x3, x3, #0x38
  424968:	add	x4, x4, #0x340
  42496c:	add	x1, x1, #0x350
  424970:	add	x0, x0, #0xf78
  424974:	mov	w2, #0x64                  	// #100
  424978:	bl	430e98 <ferror@plt+0x2cf08>
  42497c:	cmp	w6, #0x22
  424980:	add	x4, x1, #0x1
  424984:	b.eq	4249d4 <ferror@plt+0x20a44>  // b.none
  424988:	cmp	w6, #0x5c
  42498c:	b.eq	4249f0 <ferror@plt+0x20a60>  // b.none
  424990:	mov	x5, x3
  424994:	mov	x1, x4
  424998:	strb	w6, [x5], #1
  42499c:	cmp	x5, x1
  4249a0:	mov	x3, x5
  4249a4:	b.cc	42493c <ferror@plt+0x209ac>  // b.lo, b.ul, b.last
  4249a8:	adrp	x3, 451000 <ferror@plt+0x4d070>
  4249ac:	add	x3, x3, #0x498
  4249b0:	adrp	x4, 451000 <ferror@plt+0x4d070>
  4249b4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4249b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4249bc:	add	x3, x3, #0x38
  4249c0:	add	x4, x4, #0x340
  4249c4:	add	x1, x1, #0x350
  4249c8:	add	x0, x0, #0xf78
  4249cc:	mov	w2, #0x8f                  	// #143
  4249d0:	bl	430e98 <ferror@plt+0x2cf08>
  4249d4:	strb	wzr, [x3]
  4249d8:	mov	x1, x19
  4249dc:	mov	x19, x4
  4249e0:	mov	x0, x20
  4249e4:	bl	42b150 <ferror@plt+0x271c0>
  4249e8:	ldrb	w2, [x19]
  4249ec:	b	424748 <ferror@plt+0x207b8>
  4249f0:	ldrb	w6, [x1, #1]
  4249f4:	add	x5, x3, #0x1
  4249f8:	cmp	w6, #0xa
  4249fc:	b.eq	424a28 <ferror@plt+0x20a98>  // b.none
  424a00:	sub	w2, w6, #0x22
  424a04:	and	w2, w2, #0xff
  424a08:	cmp	w2, #0x3e
  424a0c:	b.hi	424a1c <ferror@plt+0x20a8c>  // b.pmore
  424a10:	lsl	x2, x0, x2
  424a14:	tst	x2, x25
  424a18:	b.ne	424a28 <ferror@plt+0x20a98>  // b.any
  424a1c:	mov	x1, x4
  424a20:	strb	w24, [x3]
  424a24:	b	42499c <ferror@plt+0x20a0c>
  424a28:	add	x1, x1, #0x2
  424a2c:	strb	w6, [x3]
  424a30:	b	42499c <ferror@plt+0x20a0c>
  424a34:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  424a38:	strb	wzr, [x2]
  424a3c:	ldr	w1, [x19, #3544]
  424a40:	cbnz	w1, 424a58 <ferror@plt+0x20ac8>
  424a44:	adrp	x0, 451000 <ferror@plt+0x4d070>
  424a48:	add	x0, x0, #0x2d0
  424a4c:	bl	421a88 <ferror@plt+0x1daf8>
  424a50:	mov	w1, w0
  424a54:	str	w0, [x19, #3544]
  424a58:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424a5c:	mov	x0, x23
  424a60:	add	x3, x3, #0x360
  424a64:	mov	w2, #0x0                   	// #0
  424a68:	bl	409cc8 <ferror@plt+0x5d38>
  424a6c:	cbz	x23, 424850 <ferror@plt+0x208c0>
  424a70:	b	424848 <ferror@plt+0x208b8>
  424a74:	mov	x4, x1
  424a78:	strb	wzr, [x2]
  424a7c:	b	4249d8 <ferror@plt+0x20a48>
  424a80:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424a84:	add	x3, x3, #0x498
  424a88:	adrp	x4, 451000 <ferror@plt+0x4d070>
  424a8c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424a90:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424a94:	add	x3, x3, #0x50
  424a98:	add	x4, x4, #0x3a8
  424a9c:	add	x1, x1, #0x350
  424aa0:	add	x0, x0, #0xf78
  424aa4:	mov	w2, #0x149                 	// #329
  424aa8:	bl	430e98 <ferror@plt+0x2cf08>
  424aac:	nop
  424ab0:	stp	x29, x30, [sp, #-112]!
  424ab4:	mov	x29, sp
  424ab8:	stp	x1, x2, [sp, #96]
  424abc:	cbz	x0, 424ee4 <ferror@plt+0x20f54>
  424ac0:	stp	x19, x20, [sp, #16]
  424ac4:	mov	x20, x3
  424ac8:	stp	x21, x22, [sp, #32]
  424acc:	stp	x23, x24, [sp, #48]
  424ad0:	mov	x24, x0
  424ad4:	stp	x25, x26, [sp, #64]
  424ad8:	stp	x27, x28, [sp, #80]
  424adc:	ldrb	w2, [x0]
  424ae0:	cbz	w2, 424f3c <ferror@plt+0x20fac>
  424ae4:	mov	x22, #0x401                 	// #1025
  424ae8:	mov	x28, x0
  424aec:	mov	x21, #0x0                   	// #0
  424af0:	mov	x19, #0x0                   	// #0
  424af4:	mov	w25, #0x0                   	// #0
  424af8:	mov	w26, #0x0                   	// #0
  424afc:	mov	x23, #0x1                   	// #1
  424b00:	movk	x22, #0x1, lsl #32
  424b04:	mov	w27, #0x22                  	// #34
  424b08:	cmp	w26, #0x5c
  424b0c:	b.eq	424c90 <ferror@plt+0x20d00>  // b.none
  424b10:	cmp	w26, #0x23
  424b14:	b.eq	424dcc <ferror@plt+0x20e3c>  // b.none
  424b18:	cbz	w26, 424cec <ferror@plt+0x20d5c>
  424b1c:	cmp	w2, w26
  424b20:	b.eq	424c38 <ferror@plt+0x20ca8>  // b.none
  424b24:	cbz	x19, 424c54 <ferror@plt+0x20cc4>
  424b28:	ldp	x1, x5, [x19, #8]
  424b2c:	ldrb	w2, [x28]
  424b30:	add	x0, x1, #0x1
  424b34:	cmp	x0, x5
  424b38:	b.cs	424c78 <ferror@plt+0x20ce8>  // b.hs, b.nlast
  424b3c:	ldr	x5, [x19]
  424b40:	str	x0, [x19, #8]
  424b44:	mov	x0, x28
  424b48:	strb	w2, [x5, x1]
  424b4c:	ldp	x2, x1, [x19]
  424b50:	strb	wzr, [x2, x1]
  424b54:	ldrb	w2, [x28]
  424b58:	eor	w3, w25, #0x1
  424b5c:	cmp	w2, #0x5c
  424b60:	csel	w25, w3, wzr, eq  // eq = none
  424b64:	ldrb	w2, [x0, #1]
  424b68:	add	x28, x28, #0x1
  424b6c:	cbnz	w2, 424b08 <ferror@plt+0x20b78>
  424b70:	cbz	x19, 424b90 <ferror@plt+0x20c00>
  424b74:	mov	w1, #0x0                   	// #0
  424b78:	mov	x0, x19
  424b7c:	bl	42a758 <ferror@plt+0x267c8>
  424b80:	mov	x1, x0
  424b84:	mov	x0, x21
  424b88:	bl	427148 <ferror@plt+0x231b8>
  424b8c:	mov	x21, x0
  424b90:	cbnz	w26, 424e68 <ferror@plt+0x20ed8>
  424b94:	cbz	x21, 424f3c <ferror@plt+0x20fac>
  424b98:	mov	x0, x21
  424b9c:	bl	427698 <ferror@plt+0x23708>
  424ba0:	mov	x22, x0
  424ba4:	cbz	x0, 424ec8 <ferror@plt+0x20f38>
  424ba8:	bl	427868 <ferror@plt+0x238d8>
  424bac:	mov	w24, w0
  424bb0:	add	w0, w0, #0x1
  424bb4:	mov	x1, #0x8                   	// #8
  424bb8:	mov	x19, x22
  424bbc:	sxtw	x0, w0
  424bc0:	bl	417ed8 <ferror@plt+0x13f48>
  424bc4:	mov	x23, x0
  424bc8:	mov	x21, x0
  424bcc:	nop
  424bd0:	ldr	x0, [x19]
  424bd4:	mov	x1, x20
  424bd8:	bl	4246f8 <ferror@plt+0x20768>
  424bdc:	str	x0, [x21]
  424be0:	cbz	x0, 424f10 <ferror@plt+0x20f80>
  424be4:	ldr	x19, [x19, #8]
  424be8:	add	x21, x21, #0x8
  424bec:	cbnz	x19, 424bd0 <ferror@plt+0x20c40>
  424bf0:	mov	x0, x22
  424bf4:	adrp	x1, 417000 <ferror@plt+0x13070>
  424bf8:	add	x1, x1, #0xd40
  424bfc:	bl	4270b0 <ferror@plt+0x23120>
  424c00:	ldr	x0, [sp, #96]
  424c04:	cbz	x0, 424c0c <ferror@plt+0x20c7c>
  424c08:	str	w24, [x0]
  424c0c:	ldr	x1, [sp, #104]
  424c10:	cbz	x1, 425028 <ferror@plt+0x21098>
  424c14:	mov	w0, #0x1                   	// #1
  424c18:	str	x23, [x1]
  424c1c:	ldp	x19, x20, [sp, #16]
  424c20:	ldp	x21, x22, [sp, #32]
  424c24:	ldp	x23, x24, [sp, #48]
  424c28:	ldp	x25, x26, [sp, #64]
  424c2c:	ldp	x27, x28, [sp, #80]
  424c30:	ldp	x29, x30, [sp], #112
  424c34:	ret
  424c38:	eor	w0, w25, #0x1
  424c3c:	cmp	w26, #0x22
  424c40:	and	w0, w0, #0x1
  424c44:	csinc	w0, w0, wzr, eq  // eq = none
  424c48:	cmp	w0, #0x0
  424c4c:	csel	w26, w27, wzr, eq  // eq = none
  424c50:	cbnz	x19, 424b28 <ferror@plt+0x20b98>
  424c54:	mov	x0, #0x0                   	// #0
  424c58:	bl	42aef0 <ferror@plt+0x26f60>
  424c5c:	mov	x19, x0
  424c60:	ldrb	w2, [x28]
  424c64:	ldp	x1, x5, [x19, #8]
  424c68:	add	x0, x1, #0x1
  424c6c:	cmp	x0, x5
  424c70:	b.cc	424b3c <ferror@plt+0x20bac>  // b.lo, b.ul, b.last
  424c74:	nop
  424c78:	mov	x0, x19
  424c7c:	mov	x1, #0xffffffffffffffff    	// #-1
  424c80:	bl	42c2c0 <ferror@plt+0x28330>
  424c84:	ldrb	w2, [x28]
  424c88:	mov	x0, x28
  424c8c:	b	424b58 <ferror@plt+0x20bc8>
  424c90:	cmp	w2, #0xa
  424c94:	b.eq	424d68 <ferror@plt+0x20dd8>  // b.none
  424c98:	cbz	x19, 424e58 <ferror@plt+0x20ec8>
  424c9c:	ldp	x0, x2, [x19, #8]
  424ca0:	add	x1, x0, #0x1
  424ca4:	cmp	x1, x2
  424ca8:	b.cs	424e14 <ferror@plt+0x20e84>  // b.hs, b.nlast
  424cac:	ldr	x2, [x19]
  424cb0:	str	x1, [x19, #8]
  424cb4:	mov	w1, #0x5c                  	// #92
  424cb8:	strb	w1, [x2, x0]
  424cbc:	ldp	x1, x0, [x19]
  424cc0:	strb	wzr, [x1, x0]
  424cc4:	ldp	x1, x4, [x19, #8]
  424cc8:	ldrb	w2, [x28]
  424ccc:	add	x0, x1, #0x1
  424cd0:	cmp	x0, x4
  424cd4:	b.cs	424df8 <ferror@plt+0x20e68>  // b.hs, b.nlast
  424cd8:	mov	w26, #0x0                   	// #0
  424cdc:	str	x0, [x19, #8]
  424ce0:	mov	x0, x28
  424ce4:	ldr	x5, [x19]
  424ce8:	b	424b48 <ferror@plt+0x20bb8>
  424cec:	cmp	w2, #0x22
  424cf0:	b.eq	424e28 <ferror@plt+0x20e98>  // b.none
  424cf4:	b.ls	424d14 <ferror@plt+0x20d84>  // b.plast
  424cf8:	cmp	w2, #0x27
  424cfc:	b.eq	424e28 <ferror@plt+0x20e98>  // b.none
  424d00:	cmp	w2, #0x5c
  424d04:	b.ne	424d7c <ferror@plt+0x20dec>  // b.any
  424d08:	mov	x0, x28
  424d0c:	mov	w26, w2
  424d10:	b	424b58 <ferror@plt+0x20bc8>
  424d14:	cmp	w2, #0xa
  424d18:	b.eq	424d60 <ferror@plt+0x20dd0>  // b.none
  424d1c:	cmp	w2, #0x20
  424d20:	b.ne	424dbc <ferror@plt+0x20e2c>  // b.any
  424d24:	cbz	x19, 424d68 <ferror@plt+0x20dd8>
  424d28:	ldr	x0, [x19, #8]
  424d2c:	mov	w2, #0x0                   	// #0
  424d30:	cbz	x0, 424d6c <ferror@plt+0x20ddc>
  424d34:	mov	x0, x19
  424d38:	mov	w1, #0x0                   	// #0
  424d3c:	bl	42a758 <ferror@plt+0x267c8>
  424d40:	mov	x1, x0
  424d44:	mov	x0, x21
  424d48:	bl	427148 <ferror@plt+0x231b8>
  424d4c:	ldrb	w2, [x28]
  424d50:	mov	x21, x0
  424d54:	mov	x19, #0x0                   	// #0
  424d58:	mov	x0, x28
  424d5c:	b	424b58 <ferror@plt+0x20bc8>
  424d60:	cbnz	x19, 424d34 <ferror@plt+0x20da4>
  424d64:	nop
  424d68:	mov	w2, #0x0                   	// #0
  424d6c:	mov	w26, w2
  424d70:	mov	x0, x28
  424d74:	mov	w25, #0x0                   	// #0
  424d78:	b	424b64 <ferror@plt+0x20bd4>
  424d7c:	cmp	w2, #0x23
  424d80:	b.ne	424b24 <ferror@plt+0x20b94>  // b.any
  424d84:	cmp	x28, x24
  424d88:	b.eq	424d6c <ferror@plt+0x20ddc>  // b.none
  424d8c:	ldurb	w0, [x28, #-1]
  424d90:	cmp	w0, #0x20
  424d94:	b.hi	424da4 <ferror@plt+0x20e14>  // b.pmore
  424d98:	lsl	x0, x23, x0
  424d9c:	tst	x0, x22
  424da0:	b.ne	424d6c <ferror@plt+0x20ddc>  // b.any
  424da4:	cbz	x19, 425038 <ferror@plt+0x210a8>
  424da8:	ldp	x1, x5, [x19, #8]
  424dac:	add	x0, x1, #0x1
  424db0:	cmp	x0, x5
  424db4:	b.cc	424b3c <ferror@plt+0x20bac>  // b.lo, b.ul, b.last
  424db8:	b	424c78 <ferror@plt+0x20ce8>
  424dbc:	cmp	w2, #0x9
  424dc0:	b.ne	424b24 <ferror@plt+0x20b94>  // b.any
  424dc4:	cbnz	x19, 424d28 <ferror@plt+0x20d98>
  424dc8:	b	424d68 <ferror@plt+0x20dd8>
  424dcc:	cmp	w2, #0xa
  424dd0:	b.eq	424dec <ferror@plt+0x20e5c>  // b.none
  424dd4:	nop
  424dd8:	ldrb	w2, [x28, #1]!
  424ddc:	cmp	w2, #0x0
  424de0:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  424de4:	b.ne	424dd8 <ferror@plt+0x20e48>  // b.any
  424de8:	cbz	w2, 425018 <ferror@plt+0x21088>
  424dec:	mov	x0, x28
  424df0:	mov	w26, #0x0                   	// #0
  424df4:	b	424b58 <ferror@plt+0x20bc8>
  424df8:	mov	x0, x19
  424dfc:	mov	x1, #0xffffffffffffffff    	// #-1
  424e00:	bl	42c2c0 <ferror@plt+0x28330>
  424e04:	mov	w26, #0x0                   	// #0
  424e08:	ldrb	w2, [x28]
  424e0c:	mov	x0, x28
  424e10:	b	424b58 <ferror@plt+0x20bc8>
  424e14:	mov	x0, x19
  424e18:	mov	w2, #0x5c                  	// #92
  424e1c:	mov	x1, #0xffffffffffffffff    	// #-1
  424e20:	bl	42c2c0 <ferror@plt+0x28330>
  424e24:	b	424cc4 <ferror@plt+0x20d34>
  424e28:	cbz	x19, 424fa4 <ferror@plt+0x21014>
  424e2c:	ldp	x0, x4, [x19, #8]
  424e30:	add	x1, x0, #0x1
  424e34:	cmp	x1, x4
  424e38:	b.cs	424ed0 <ferror@plt+0x20f40>  // b.hs, b.nlast
  424e3c:	ldr	x4, [x19]
  424e40:	str	x1, [x19, #8]
  424e44:	strb	w2, [x4, x0]
  424e48:	ldp	x1, x0, [x19]
  424e4c:	strb	wzr, [x1, x0]
  424e50:	ldrb	w2, [x28]
  424e54:	b	424d08 <ferror@plt+0x20d78>
  424e58:	mov	x0, #0x0                   	// #0
  424e5c:	bl	42aef0 <ferror@plt+0x26f60>
  424e60:	mov	x19, x0
  424e64:	b	424c9c <ferror@plt+0x20d0c>
  424e68:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  424e6c:	cmp	w26, #0x5c
  424e70:	ldr	w1, [x19, #3544]
  424e74:	b.eq	424fb8 <ferror@plt+0x21028>  // b.none
  424e78:	cbnz	w1, 424e90 <ferror@plt+0x20f00>
  424e7c:	adrp	x0, 451000 <ferror@plt+0x4d070>
  424e80:	add	x0, x0, #0x2d0
  424e84:	bl	421a88 <ferror@plt+0x1daf8>
  424e88:	mov	w1, w0
  424e8c:	str	w0, [x19, #3544]
  424e90:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424e94:	mov	x5, x24
  424e98:	mov	w4, w26
  424e9c:	add	x3, x3, #0x420
  424ea0:	mov	x0, x20
  424ea4:	mov	w2, #0x0                   	// #0
  424ea8:	bl	409b68 <ferror@plt+0x5bd8>
  424eac:	cbz	x20, 424eb8 <ferror@plt+0x20f28>
  424eb0:	ldr	x0, [x20]
  424eb4:	cbz	x0, 424fec <ferror@plt+0x2105c>
  424eb8:	adrp	x1, 417000 <ferror@plt+0x13070>
  424ebc:	mov	x0, x21
  424ec0:	add	x1, x1, #0xd40
  424ec4:	bl	4270b0 <ferror@plt+0x23120>
  424ec8:	mov	w0, #0x0                   	// #0
  424ecc:	b	424c1c <ferror@plt+0x20c8c>
  424ed0:	mov	x0, x19
  424ed4:	mov	x1, #0xffffffffffffffff    	// #-1
  424ed8:	bl	42c2c0 <ferror@plt+0x28330>
  424edc:	ldrb	w2, [x28]
  424ee0:	b	424d08 <ferror@plt+0x20d78>
  424ee4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424ee8:	add	x1, x1, #0x498
  424eec:	add	x1, x1, #0x60
  424ef0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  424ef4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424ef8:	add	x2, x2, #0x3c8
  424efc:	add	x0, x0, #0xf78
  424f00:	bl	419d28 <ferror@plt+0x15d98>
  424f04:	mov	w0, #0x0                   	// #0
  424f08:	ldp	x29, x30, [sp], #112
  424f0c:	ret
  424f10:	cbz	x20, 424f1c <ferror@plt+0x20f8c>
  424f14:	ldr	x0, [x20]
  424f18:	cbz	x0, 424f78 <ferror@plt+0x20fe8>
  424f1c:	mov	x0, x23
  424f20:	bl	429b98 <ferror@plt+0x25c08>
  424f24:	mov	x0, x22
  424f28:	adrp	x1, 417000 <ferror@plt+0x13070>
  424f2c:	add	x1, x1, #0xd40
  424f30:	bl	4270b0 <ferror@plt+0x23120>
  424f34:	mov	w0, #0x0                   	// #0
  424f38:	b	424c1c <ferror@plt+0x20c8c>
  424f3c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  424f40:	ldr	w1, [x19, #3544]
  424f44:	cbnz	w1, 424f5c <ferror@plt+0x20fcc>
  424f48:	adrp	x0, 451000 <ferror@plt+0x4d070>
  424f4c:	add	x0, x0, #0x2d0
  424f50:	bl	421a88 <ferror@plt+0x1daf8>
  424f54:	mov	w1, w0
  424f58:	str	w0, [x19, #3544]
  424f5c:	mov	x0, x20
  424f60:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424f64:	mov	w2, #0x1                   	// #1
  424f68:	add	x3, x3, #0x468
  424f6c:	mov	x21, #0x0                   	// #0
  424f70:	bl	409cc8 <ferror@plt+0x5d38>
  424f74:	b	424eac <ferror@plt+0x20f1c>
  424f78:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424f7c:	add	x3, x3, #0x498
  424f80:	adrp	x4, 451000 <ferror@plt+0x4d070>
  424f84:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424f88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  424f8c:	add	x3, x3, #0x90
  424f90:	add	x4, x4, #0x3a8
  424f94:	add	x1, x1, #0x350
  424f98:	add	x0, x0, #0xf78
  424f9c:	mov	w2, #0x2b7                 	// #695
  424fa0:	bl	430e98 <ferror@plt+0x2cf08>
  424fa4:	mov	x0, #0x0                   	// #0
  424fa8:	bl	42aef0 <ferror@plt+0x26f60>
  424fac:	ldrb	w2, [x28]
  424fb0:	mov	x19, x0
  424fb4:	b	424e2c <ferror@plt+0x20e9c>
  424fb8:	cbnz	w1, 424fd0 <ferror@plt+0x21040>
  424fbc:	adrp	x0, 451000 <ferror@plt+0x4d070>
  424fc0:	add	x0, x0, #0x2d0
  424fc4:	bl	421a88 <ferror@plt+0x1daf8>
  424fc8:	mov	w1, w0
  424fcc:	str	w0, [x19, #3544]
  424fd0:	mov	x4, x24
  424fd4:	mov	x0, x20
  424fd8:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424fdc:	mov	w2, #0x0                   	// #0
  424fe0:	add	x3, x3, #0x3e0
  424fe4:	bl	409b68 <ferror@plt+0x5bd8>
  424fe8:	b	424eac <ferror@plt+0x20f1c>
  424fec:	adrp	x3, 451000 <ferror@plt+0x4d070>
  424ff0:	add	x3, x3, #0x498
  424ff4:	adrp	x4, 451000 <ferror@plt+0x4d070>
  424ff8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  424ffc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  425000:	add	x3, x3, #0x78
  425004:	add	x4, x4, #0x3a8
  425008:	add	x1, x1, #0x350
  42500c:	add	x0, x0, #0xf78
  425010:	mov	w2, #0x25c                 	// #604
  425014:	bl	430e98 <ferror@plt+0x2cf08>
  425018:	mov	w26, #0x0                   	// #0
  42501c:	cbnz	x19, 424b74 <ferror@plt+0x20be4>
  425020:	cbnz	x21, 424b98 <ferror@plt+0x20c08>
  425024:	b	424f3c <ferror@plt+0x20fac>
  425028:	mov	x0, x23
  42502c:	bl	429b98 <ferror@plt+0x25c08>
  425030:	mov	w0, #0x1                   	// #1
  425034:	b	424c1c <ferror@plt+0x20c8c>
  425038:	mov	x0, #0x0                   	// #0
  42503c:	bl	42aef0 <ferror@plt+0x26f60>
  425040:	ldrb	w2, [x28]
  425044:	mov	x19, x0
  425048:	b	424da8 <ferror@plt+0x20e18>
  42504c:	nop
  425050:	stp	x29, x30, [sp, #-304]!
  425054:	mov	x29, sp
  425058:	stp	x19, x20, [sp, #16]
  42505c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  425060:	stp	x3, x4, [sp, #264]
  425064:	ldr	x3, [x20, #2416]
  425068:	stp	x1, x2, [sp, #248]
  42506c:	mov	x1, #0x1                   	// #1
  425070:	mov	x2, #0x15                  	// #21
  425074:	stp	x21, x22, [sp, #32]
  425078:	mov	x21, x0
  42507c:	adrp	x0, 451000 <ferror@plt+0x4d070>
  425080:	add	x0, x0, #0x560
  425084:	str	q0, [sp, #112]
  425088:	str	q1, [sp, #128]
  42508c:	str	q2, [sp, #144]
  425090:	str	q3, [sp, #160]
  425094:	str	q4, [sp, #176]
  425098:	str	q5, [sp, #192]
  42509c:	str	q6, [sp, #208]
  4250a0:	str	q7, [sp, #224]
  4250a4:	stp	x5, x6, [sp, #280]
  4250a8:	str	x7, [sp, #296]
  4250ac:	bl	403c80 <fwrite@plt>
  4250b0:	bl	439920 <ferror@plt+0x35990>
  4250b4:	mov	x19, x0
  4250b8:	cmp	x19, #0x0
  4250bc:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4250c0:	add	x0, x0, #0xc80
  4250c4:	ldr	x22, [x20, #2416]
  4250c8:	csel	x19, x0, x19, eq  // eq = none
  4250cc:	bl	403760 <getpid@plt>
  4250d0:	sxtw	x3, w0
  4250d4:	mov	x2, x19
  4250d8:	mov	x0, x22
  4250dc:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4250e0:	add	x1, x1, #0x578
  4250e4:	bl	403f40 <fprintf@plt>
  4250e8:	add	x1, sp, #0x130
  4250ec:	add	x2, sp, #0x130
  4250f0:	stp	x1, x2, [sp, #80]
  4250f4:	mov	w3, #0xffffff80            	// #-128
  4250f8:	add	x5, sp, #0xf0
  4250fc:	mov	w4, #0xffffffc8            	// #-56
  425100:	str	x5, [sp, #96]
  425104:	stp	w4, w3, [sp, #104]
  425108:	mov	x1, x21
  42510c:	ldp	x4, x5, [sp, #80]
  425110:	stp	x4, x5, [sp, #48]
  425114:	add	x2, sp, #0x30
  425118:	ldp	x4, x5, [sp, #96]
  42511c:	stp	x4, x5, [sp, #64]
  425120:	ldr	x0, [x20, #2416]
  425124:	bl	403e50 <vfprintf@plt>
  425128:	ldr	x1, [x20, #2416]
  42512c:	mov	w0, #0xa                   	// #10
  425130:	bl	403640 <fputc@plt>
  425134:	bl	403a40 <abort@plt>
  425138:	lsl	x2, x0, #3
  42513c:	adrp	x6, 4ac000 <ferror@plt+0xa8070>
  425140:	add	x2, x2, #0x2f
  425144:	mov	w5, #0x1                   	// #1
  425148:	clz	x2, x2
  42514c:	lsr	x0, x0, #4
  425150:	eor	w2, w2, #0x3f
  425154:	sub	w3, w0, #0x1
  425158:	add	w2, w2, w5
  42515c:	ldr	x4, [x6, #3552]
  425160:	lsl	w0, w5, w2
  425164:	sxtw	x0, w0
  425168:	cmp	x4, x0
  42516c:	csel	x0, x4, x0, cs  // cs = hs, nlast
  425170:	sub	x5, x0, #0x30
  425174:	udiv	x2, x1, x0
  425178:	mul	x0, x2, x0
  42517c:	add	x4, x0, x5
  425180:	ldr	w2, [x4, #8]
  425184:	cbnz	w2, 4251a4 <ferror@plt+0x21214>
  425188:	stp	x29, x30, [sp, #-16]!
  42518c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  425190:	adrp	x0, 451000 <ferror@plt+0x4d070>
  425194:	mov	x29, sp
  425198:	add	x1, x1, #0x590
  42519c:	add	x0, x0, #0x5a8
  4251a0:	bl	425050 <ferror@plt+0x210c0>
  4251a4:	ldr	x7, [x0, x5]
  4251a8:	str	x7, [x1]
  4251ac:	str	x1, [x0, x5]
  4251b0:	sub	w2, w2, #0x1
  4251b4:	str	w2, [x4, #8]
  4251b8:	add	x6, x6, #0xde0
  4251bc:	cbz	x7, 4251e8 <ferror@plt+0x21258>
  4251c0:	cbnz	w2, 4251e4 <ferror@plt+0x21254>
  4251c4:	ldp	x1, x2, [x4, #16]
  4251c8:	ldr	x5, [x6, #104]
  4251cc:	str	x2, [x1, #24]
  4251d0:	str	x1, [x2, #16]
  4251d4:	ldr	x2, [x5, x3, lsl #3]
  4251d8:	cmp	x2, x4
  4251dc:	b.eq	425228 <ferror@plt+0x21298>  // b.none
  4251e0:	b	403b90 <free@plt>
  4251e4:	ret
  4251e8:	ldp	x5, x1, [x4, #16]
  4251ec:	mov	w8, w3
  4251f0:	ldr	x7, [x6, #104]
  4251f4:	str	x1, [x5, #24]
  4251f8:	str	x5, [x1, #16]
  4251fc:	ldr	x1, [x7, x8, lsl #3]
  425200:	cmp	x1, x4
  425204:	b.eq	425238 <ferror@plt+0x212a8>  // b.none
  425208:	cbz	x1, 42524c <ferror@plt+0x212bc>
  42520c:	ldr	x5, [x1, #24]
  425210:	str	x4, [x1, #24]
  425214:	str	x4, [x5, #16]
  425218:	stp	x1, x5, [x4, #16]
  42521c:	str	x4, [x7, x8, lsl #3]
  425220:	cbnz	w2, 4251e4 <ferror@plt+0x21254>
  425224:	b	4251c4 <ferror@plt+0x21234>
  425228:	cmp	x4, x1
  42522c:	csel	x1, x1, xzr, ne  // ne = any
  425230:	str	x1, [x5, x3, lsl #3]
  425234:	b	403b90 <free@plt>
  425238:	cmp	x1, x5
  42523c:	b.eq	42524c <ferror@plt+0x212bc>  // b.none
  425240:	mov	x1, x5
  425244:	str	x5, [x7, x8, lsl #3]
  425248:	b	42520c <ferror@plt+0x2127c>
  42524c:	dup	v0.2d, x4
  425250:	str	q0, [x4, #16]
  425254:	str	x4, [x7, x8, lsl #3]
  425258:	b	425220 <ferror@plt+0x21290>
  42525c:	nop
  425260:	stp	x29, x30, [sp, #-16]!
  425264:	mov	x29, sp
  425268:	bl	4039a0 <strerror@plt>
  42526c:	mov	x1, x0
  425270:	adrp	x0, 451000 <ferror@plt+0x4d070>
  425274:	add	x0, x0, #0x5c0
  425278:	bl	425050 <ferror@plt+0x210c0>
  42527c:	nop
  425280:	cbz	x0, 4253f4 <ferror@plt+0x21464>
  425284:	stp	x29, x30, [sp, #-64]!
  425288:	mov	x29, sp
  42528c:	stp	x19, x20, [sp, #16]
  425290:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  425294:	add	x20, x20, #0xde0
  425298:	mov	x19, x0
  42529c:	add	x0, x20, #0x78
  4252a0:	stp	x21, x22, [sp, #32]
  4252a4:	mov	x21, x1
  4252a8:	bl	43b8c0 <ferror@plt+0x37930>
  4252ac:	ldr	x2, [x20, #128]
  4252b0:	cbz	x2, 4253bc <ferror@plt+0x2142c>
  4252b4:	mov	x1, #0x7423                	// #29731
  4252b8:	mov	x0, #0x43cd                	// #17357
  4252bc:	movk	x1, #0x2b11, lsl #16
  4252c0:	movk	x0, #0x6c14, lsl #16
  4252c4:	movk	x1, #0x42cf, lsl #32
  4252c8:	movk	x0, #0x240, lsl #32
  4252cc:	movk	x1, #0x2034, lsl #48
  4252d0:	movk	x0, #0x400c, lsl #48
  4252d4:	stp	x23, x24, [sp, #48]
  4252d8:	umulh	x1, x19, x1
  4252dc:	lsr	x1, x1, #17
  4252e0:	smulh	x0, x1, x0
  4252e4:	and	x23, x0, #0xfffffffffffffc00
  4252e8:	asr	x0, x0, #10
  4252ec:	sub	x23, x23, x0
  4252f0:	add	x0, x0, x23, lsl #2
  4252f4:	sub	x23, x1, x0
  4252f8:	ldr	x2, [x2, x23, lsl #3]
  4252fc:	cbz	x2, 4253b8 <ferror@plt+0x21428>
  425300:	mov	x0, #0x403                 	// #1027
  425304:	movk	x0, #0x1008, lsl #16
  425308:	movk	x0, #0x4020, lsl #32
  42530c:	movk	x0, #0x80, lsl #48
  425310:	umulh	x1, x19, x0
  425314:	sub	x0, x19, x1
  425318:	add	x0, x1, x0, lsr #1
  42531c:	lsr	x0, x0, #8
  425320:	lsl	x22, x0, #9
  425324:	sub	x22, x22, x0
  425328:	sub	x22, x19, x22
  42532c:	lsl	x22, x22, #4
  425330:	add	x0, x2, x22
  425334:	ldr	x4, [x2, x22]
  425338:	ldr	w7, [x0, #8]
  42533c:	cbz	w7, 4253b8 <ferror@plt+0x21428>
  425340:	mov	w3, w7
  425344:	mov	w2, #0x0                   	// #0
  425348:	b	425360 <ferror@plt+0x213d0>
  42534c:	cset	w5, ne  // ne = any
  425350:	b.eq	4253fc <ferror@plt+0x2146c>  // b.none
  425354:	add	w2, w0, #0x1
  425358:	cmp	w3, w2
  42535c:	b.ls	425390 <ferror@plt+0x21400>  // b.plast
  425360:	add	w0, w3, w2
  425364:	mov	w5, #0xffffffff            	// #-1
  425368:	lsr	w1, w0, #1
  42536c:	lsr	w0, w0, #1
  425370:	lsl	x1, x1, #4
  425374:	add	x6, x4, x1
  425378:	ldr	x1, [x4, x1]
  42537c:	cmp	x19, x1
  425380:	b.cs	42534c <ferror@plt+0x213bc>  // b.hs, b.nlast
  425384:	mov	w3, w0
  425388:	cmp	w3, w2
  42538c:	b.hi	425360 <ferror@plt+0x213d0>  // b.pmore
  425390:	cmp	w5, #0x1
  425394:	ubfiz	x7, x7, #4, #32
  425398:	add	x0, x6, #0x10
  42539c:	add	x4, x4, x7
  4253a0:	csel	x6, x0, x6, eq  // eq = none
  4253a4:	cmp	x6, x4
  4253a8:	b.cs	4253b8 <ferror@plt+0x21428>  // b.hs, b.nlast
  4253ac:	ldr	x0, [x6]
  4253b0:	cmp	x19, x0
  4253b4:	b.eq	42540c <ferror@plt+0x2147c>  // b.none
  4253b8:	ldp	x23, x24, [sp, #48]
  4253bc:	add	x0, x20, #0x78
  4253c0:	bl	43b990 <ferror@plt+0x37a00>
  4253c4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4253c8:	mov	x3, x21
  4253cc:	mov	x2, x19
  4253d0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4253d4:	ldr	x0, [x0, #2416]
  4253d8:	add	x1, x1, #0x5f0
  4253dc:	bl	403f40 <fprintf@plt>
  4253e0:	mov	w0, #0x0                   	// #0
  4253e4:	ldp	x19, x20, [sp, #16]
  4253e8:	ldp	x21, x22, [sp, #32]
  4253ec:	ldp	x29, x30, [sp], #64
  4253f0:	ret
  4253f4:	mov	w0, #0x1                   	// #1
  4253f8:	ret
  4253fc:	ubfiz	x7, x7, #4, #32
  425400:	add	x4, x4, x7
  425404:	cmp	x6, x4
  425408:	b.cs	4253b8 <ferror@plt+0x21428>  // b.hs, b.nlast
  42540c:	ldr	x24, [x6, #8]
  425410:	add	x0, x20, #0x78
  425414:	bl	43b990 <ferror@plt+0x37a00>
  425418:	cmp	x21, x24
  42541c:	b.eq	425460 <ferror@plt+0x214d0>  // b.none
  425420:	cbz	x24, 42545c <ferror@plt+0x214cc>
  425424:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  425428:	mov	x4, x21
  42542c:	mov	x3, x24
  425430:	mov	x2, x19
  425434:	ldr	x0, [x0, #2416]
  425438:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42543c:	add	x1, x1, #0x640
  425440:	bl	403f40 <fprintf@plt>
  425444:	mov	w0, #0x0                   	// #0
  425448:	ldp	x19, x20, [sp, #16]
  42544c:	ldp	x21, x22, [sp, #32]
  425450:	ldp	x23, x24, [sp, #48]
  425454:	ldp	x29, x30, [sp], #64
  425458:	ret
  42545c:	cbnz	x21, 425424 <ferror@plt+0x21494>
  425460:	add	x0, x20, #0x78
  425464:	bl	43b8c0 <ferror@plt+0x37930>
  425468:	ldr	x24, [x20, #128]
  42546c:	cbz	x24, 425500 <ferror@plt+0x21570>
  425470:	ldr	x0, [x24, x23, lsl #3]
  425474:	cbz	x0, 425500 <ferror@plt+0x21570>
  425478:	add	x8, x0, x22
  42547c:	ldr	x4, [x0, x22]
  425480:	ldr	w7, [x8, #8]
  425484:	cbz	w7, 425500 <ferror@plt+0x21570>
  425488:	mov	w1, w7
  42548c:	mov	w3, #0x0                   	// #0
  425490:	b	4254a8 <ferror@plt+0x21518>
  425494:	cset	w5, ne  // ne = any
  425498:	b.eq	42553c <ferror@plt+0x215ac>  // b.none
  42549c:	add	w3, w0, #0x1
  4254a0:	cmp	w1, w3
  4254a4:	b.ls	4254d8 <ferror@plt+0x21548>  // b.plast
  4254a8:	add	w0, w3, w1
  4254ac:	mov	w5, #0xffffffff            	// #-1
  4254b0:	lsr	w2, w0, #1
  4254b4:	lsr	w0, w0, #1
  4254b8:	lsl	x2, x2, #4
  4254bc:	add	x6, x4, x2
  4254c0:	ldr	x2, [x4, x2]
  4254c4:	cmp	x19, x2
  4254c8:	b.cs	425494 <ferror@plt+0x21504>  // b.hs, b.nlast
  4254cc:	mov	w1, w0
  4254d0:	cmp	w1, w3
  4254d4:	b.hi	4254a8 <ferror@plt+0x21518>  // b.pmore
  4254d8:	cmp	w5, #0x1
  4254dc:	add	x1, x6, #0x10
  4254e0:	ubfiz	x0, x7, #4, #32
  4254e4:	csel	x6, x1, x6, eq  // eq = none
  4254e8:	add	x0, x4, x0
  4254ec:	cmp	x6, x0
  4254f0:	b.cs	425500 <ferror@plt+0x21570>  // b.hs, b.nlast
  4254f4:	ldr	x0, [x6]
  4254f8:	cmp	x19, x0
  4254fc:	b.eq	42554c <ferror@plt+0x215bc>  // b.none
  425500:	add	x0, x20, #0x78
  425504:	bl	43b990 <ferror@plt+0x37a00>
  425508:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42550c:	mov	x3, x21
  425510:	mov	x2, x19
  425514:	adrp	x1, 451000 <ferror@plt+0x4d070>
  425518:	ldr	x0, [x0, #2416]
  42551c:	add	x1, x1, #0x5f0
  425520:	bl	403f40 <fprintf@plt>
  425524:	mov	w0, #0x0                   	// #0
  425528:	ldp	x19, x20, [sp, #16]
  42552c:	ldp	x21, x22, [sp, #32]
  425530:	ldp	x23, x24, [sp, #48]
  425534:	ldp	x29, x30, [sp], #64
  425538:	ret
  42553c:	ubfiz	x0, x7, #4, #32
  425540:	add	x0, x4, x0
  425544:	cmp	x6, x0
  425548:	b.cs	425500 <ferror@plt+0x21570>  // b.hs, b.nlast
  42554c:	sub	x2, x6, x4
  425550:	sub	w7, w7, #0x1
  425554:	str	w7, [x8, #8]
  425558:	add	x1, x6, #0x10
  42555c:	asr	x2, x2, #4
  425560:	mov	x0, x6
  425564:	sub	w2, w7, w2
  425568:	lsl	x2, x2, #4
  42556c:	bl	403480 <memmove@plt>
  425570:	ldr	x0, [x24, x23, lsl #3]
  425574:	add	x1, x0, x22
  425578:	ldr	w1, [x1, #8]
  42557c:	cbz	w1, 425594 <ferror@plt+0x21604>
  425580:	add	x0, x20, #0x78
  425584:	bl	43b990 <ferror@plt+0x37a00>
  425588:	mov	w0, #0x1                   	// #1
  42558c:	ldp	x23, x24, [sp, #48]
  425590:	b	4253e4 <ferror@plt+0x21454>
  425594:	ldr	x0, [x0, x22]
  425598:	bl	403b90 <free@plt>
  42559c:	ldr	x1, [x24, x23, lsl #3]
  4255a0:	add	x0, x20, #0x78
  4255a4:	str	xzr, [x1, x22]
  4255a8:	bl	43b990 <ferror@plt+0x37a00>
  4255ac:	mov	w0, #0x1                   	// #1
  4255b0:	ldp	x23, x24, [sp, #48]
  4255b4:	b	4253e4 <ferror@plt+0x21454>
  4255b8:	stp	x29, x30, [sp, #-96]!
  4255bc:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  4255c0:	mov	x29, sp
  4255c4:	stp	x23, x24, [sp, #48]
  4255c8:	add	x24, x3, #0xde0
  4255cc:	stp	x21, x22, [sp, #32]
  4255d0:	lsr	x22, x0, #4
  4255d4:	sub	w22, w22, #0x1
  4255d8:	ldr	x23, [x24, #104]
  4255dc:	stp	x19, x20, [sp, #16]
  4255e0:	mov	x20, x0
  4255e4:	ldr	x19, [x23, x22, lsl #3]
  4255e8:	cbz	x19, 425620 <ferror@plt+0x21690>
  4255ec:	ldr	x0, [x19]
  4255f0:	cbz	x0, 425620 <ferror@plt+0x21690>
  4255f4:	ldr	w1, [x19, #8]
  4255f8:	add	w1, w1, #0x1
  4255fc:	ldr	x2, [x0]
  425600:	str	x2, [x19]
  425604:	str	w1, [x19, #8]
  425608:	cbz	x2, 425690 <ferror@plt+0x21700>
  42560c:	ldp	x19, x20, [sp, #16]
  425610:	ldp	x21, x22, [sp, #32]
  425614:	ldp	x23, x24, [sp, #48]
  425618:	ldp	x29, x30, [sp], #96
  42561c:	ret
  425620:	lsl	x1, x20, #3
  425624:	mov	w2, #0x1                   	// #1
  425628:	add	x1, x1, #0x2f
  42562c:	add	x0, sp, #0x58
  425630:	clz	x1, x1
  425634:	str	x25, [sp, #64]
  425638:	eor	w1, w1, #0x3f
  42563c:	add	w1, w1, w2
  425640:	ldr	x21, [x3, #3552]
  425644:	lsl	w1, w2, w1
  425648:	sxtw	x1, w1
  42564c:	cmp	x21, x1
  425650:	csel	x21, x21, x1, cs  // cs = hs, nlast
  425654:	sub	x2, x21, #0x10
  425658:	mov	x1, x21
  42565c:	bl	4038d0 <posix_memalign@plt>
  425660:	mov	w25, w0
  425664:	cbz	w0, 4256ac <ferror@plt+0x2171c>
  425668:	bl	403e80 <__errno_location@plt>
  42566c:	str	w25, [x0]
  425670:	mov	w0, w25
  425674:	bl	4039a0 <strerror@plt>
  425678:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42567c:	mov	x3, x0
  425680:	mov	w2, w21
  425684:	add	x0, x1, #0x6a0
  425688:	sub	w1, w21, #0x10
  42568c:	bl	425050 <ferror@plt+0x210c0>
  425690:	ldr	x1, [x19, #16]
  425694:	str	x1, [x23, x22, lsl #3]
  425698:	ldp	x19, x20, [sp, #16]
  42569c:	ldp	x21, x22, [sp, #32]
  4256a0:	ldp	x23, x24, [sp, #48]
  4256a4:	ldp	x29, x30, [sp], #96
  4256a8:	ret
  4256ac:	ldr	x0, [sp, #88]
  4256b0:	cbz	x0, 42576c <ferror@plt+0x217dc>
  4256b4:	udiv	x1, x0, x21
  4256b8:	mul	x1, x1, x21
  4256bc:	cmp	x0, x1
  4256c0:	b.eq	4256d8 <ferror@plt+0x21748>  // b.none
  4256c4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4256c8:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4256cc:	add	x1, x1, #0x6d8
  4256d0:	add	x0, x0, #0x5a8
  4256d4:	bl	425050 <ferror@plt+0x210c0>
  4256d8:	sub	x21, x21, #0x30
  4256dc:	add	x3, x0, x21
  4256e0:	udiv	x1, x21, x20
  4256e4:	str	wzr, [x3, #8]
  4256e8:	msub	x21, x1, x20, x21
  4256ec:	cbnz	x21, 425748 <ferror@plt+0x217b8>
  4256f0:	str	x0, [x3]
  4256f4:	subs	x4, x1, #0x1
  4256f8:	mov	x1, x0
  4256fc:	b.eq	42571c <ferror@plt+0x2178c>  // b.none
  425700:	neg	x5, x20
  425704:	mov	w2, #0x0                   	// #0
  425708:	add	x1, x1, x20
  42570c:	add	w2, w2, #0x1
  425710:	cmp	x4, w2, uxtw
  425714:	str	x1, [x1, x5]
  425718:	b.hi	425708 <ferror@plt+0x21778>  // b.pmore
  42571c:	str	xzr, [x1]
  425720:	cbz	x19, 425778 <ferror@plt+0x217e8>
  425724:	ldr	x1, [x19, #24]
  425728:	str	x3, [x19, #24]
  42572c:	str	x3, [x1, #16]
  425730:	stp	x19, x1, [x3, #16]
  425734:	mov	x19, x3
  425738:	mov	w1, #0x1                   	// #1
  42573c:	str	x3, [x23, x22, lsl #3]
  425740:	ldr	x25, [sp, #64]
  425744:	b	4255fc <ferror@plt+0x2166c>
  425748:	ldr	w5, [x24, #112]
  42574c:	ldr	w2, [x24, #40]
  425750:	ubfiz	x4, x5, #4, #32
  425754:	add	w2, w2, w5
  425758:	str	w2, [x24, #112]
  42575c:	udiv	x2, x4, x21
  425760:	msub	x21, x2, x21, x4
  425764:	add	x0, x0, x21
  425768:	b	4256f0 <ferror@plt+0x21760>
  42576c:	bl	403e80 <__errno_location@plt>
  425770:	str	wzr, [x0]
  425774:	b	425670 <ferror@plt+0x216e0>
  425778:	dup	v0.2d, x3
  42577c:	str	q0, [x3, #16]
  425780:	b	425734 <ferror@plt+0x217a4>
  425784:	nop
  425788:	stp	x29, x30, [sp, #-80]!
  42578c:	mov	x29, sp
  425790:	stp	x19, x20, [sp, #16]
  425794:	str	x21, [sp, #32]
  425798:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  42579c:	add	x19, x21, #0xde0
  4257a0:	ldr	x0, [x19, #136]
  4257a4:	cbz	x0, 4257bc <ferror@plt+0x2182c>
  4257a8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4257ac:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4257b0:	add	x1, x1, #0x700
  4257b4:	add	x0, x0, #0x5a8
  4257b8:	bl	425050 <ferror@plt+0x210c0>
  4257bc:	mov	w0, #0x1e                  	// #30
  4257c0:	bl	403d80 <sysconf@plt>
  4257c4:	str	x0, [x19, #136]
  4257c8:	mov	x20, x0
  4257cc:	cmp	x0, #0x1ff
  4257d0:	b.ls	4258b0 <ferror@plt+0x21920>  // b.plast
  4257d4:	sub	x0, x0, #0x1
  4257d8:	tst	x0, x20
  4257dc:	b.ne	4258c4 <ferror@plt+0x21934>  // b.any
  4257e0:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  4257e4:	add	x1, x1, #0x7b0
  4257e8:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4257ec:	add	x0, x0, #0x770
  4257f0:	ldp	x2, x3, [x1]
  4257f4:	stp	x2, x3, [x19, #16]
  4257f8:	ldp	x2, x3, [x1, #16]
  4257fc:	stp	x2, x3, [x19, #32]
  425800:	bl	403e90 <getenv@plt>
  425804:	cbz	x0, 4258d8 <ferror@plt+0x21948>
  425808:	adrp	x3, 451000 <ferror@plt+0x4d070>
  42580c:	add	x3, x3, #0x7b8
  425810:	add	x1, sp, #0x30
  425814:	mov	w2, #0x2                   	// #2
  425818:	ldp	x4, x5, [x3]
  42581c:	stp	x4, x5, [sp, #48]
  425820:	ldp	x4, x5, [x3, #16]
  425824:	stp	x4, x5, [sp, #64]
  425828:	bl	448d88 <ferror@plt+0x44df8>
  42582c:	and	w1, w0, #0x1
  425830:	tbz	w0, #0, 425998 <ferror@plt+0x21a08>
  425834:	mov	w2, #0x1                   	// #1
  425838:	str	w2, [x19, #16]
  42583c:	tbz	w0, #1, 425848 <ferror@plt+0x218b8>
  425840:	mov	w0, #0x1                   	// #1
  425844:	str	w0, [x19, #24]
  425848:	ldr	x20, [x19, #136]
  42584c:	mov	x0, #0x2000                	// #8192
  425850:	mov	x2, #0x80                  	// #128
  425854:	str	x2, [x21, #3552]
  425858:	cmp	x20, #0x2, lsl #12
  42585c:	csel	x20, x20, x0, cs  // cs = hs, nlast
  425860:	str	x20, [x19, #8]
  425864:	cbnz	w1, 4258f8 <ferror@plt+0x21968>
  425868:	sub	x20, x20, #0x30
  42586c:	mov	x1, #0x4                   	// #4
  425870:	lsr	x0, x20, #7
  425874:	bl	417ed8 <ferror@plt+0x13f48>
  425878:	ldr	x2, [x19, #8]
  42587c:	str	x0, [x19, #72]
  425880:	mov	x1, #0x8                   	// #8
  425884:	sub	x0, x2, #0x30
  425888:	lsr	x0, x0, #7
  42588c:	bl	417ed8 <ferror@plt+0x13f48>
  425890:	ldr	x2, [x19, #8]
  425894:	str	x0, [x19, #64]
  425898:	mov	x1, #0x8                   	// #8
  42589c:	sub	x0, x2, #0x30
  4258a0:	lsr	x0, x0, #7
  4258a4:	bl	417ed8 <ferror@plt+0x13f48>
  4258a8:	str	x0, [x19, #104]
  4258ac:	b	425900 <ferror@plt+0x21970>
  4258b0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4258b4:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4258b8:	add	x1, x1, #0x718
  4258bc:	add	x0, x0, #0x5a8
  4258c0:	bl	425050 <ferror@plt+0x210c0>
  4258c4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4258c8:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4258cc:	add	x1, x1, #0x740
  4258d0:	add	x0, x0, #0x5a8
  4258d4:	bl	425050 <ferror@plt+0x210c0>
  4258d8:	ldr	w1, [x19, #16]
  4258dc:	cmp	x20, #0x2, lsl #12
  4258e0:	mov	x0, #0x2000                	// #8192
  4258e4:	mov	x2, #0x80                  	// #128
  4258e8:	csel	x20, x20, x0, cs  // cs = hs, nlast
  4258ec:	str	x2, [x21, #3552]
  4258f0:	str	x20, [x19, #8]
  4258f4:	cbz	w1, 425868 <ferror@plt+0x218d8>
  4258f8:	stp	xzr, xzr, [x19, #64]
  4258fc:	str	xzr, [x19, #104]
  425900:	add	x0, x19, #0x38
  425904:	bl	43b820 <ferror@plt+0x37890>
  425908:	adrp	x0, 451000 <ferror@plt+0x4d070>
  42590c:	str	wzr, [x19, #80]
  425910:	ldr	d0, [x0, #1968]
  425914:	add	x0, x19, #0x60
  425918:	stur	d0, [x19, #84]
  42591c:	bl	43b820 <ferror@plt+0x37890>
  425920:	ldr	w0, [x19, #84]
  425924:	str	wzr, [x19, #112]
  425928:	cmp	w0, #0x6
  42592c:	b.hi	425960 <ferror@plt+0x219d0>  // b.pmore
  425930:	add	w0, w0, #0x1
  425934:	str	w0, [x19, #84]
  425938:	ldp	x0, x1, [x19, #8]
  42593c:	ldr	x21, [sp, #32]
  425940:	sub	x0, x0, #0x30
  425944:	cmp	x1, #0x0
  425948:	lsr	x0, x0, #3
  42594c:	csel	x0, x0, xzr, eq  // eq = none
  425950:	str	x0, [x19, #48]
  425954:	ldp	x19, x20, [sp, #16]
  425958:	ldp	x29, x30, [sp], #80
  42595c:	ret
  425960:	add	x0, sp, #0x30
  425964:	bl	413398 <ferror@plt+0xf408>
  425968:	ldp	x3, x1, [sp, #48]
  42596c:	mov	x0, #0xf7cf                	// #63439
  425970:	movk	x0, #0xe353, lsl #16
  425974:	mov	w2, #0x3e8                 	// #1000
  425978:	movk	x0, #0x9ba5, lsl #32
  42597c:	movk	x0, #0x20c4, lsl #48
  425980:	smulh	x0, x1, x0
  425984:	asr	x0, x0, #7
  425988:	sub	x0, x0, x1, asr #63
  42598c:	madd	w0, w2, w3, w0
  425990:	stp	wzr, w0, [x19, #84]
  425994:	b	425938 <ferror@plt+0x219a8>
  425998:	ldr	w1, [x19, #16]
  42599c:	b	42583c <ferror@plt+0x218ac>
  4259a0:	stp	x29, x30, [sp, #-80]!
  4259a4:	mov	x29, sp
  4259a8:	stp	x19, x20, [sp, #16]
  4259ac:	mov	w20, w0
  4259b0:	mov	x19, x1
  4259b4:	ldr	x0, [x1, #8]
  4259b8:	stp	x21, x22, [sp, #32]
  4259bc:	mov	x22, x2
  4259c0:	str	x23, [sp, #48]
  4259c4:	cbz	x0, 425b3c <ferror@plt+0x21bac>
  4259c8:	mov	x19, x0
  4259cc:	ldr	x3, [x0]
  4259d0:	str	x3, [x1, #8]
  4259d4:	cbz	x3, 425b30 <ferror@plt+0x21ba0>
  4259d8:	ldr	x5, [x3]
  4259dc:	mov	x0, x1
  4259e0:	str	x5, [x1, #8]
  4259e4:	mov	x1, x3
  4259e8:	cbz	x5, 425b24 <ferror@plt+0x21b94>
  4259ec:	ldr	x4, [x5]
  4259f0:	mov	x3, x0
  4259f4:	str	x4, [x0, #8]
  4259f8:	mov	x0, x5
  4259fc:	cbz	x4, 425b1c <ferror@plt+0x21b8c>
  425a00:	ldr	x5, [x4]
  425a04:	mov	x2, x3
  425a08:	str	x5, [x3, #8]
  425a0c:	mov	x3, x4
  425a10:	str	x2, [x3]
  425a14:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  425a18:	str	x3, [x0]
  425a1c:	add	x21, x21, #0xde0
  425a20:	str	x0, [x1]
  425a24:	add	x0, x21, #0x38
  425a28:	str	x1, [x19]
  425a2c:	ubfiz	x23, x20, #3, #32
  425a30:	bl	43b8c0 <ferror@plt+0x37930>
  425a34:	ldr	x0, [x21, #64]
  425a38:	add	x3, x0, x23
  425a3c:	ldr	x0, [x0, w20, uxtw #3]
  425a40:	cbz	x0, 425cf4 <ferror@plt+0x21d64>
  425a44:	ldr	x4, [x0, #8]
  425a48:	ldr	x2, [x4]
  425a4c:	ldr	x1, [x19]
  425a50:	ldr	x5, [x2]
  425a54:	ldr	x2, [x1]
  425a58:	str	x19, [x5, #8]
  425a5c:	ldr	x5, [x2]
  425a60:	str	x19, [x0, #8]
  425a64:	str	x4, [x19, #8]
  425a68:	str	x0, [x2, #8]
  425a6c:	ldr	w0, [x21, #84]
  425a70:	str	x22, [x5, #8]
  425a74:	cmp	w0, #0x6
  425a78:	b.hi	425cb0 <ferror@plt+0x21d20>  // b.pmore
  425a7c:	ldr	w5, [x21, #88]
  425a80:	add	w0, w0, #0x1
  425a84:	str	w0, [x21, #84]
  425a88:	mov	w0, w5
  425a8c:	mov	x23, #0x0                   	// #0
  425a90:	ldr	x8, [x21, #32]
  425a94:	str	x0, [x1, #8]
  425a98:	str	x19, [x3]
  425a9c:	ldr	x0, [x19, #8]
  425aa0:	ldr	x1, [x0]
  425aa4:	b	425aec <ferror@plt+0x21b5c>
  425aa8:	ldr	x2, [x0, #8]
  425aac:	ldr	x4, [x1]
  425ab0:	ldr	x6, [x2]
  425ab4:	ldp	x9, x7, [x4]
  425ab8:	ldr	x10, [x6]
  425abc:	str	x7, [x10, #8]
  425ac0:	str	x2, [x7, #8]
  425ac4:	str	xzr, [x4, #8]
  425ac8:	str	xzr, [x9, #8]
  425acc:	str	xzr, [x1, #8]
  425ad0:	str	x23, [x0, #8]
  425ad4:	mov	x23, x0
  425ad8:	ldr	x22, [x3]
  425adc:	cmp	x0, x22
  425ae0:	b.eq	425b48 <ferror@plt+0x21bb8>  // b.none
  425ae4:	mov	x1, x6
  425ae8:	mov	x0, x2
  425aec:	ldr	x2, [x1, #8]
  425af0:	sub	w2, w5, w2
  425af4:	cmp	x2, x8
  425af8:	b.cs	425aa8 <ferror@plt+0x21b18>  // b.hs, b.nlast
  425afc:	add	x0, x21, #0x38
  425b00:	bl	43b990 <ferror@plt+0x37a00>
  425b04:	cbnz	x23, 425d1c <ferror@plt+0x21d8c>
  425b08:	ldp	x19, x20, [sp, #16]
  425b0c:	ldp	x21, x22, [sp, #32]
  425b10:	ldr	x23, [sp, #48]
  425b14:	ldp	x29, x30, [sp], #80
  425b18:	ret
  425b1c:	ldr	x2, [x3]
  425b20:	b	425a10 <ferror@plt+0x21a80>
  425b24:	ldr	x3, [x0]
  425b28:	ldr	x4, [x3, #8]
  425b2c:	b	4259fc <ferror@plt+0x21a6c>
  425b30:	ldr	x0, [x1]
  425b34:	ldr	x5, [x0, #8]
  425b38:	b	4259e8 <ferror@plt+0x21a58>
  425b3c:	ldr	x1, [x1]
  425b40:	ldr	x3, [x1, #8]
  425b44:	b	4259d4 <ferror@plt+0x21a44>
  425b48:	str	xzr, [x3]
  425b4c:	add	x0, x21, #0x38
  425b50:	bl	43b990 <ferror@plt+0x37a00>
  425b54:	add	w20, w20, #0x1
  425b58:	add	x0, x21, #0x60
  425b5c:	bl	43b8c0 <ferror@plt+0x37930>
  425b60:	mov	w23, #0x1                   	// #1
  425b64:	lsl	x20, x20, #4
  425b68:	lsl	x0, x20, #3
  425b6c:	lsr	x19, x20, #4
  425b70:	add	x0, x0, #0x2f
  425b74:	sub	w19, w19, #0x1
  425b78:	clz	x0, x0
  425b7c:	eor	w0, w0, #0x3f
  425b80:	lsl	x19, x19, #3
  425b84:	add	w0, w0, w23
  425b88:	lsl	w0, w23, w0
  425b8c:	sxtw	x23, w0
  425b90:	mov	x2, #0x0                   	// #0
  425b94:	ldr	x20, [x22, #8]
  425b98:	str	xzr, [x22, #8]
  425b9c:	cbz	x2, 425be0 <ferror@plt+0x21c50>
  425ba0:	ldr	x0, [x2]
  425ba4:	str	x0, [x22, #8]
  425ba8:	ldr	x0, [x21]
  425bac:	cmp	x0, x23
  425bb0:	csel	x1, x0, x23, cs  // cs = hs, nlast
  425bb4:	sub	x4, x1, #0x30
  425bb8:	udiv	x0, x2, x1
  425bbc:	mul	x0, x0, x1
  425bc0:	add	x1, x0, x4
  425bc4:	ldr	w3, [x1, #8]
  425bc8:	cbnz	w3, 425bec <ferror@plt+0x21c5c>
  425bcc:	adrp	x1, 451000 <ferror@plt+0x4d070>
  425bd0:	adrp	x0, 451000 <ferror@plt+0x4d070>
  425bd4:	add	x1, x1, #0x590
  425bd8:	add	x0, x0, #0x5a8
  425bdc:	bl	425050 <ferror@plt+0x210c0>
  425be0:	mov	x2, x22
  425be4:	ldr	x22, [x22]
  425be8:	b	425ba8 <ferror@plt+0x21c18>
  425bec:	ldr	x5, [x0, x4]
  425bf0:	str	x5, [x2]
  425bf4:	str	x2, [x0, x4]
  425bf8:	sub	w2, w3, #0x1
  425bfc:	str	w2, [x1, #8]
  425c00:	cbz	x5, 425c34 <ferror@plt+0x21ca4>
  425c04:	cbnz	w2, 425c28 <ferror@plt+0x21c98>
  425c08:	ldp	x2, x3, [x1, #16]
  425c0c:	ldr	x4, [x21, #104]
  425c10:	str	x3, [x2, #24]
  425c14:	str	x2, [x3, #16]
  425c18:	ldr	x3, [x4, x19]
  425c1c:	cmp	x1, x3
  425c20:	b.eq	425c6c <ferror@plt+0x21cdc>  // b.none
  425c24:	bl	403b90 <free@plt>
  425c28:	cbz	x22, 425c80 <ferror@plt+0x21cf0>
  425c2c:	ldr	x2, [x22, #8]
  425c30:	b	425b9c <ferror@plt+0x21c0c>
  425c34:	ldp	x4, x3, [x1, #16]
  425c38:	ldr	x5, [x21, #104]
  425c3c:	str	x3, [x4, #24]
  425c40:	str	x4, [x3, #16]
  425c44:	ldr	x3, [x5, x19]
  425c48:	cmp	x1, x3
  425c4c:	b.eq	425c9c <ferror@plt+0x21d0c>  // b.none
  425c50:	cbz	x3, 425c8c <ferror@plt+0x21cfc>
  425c54:	ldr	x4, [x3, #24]
  425c58:	str	x1, [x3, #24]
  425c5c:	str	x1, [x4, #16]
  425c60:	stp	x3, x4, [x1, #16]
  425c64:	str	x1, [x5, x19]
  425c68:	b	425c04 <ferror@plt+0x21c74>
  425c6c:	cmp	x1, x2
  425c70:	csel	x2, x2, xzr, ne  // ne = any
  425c74:	str	x2, [x4, x19]
  425c78:	bl	403b90 <free@plt>
  425c7c:	b	425c28 <ferror@plt+0x21c98>
  425c80:	cbz	x20, 425d00 <ferror@plt+0x21d70>
  425c84:	mov	x22, x20
  425c88:	b	425b90 <ferror@plt+0x21c00>
  425c8c:	dup	v0.2d, x1
  425c90:	str	q0, [x1, #16]
  425c94:	str	x1, [x5, x19]
  425c98:	b	425c04 <ferror@plt+0x21c74>
  425c9c:	cmp	x1, x4
  425ca0:	b.eq	425c8c <ferror@plt+0x21cfc>  // b.none
  425ca4:	mov	x3, x4
  425ca8:	str	x4, [x5, x19]
  425cac:	b	425c54 <ferror@plt+0x21cc4>
  425cb0:	add	x0, sp, #0x40
  425cb4:	bl	413398 <ferror@plt+0xf408>
  425cb8:	ldp	x2, x1, [sp, #64]
  425cbc:	mov	x0, #0xf7cf                	// #63439
  425cc0:	movk	x0, #0xe353, lsl #16
  425cc4:	mov	w5, #0x3e8                 	// #1000
  425cc8:	movk	x0, #0x9ba5, lsl #32
  425ccc:	movk	x0, #0x20c4, lsl #48
  425cd0:	ldr	x3, [x21, #64]
  425cd4:	smulh	x0, x1, x0
  425cd8:	add	x3, x3, x23
  425cdc:	asr	x0, x0, #7
  425ce0:	sub	x0, x0, x1, asr #63
  425ce4:	ldr	x1, [x19]
  425ce8:	madd	w5, w5, w2, w0
  425cec:	stp	wzr, w5, [x21, #84]
  425cf0:	b	425a88 <ferror@plt+0x21af8>
  425cf4:	mov	x4, x19
  425cf8:	mov	x0, x19
  425cfc:	b	425a48 <ferror@plt+0x21ab8>
  425d00:	add	x0, x21, #0x60
  425d04:	bl	43b990 <ferror@plt+0x37a00>
  425d08:	ldp	x19, x20, [sp, #16]
  425d0c:	ldp	x21, x22, [sp, #32]
  425d10:	ldr	x23, [sp, #48]
  425d14:	ldp	x29, x30, [sp], #80
  425d18:	ret
  425d1c:	mov	x22, x23
  425d20:	b	425b54 <ferror@plt+0x21bc4>
  425d24:	nop
  425d28:	stp	x29, x30, [sp, #-128]!
  425d2c:	mov	x29, sp
  425d30:	stp	x21, x22, [sp, #32]
  425d34:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  425d38:	add	x22, x22, #0xde0
  425d3c:	stp	x25, x26, [sp, #64]
  425d40:	mov	x26, x0
  425d44:	ldr	x0, [x22, #8]
  425d48:	sub	x0, x0, #0x30
  425d4c:	lsr	x0, x0, #7
  425d50:	str	w0, [sp, #100]
  425d54:	cbz	w0, 425e00 <ferror@plt+0x21e70>
  425d58:	add	x0, x22, #0x60
  425d5c:	mov	x21, #0x0                   	// #0
  425d60:	stp	x19, x20, [sp, #16]
  425d64:	stp	x23, x24, [sp, #48]
  425d68:	mov	x24, #0xaf                  	// #175
  425d6c:	mov	w23, #0x0                   	// #0
  425d70:	stp	x27, x28, [sp, #80]
  425d74:	str	x0, [sp, #104]
  425d78:	dup	v1.2d, x21
  425d7c:	add	x21, x21, #0x10
  425d80:	ldr	q0, [x26]
  425d84:	lsr	x20, x21, #4
  425d88:	clz	x19, x24
  425d8c:	sub	w20, w20, #0x1
  425d90:	eor	w19, w19, #0x3f
  425d94:	mov	w25, w23
  425d98:	add	v0.2d, v0.2d, v1.2d
  425d9c:	add	w19, w19, #0x1
  425da0:	mov	w0, #0x1                   	// #1
  425da4:	lsl	x20, x20, #3
  425da8:	add	w23, w23, #0x1
  425dac:	add	x28, sp, #0x70
  425db0:	lsl	w19, w0, w19
  425db4:	str	q0, [sp, #112]
  425db8:	ldr	x27, [x28]
  425dbc:	ldr	x2, [x27, #8]
  425dc0:	cmp	x2, #0x3
  425dc4:	b.ls	425e14 <ferror@plt+0x21e84>  // b.plast
  425dc8:	ldr	x1, [x27]
  425dcc:	mov	w0, w25
  425dd0:	bl	4259a0 <ferror@plt+0x21a10>
  425dd4:	add	x28, x28, #0x8
  425dd8:	add	x0, sp, #0x80
  425ddc:	cmp	x28, x0
  425de0:	b.ne	425db8 <ferror@plt+0x21e28>  // b.any
  425de4:	ldr	w0, [sp, #100]
  425de8:	add	x24, x24, #0x80
  425dec:	cmp	w23, w0
  425df0:	b.ne	425d78 <ferror@plt+0x21de8>  // b.any
  425df4:	ldp	x19, x20, [sp, #16]
  425df8:	ldp	x23, x24, [sp, #48]
  425dfc:	ldp	x27, x28, [sp, #80]
  425e00:	mov	x0, x26
  425e04:	ldp	x21, x22, [sp, #32]
  425e08:	ldp	x25, x26, [sp, #64]
  425e0c:	ldp	x29, x30, [sp], #128
  425e10:	b	417d40 <ferror@plt+0x13db0>
  425e14:	ldr	x0, [sp, #104]
  425e18:	bl	43b8c0 <ferror@plt+0x37930>
  425e1c:	ldr	x10, [x22, #104]
  425e20:	sxtw	x9, w19
  425e24:	ldr	x8, [x22]
  425e28:	add	x11, x10, x20
  425e2c:	ldr	x1, [x27]
  425e30:	cbz	x1, 425f28 <ferror@plt+0x21f98>
  425e34:	ldr	x0, [x1, #8]
  425e38:	cbz	x0, 425e7c <ferror@plt+0x21eec>
  425e3c:	cmp	x8, x9
  425e40:	ldr	x2, [x0]
  425e44:	str	x2, [x1, #8]
  425e48:	csel	x2, x8, x9, cs  // cs = hs, nlast
  425e4c:	mov	x1, x0
  425e50:	sub	x5, x2, #0x30
  425e54:	udiv	x0, x1, x2
  425e58:	mul	x0, x0, x2
  425e5c:	add	x2, x0, x5
  425e60:	ldr	w3, [x2, #8]
  425e64:	cbnz	w3, 425ea4 <ferror@plt+0x21f14>
  425e68:	adrp	x1, 451000 <ferror@plt+0x4d070>
  425e6c:	adrp	x0, 451000 <ferror@plt+0x4d070>
  425e70:	add	x1, x1, #0x590
  425e74:	add	x0, x0, #0x5a8
  425e78:	bl	425050 <ferror@plt+0x210c0>
  425e7c:	cmp	x8, x9
  425e80:	csel	x2, x8, x9, cs  // cs = hs, nlast
  425e84:	ldr	x0, [x1]
  425e88:	str	x0, [x27]
  425e8c:	udiv	x0, x1, x2
  425e90:	sub	x5, x2, #0x30
  425e94:	mul	x0, x0, x2
  425e98:	add	x2, x0, x5
  425e9c:	ldr	w3, [x2, #8]
  425ea0:	cbz	w3, 425e68 <ferror@plt+0x21ed8>
  425ea4:	ldr	x7, [x0, x5]
  425ea8:	str	x7, [x1]
  425eac:	str	x1, [x0, x5]
  425eb0:	sub	w3, w3, #0x1
  425eb4:	str	w3, [x2, #8]
  425eb8:	cbz	x7, 425ee0 <ferror@plt+0x21f50>
  425ebc:	cbnz	w3, 425e2c <ferror@plt+0x21e9c>
  425ec0:	ldp	x1, x3, [x2, #16]
  425ec4:	str	x3, [x1, #24]
  425ec8:	str	x1, [x3, #16]
  425ecc:	ldr	x3, [x10, x20]
  425ed0:	cmp	x2, x3
  425ed4:	b.eq	425f14 <ferror@plt+0x21f84>  // b.none
  425ed8:	bl	403b90 <free@plt>
  425edc:	b	425e1c <ferror@plt+0x21e8c>
  425ee0:	ldp	x5, x1, [x2, #16]
  425ee4:	str	x1, [x5, #24]
  425ee8:	str	x5, [x1, #16]
  425eec:	ldr	x1, [x11]
  425ef0:	cmp	x2, x1
  425ef4:	b.eq	425f44 <ferror@plt+0x21fb4>  // b.none
  425ef8:	cbz	x1, 425f34 <ferror@plt+0x21fa4>
  425efc:	ldr	x5, [x1, #24]
  425f00:	str	x2, [x1, #24]
  425f04:	str	x2, [x5, #16]
  425f08:	stp	x1, x5, [x2, #16]
  425f0c:	str	x2, [x11]
  425f10:	b	425ebc <ferror@plt+0x21f2c>
  425f14:	cmp	x2, x1
  425f18:	csel	x1, x1, xzr, ne  // ne = any
  425f1c:	str	x1, [x10, x20]
  425f20:	bl	403b90 <free@plt>
  425f24:	b	425e1c <ferror@plt+0x21e8c>
  425f28:	ldr	x0, [sp, #104]
  425f2c:	bl	43b990 <ferror@plt+0x37a00>
  425f30:	b	425dd4 <ferror@plt+0x21e44>
  425f34:	dup	v0.2d, x2
  425f38:	str	q0, [x2, #16]
  425f3c:	str	x2, [x11]
  425f40:	b	425ebc <ferror@plt+0x21f2c>
  425f44:	cmp	x2, x5
  425f48:	b.eq	425f34 <ferror@plt+0x21fa4>  // b.none
  425f4c:	mov	x1, x5
  425f50:	str	x5, [x11]
  425f54:	b	425efc <ferror@plt+0x21f6c>
  425f58:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  425f5c:	ldr	x2, [x2, #3688]
  425f60:	cbz	x2, 425f84 <ferror@plt+0x21ff4>
  425f64:	adrp	x1, 451000 <ferror@plt+0x4d070>
  425f68:	add	x1, x1, #0x7b8
  425f6c:	add	x1, x1, #0x20
  425f70:	adrp	x2, 451000 <ferror@plt+0x4d070>
  425f74:	adrp	x0, 44d000 <ferror@plt+0x49070>
  425f78:	add	x2, x2, #0x700
  425f7c:	add	x0, x0, #0xf78
  425f80:	b	419d28 <ferror@plt+0x15d98>
  425f84:	cmp	w0, #0x3
  425f88:	b.eq	425fdc <ferror@plt+0x2204c>  // b.none
  425f8c:	b.hi	425fb4 <ferror@plt+0x22024>  // b.pmore
  425f90:	cmp	w0, #0x1
  425f94:	b.eq	425fc8 <ferror@plt+0x22038>  // b.none
  425f98:	cmp	w0, #0x2
  425f9c:	b.ne	425fb0 <ferror@plt+0x22020>  // b.any
  425fa0:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  425fa4:	cmp	x1, #0x0
  425fa8:	cset	w1, ne  // ne = any
  425fac:	str	w1, [x0, #1972]
  425fb0:	ret
  425fb4:	cmp	w0, #0x4
  425fb8:	b.ne	425fb0 <ferror@plt+0x22020>  // b.any
  425fbc:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  425fc0:	str	w1, [x0, #1992]
  425fc4:	ret
  425fc8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  425fcc:	cmp	x1, #0x0
  425fd0:	cset	w1, ne  // ne = any
  425fd4:	str	w1, [x0, #1968]
  425fd8:	ret
  425fdc:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  425fe0:	str	x1, [x0, #1984]
  425fe4:	ret
  425fe8:	cmp	w0, #0x3
  425fec:	b.eq	426034 <ferror@plt+0x220a4>  // b.none
  425ff0:	b.ls	426018 <ferror@plt+0x22088>  // b.plast
  425ff4:	cmp	w0, #0x4
  425ff8:	b.eq	426040 <ferror@plt+0x220b0>  // b.none
  425ffc:	cmp	w0, #0x5
  426000:	b.ne	426058 <ferror@plt+0x220c8>  // b.any
  426004:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  426008:	ldr	x0, [x0, #3560]
  42600c:	sub	x0, x0, #0x30
  426010:	lsr	x0, x0, #7
  426014:	ret
  426018:	cmp	w0, #0x1
  42601c:	b.eq	42604c <ferror@plt+0x220bc>  // b.none
  426020:	cmp	w0, #0x2
  426024:	b.ne	426058 <ferror@plt+0x220c8>  // b.any
  426028:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42602c:	ldrsw	x0, [x0, #1972]
  426030:	ret
  426034:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  426038:	ldr	x0, [x0, #1984]
  42603c:	ret
  426040:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  426044:	ldr	w0, [x0, #1992]
  426048:	ret
  42604c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  426050:	ldrsw	x0, [x0, #1968]
  426054:	ret
  426058:	mov	x0, #0x0                   	// #0
  42605c:	ret
  426060:	sub	sp, sp, #0x210
  426064:	stp	x29, x30, [sp]
  426068:	mov	x29, sp
  42606c:	cbz	x2, 42611c <ferror@plt+0x2218c>
  426070:	str	wzr, [x2]
  426074:	cmp	w0, #0x6
  426078:	b.eq	42608c <ferror@plt+0x220fc>  // b.none
  42607c:	mov	x0, #0x0                   	// #0
  426080:	ldp	x29, x30, [sp]
  426084:	add	sp, sp, #0x210
  426088:	ret
  42608c:	add	w6, w1, #0x1
  426090:	mov	w0, #0x50                  	// #80
  426094:	adrp	x4, 4ac000 <ferror@plt+0xa8070>
  426098:	add	x4, x4, #0xde0
  42609c:	mov	x8, #0xa0                  	// #160
  4260a0:	add	x5, x1, #0x1
  4260a4:	umull	x3, w6, w0
  4260a8:	mov	x7, #0x4                   	// #4
  4260ac:	ldr	x0, [x4, #8]
  4260b0:	cmp	x3, x8
  4260b4:	csel	x3, x3, x8, cs  // cs = hs, nlast
  4260b8:	lsl	x5, x5, #4
  4260bc:	ldr	x4, [x4, #72]
  4260c0:	udiv	x0, x0, x3
  4260c4:	ldr	w3, [x4, w1, uxtw #2]
  4260c8:	ldr	w1, [x4, x1, lsl #2]
  4260cc:	cmp	x0, x7
  4260d0:	stp	x5, x1, [sp, #16]
  4260d4:	csel	x0, x0, x7, cs  // cs = hs, nlast
  4260d8:	mov	w1, w0
  4260dc:	cbz	w3, 4260f4 <ferror@plt+0x22164>
  4260e0:	lsl	w3, w3, #6
  4260e4:	ubfiz	x6, x6, #4, #32
  4260e8:	udiv	x3, x3, x6
  4260ec:	cmp	w0, w3
  4260f0:	csel	w1, w0, w3, cs  // cs = hs, nlast
  4260f4:	mov	w3, w1
  4260f8:	mov	w0, #0x3                   	// #3
  4260fc:	str	w0, [x2]
  426100:	mov	w1, #0x18                  	// #24
  426104:	add	x0, sp, #0x10
  426108:	str	x3, [sp, #32]
  42610c:	bl	427ad0 <ferror@plt+0x23b40>
  426110:	ldp	x29, x30, [sp]
  426114:	add	sp, sp, #0x210
  426118:	ret
  42611c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  426120:	add	x1, x1, #0x7b8
  426124:	add	x1, x1, #0x38
  426128:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42612c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  426130:	add	x2, x2, #0x778
  426134:	add	x0, x0, #0xf78
  426138:	bl	419d28 <ferror@plt+0x15d98>
  42613c:	b	42607c <ferror@plt+0x220ec>
  426140:	stp	x29, x30, [sp, #-112]!
  426144:	mov	x29, sp
  426148:	stp	x19, x20, [sp, #16]
  42614c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  426150:	add	x19, x19, #0x7b0
  426154:	stp	x21, x22, [sp, #32]
  426158:	mov	x22, x0
  42615c:	add	x0, x19, #0x20
  426160:	stp	x25, x26, [sp, #64]
  426164:	bl	43c728 <ferror@plt+0x38798>
  426168:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  42616c:	mov	x20, x0
  426170:	add	x26, x2, #0xde0
  426174:	cbz	x0, 426240 <ferror@plt+0x222b0>
  426178:	add	x1, x22, #0xf
  42617c:	ands	x19, x1, #0xfffffffffffffff0
  426180:	b.ne	4261a4 <ferror@plt+0x22214>  // b.any
  426184:	mov	x0, x22
  426188:	bl	417c00 <ferror@plt+0x13c70>
  42618c:	mov	x19, x0
  426190:	ldr	w0, [x26, #24]
  426194:	cbz	w0, 42621c <ferror@plt+0x2228c>
  426198:	cbz	x19, 42621c <ferror@plt+0x2228c>
  42619c:	stp	x23, x24, [sp, #48]
  4261a0:	b	4262c0 <ferror@plt+0x22330>
  4261a4:	ldr	x0, [x26, #48]
  4261a8:	stp	x23, x24, [sp, #48]
  4261ac:	stp	x27, x28, [sp, #80]
  4261b0:	cmp	x19, x0
  4261b4:	b.ls	4261cc <ferror@plt+0x2223c>  // b.plast
  4261b8:	ldr	w0, [x26, #16]
  4261bc:	cbz	w0, 426558 <ferror@plt+0x225c8>
  4261c0:	ldp	x23, x24, [sp, #48]
  4261c4:	ldp	x27, x28, [sp, #80]
  4261c8:	b	426184 <ferror@plt+0x221f4>
  4261cc:	lsr	x21, x1, #4
  4261d0:	sub	w27, w21, #0x1
  4261d4:	ldr	x25, [x20]
  4261d8:	lsl	x24, x27, #4
  4261dc:	add	x23, x25, x24
  4261e0:	ldr	x19, [x25, x24]
  4261e4:	ldr	x1, [x23, #8]
  4261e8:	cbz	x19, 426294 <ferror@plt+0x22304>
  4261ec:	ldr	x0, [x19, #8]
  4261f0:	cbz	x0, 426234 <ferror@plt+0x222a4>
  4261f4:	ldr	x2, [x0]
  4261f8:	str	x2, [x19, #8]
  4261fc:	mov	x19, x0
  426200:	cbz	x1, 42620c <ferror@plt+0x2227c>
  426204:	sub	x1, x1, #0x1
  426208:	str	x1, [x23, #8]
  42620c:	ldr	w0, [x26, #24]
  426210:	cbnz	w0, 4262bc <ferror@plt+0x2232c>
  426214:	ldp	x23, x24, [sp, #48]
  426218:	ldp	x27, x28, [sp, #80]
  42621c:	mov	x0, x19
  426220:	ldp	x19, x20, [sp, #16]
  426224:	ldp	x21, x22, [sp, #32]
  426228:	ldp	x25, x26, [sp, #64]
  42622c:	ldp	x29, x30, [sp], #112
  426230:	ret
  426234:	ldr	x0, [x19]
  426238:	str	x0, [x23]
  42623c:	b	426200 <ferror@plt+0x22270>
  426240:	add	x0, x26, #0x90
  426244:	bl	43b8c0 <ferror@plt+0x37930>
  426248:	ldr	x0, [x26, #136]
  42624c:	cbnz	x0, 426254 <ferror@plt+0x222c4>
  426250:	bl	425788 <ferror@plt+0x217f8>
  426254:	add	x0, x26, #0x90
  426258:	bl	43b990 <ferror@plt+0x37a00>
  42625c:	ldr	x21, [x26, #8]
  426260:	sub	x21, x21, #0x30
  426264:	ubfx	x21, x21, #7, #32
  426268:	lsl	x0, x21, #5
  42626c:	add	x0, x0, #0x10
  426270:	bl	417c60 <ferror@plt+0x13cd0>
  426274:	mov	x20, x0
  426278:	add	x0, x19, #0x20
  42627c:	add	x2, x20, #0x10
  426280:	mov	x1, x20
  426284:	add	x21, x2, x21, lsl #4
  426288:	stp	x2, x21, [x20]
  42628c:	bl	43c758 <ferror@plt+0x387c8>
  426290:	b	426178 <ferror@plt+0x221e8>
  426294:	ldr	x4, [x20, #8]
  426298:	add	x0, x4, x24
  42629c:	ldp	x2, x3, [x0]
  4262a0:	stp	x2, x3, [x23]
  4262a4:	str	xzr, [x4, x24]
  4262a8:	str	x1, [x0, #8]
  4262ac:	ldr	x19, [x25, x24]
  4262b0:	cbz	x19, 4263a4 <ferror@plt+0x22414>
  4262b4:	ldr	x1, [x23, #8]
  4262b8:	b	4261ec <ferror@plt+0x2225c>
  4262bc:	ldp	x27, x28, [sp, #80]
  4262c0:	add	x0, x26, #0x78
  4262c4:	bl	43b8c0 <ferror@plt+0x37930>
  4262c8:	mov	x20, #0x403                 	// #1027
  4262cc:	mov	x1, #0x7423                	// #29731
  4262d0:	movk	x20, #0x1008, lsl #16
  4262d4:	movk	x1, #0x2b11, lsl #16
  4262d8:	movk	x20, #0x4020, lsl #32
  4262dc:	movk	x1, #0x42cf, lsl #32
  4262e0:	movk	x20, #0x80, lsl #48
  4262e4:	movk	x1, #0x2034, lsl #48
  4262e8:	mov	x21, #0x43cd                	// #17357
  4262ec:	movk	x21, #0x6c14, lsl #16
  4262f0:	umulh	x2, x19, x20
  4262f4:	umulh	x1, x19, x1
  4262f8:	movk	x21, #0x240, lsl #32
  4262fc:	movk	x21, #0x400c, lsl #48
  426300:	sub	x20, x19, x2
  426304:	ldr	x23, [x26, #128]
  426308:	lsr	x1, x1, #17
  42630c:	add	x20, x2, x20, lsr #1
  426310:	smulh	x21, x1, x21
  426314:	lsr	x20, x20, #8
  426318:	and	x0, x21, #0xfffffffffffffc00
  42631c:	lsl	x2, x20, #9
  426320:	asr	x21, x21, #10
  426324:	sub	x20, x2, x20
  426328:	sub	x0, x0, x21
  42632c:	sub	x20, x19, x20
  426330:	add	x21, x21, x0, lsl #2
  426334:	sub	x21, x1, x21
  426338:	cbz	x23, 42645c <ferror@plt+0x224cc>
  42633c:	ldr	x0, [x23, x21, lsl #3]
  426340:	cbz	x0, 426484 <ferror@plt+0x224f4>
  426344:	lsl	x20, x20, #4
  426348:	add	x21, x0, x20
  42634c:	ldr	x0, [x0, x20]
  426350:	ldr	w5, [x21, #8]
  426354:	cbz	w5, 4264f8 <ferror@plt+0x22568>
  426358:	mov	w3, w5
  42635c:	mov	w4, #0x0                   	// #0
  426360:	b	426378 <ferror@plt+0x223e8>
  426364:	cset	w2, ne  // ne = any
  426368:	b.eq	42659c <ferror@plt+0x2260c>  // b.none
  42636c:	add	w4, w1, #0x1
  426370:	cmp	w4, w3
  426374:	b.cs	42649c <ferror@plt+0x2250c>  // b.hs, b.nlast
  426378:	add	w1, w3, w4
  42637c:	lsr	w2, w1, #1
  426380:	lsr	w1, w1, #1
  426384:	lsl	x2, x2, #4
  426388:	add	x20, x0, x2
  42638c:	ldr	x2, [x0, x2]
  426390:	cmp	x2, x19
  426394:	b.ls	426364 <ferror@plt+0x223d4>  // b.plast
  426398:	mov	w3, w1
  42639c:	mov	w2, #0xffffffff            	// #-1
  4263a0:	b	426370 <ferror@plt+0x223e0>
  4263a4:	ldr	x28, [x26, #72]
  4263a8:	str	xzr, [x23, #8]
  4263ac:	add	x19, x26, #0x38
  4263b0:	mov	x0, x19
  4263b4:	bl	43ba60 <ferror@plt+0x37ad0>
  4263b8:	cbz	w0, 4265b8 <ferror@plt+0x22628>
  4263bc:	ldr	w0, [x26, #80]
  4263c0:	sub	w0, w0, #0x1
  4263c4:	cmn	w0, #0xb
  4263c8:	b.ge	4265b0 <ferror@plt+0x22620>  // b.tcont
  4263cc:	str	wzr, [x26, #80]
  4263d0:	ldr	w0, [x28, x27, lsl #2]
  4263d4:	cmp	w0, #0x0
  4263d8:	csinc	w0, w0, wzr, ne  // ne = any
  4263dc:	sub	w0, w0, #0x1
  4263e0:	str	w0, [x28, x27, lsl #2]
  4263e4:	ldr	x2, [x26, #64]
  4263e8:	ldr	x28, [x2, x27, lsl #3]
  4263ec:	cbz	x28, 4265f0 <ferror@plt+0x22660>
  4263f0:	ldp	x1, x3, [x28]
  4263f4:	add	x0, x26, #0x38
  4263f8:	ldr	x4, [x3]
  4263fc:	ldr	x1, [x1]
  426400:	ldr	x4, [x4]
  426404:	ldr	x1, [x1, #8]
  426408:	str	x1, [x4, #8]
  42640c:	cmp	x28, x1
  426410:	str	x3, [x1, #8]
  426414:	csel	x1, x1, xzr, ne  // ne = any
  426418:	str	x1, [x2, x27, lsl #3]
  42641c:	bl	43b990 <ferror@plt+0x37a00>
  426420:	ldr	x0, [x28]
  426424:	ldr	x2, [x0]
  426428:	ldr	x1, [x2]
  42642c:	ldr	x3, [x1, #8]
  426430:	str	x3, [x23, #8]
  426434:	str	xzr, [x28, #8]
  426438:	str	xzr, [x2, #8]
  42643c:	str	xzr, [x1, #8]
  426440:	str	xzr, [x0, #8]
  426444:	ldr	x0, [x20]
  426448:	str	x28, [x25, x24]
  42644c:	add	x23, x0, x24
  426450:	ldr	x19, [x0, x24]
  426454:	ldr	x1, [x23, #8]
  426458:	b	4261ec <ferror@plt+0x2225c>
  42645c:	mov	x1, #0x8                   	// #8
  426460:	mov	x0, #0xffd                 	// #4093
  426464:	bl	4038f0 <calloc@plt>
  426468:	str	x0, [x26, #128]
  42646c:	mov	x23, x0
  426470:	cbnz	x0, 42633c <ferror@plt+0x223ac>
  426474:	stp	x27, x28, [sp, #80]
  426478:	bl	403e80 <__errno_location@plt>
  42647c:	ldr	w0, [x0]
  426480:	bl	425260 <ferror@plt+0x212d0>
  426484:	mov	x1, #0x10                  	// #16
  426488:	mov	x0, #0x1ff                 	// #511
  42648c:	bl	4038f0 <calloc@plt>
  426490:	str	x0, [x23, x21, lsl #3]
  426494:	cbnz	x0, 426344 <ferror@plt+0x223b4>
  426498:	b	426474 <ferror@plt+0x224e4>
  42649c:	cmp	w2, #0x1
  4264a0:	ubfiz	x1, x5, #4, #32
  4264a4:	add	x2, x20, #0x10
  4264a8:	add	x1, x0, x1
  4264ac:	csel	x20, x2, x20, eq  // eq = none
  4264b0:	cmp	x20, x1
  4264b4:	b.cs	4264c4 <ferror@plt+0x22534>  // b.hs, b.nlast
  4264b8:	ldr	x1, [x20]
  4264bc:	cmp	x1, x19
  4264c0:	b.eq	426544 <ferror@plt+0x225b4>  // b.none
  4264c4:	sub	x20, x20, x0
  4264c8:	add	w1, w5, #0x1
  4264cc:	asr	x20, x20, #4
  4264d0:	lsl	w1, w1, #4
  4264d4:	cmp	w5, w20
  4264d8:	mov	w23, w20
  4264dc:	b.cs	42650c <ferror@plt+0x2257c>  // b.hs, b.nlast
  4264e0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4264e4:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4264e8:	add	x1, x1, #0x790
  4264ec:	add	x0, x0, #0x5a8
  4264f0:	stp	x27, x28, [sp, #80]
  4264f4:	bl	425050 <ferror@plt+0x210c0>
  4264f8:	mov	x20, x0
  4264fc:	cbnz	x0, 4264c4 <ferror@plt+0x22534>
  426500:	mov	w23, #0x0                   	// #0
  426504:	mov	x1, #0x10                  	// #16
  426508:	mov	x20, #0x0                   	// #0
  42650c:	bl	403960 <realloc@plt>
  426510:	str	x0, [x21]
  426514:	cbz	x0, 426474 <ferror@plt+0x224e4>
  426518:	ldr	w2, [x21, #8]
  42651c:	ubfiz	x20, x20, #4, #32
  426520:	add	x20, x0, x20
  426524:	sub	w2, w2, w23
  426528:	mov	x1, x20
  42652c:	add	x0, x20, #0x10
  426530:	lsl	x2, x2, #4
  426534:	bl	403480 <memmove@plt>
  426538:	ldr	w0, [x21, #8]
  42653c:	add	w0, w0, #0x1
  426540:	str	w0, [x21, #8]
  426544:	stp	x19, x22, [x20]
  426548:	add	x0, x26, #0x78
  42654c:	bl	43b990 <ferror@plt+0x37a00>
  426550:	ldp	x23, x24, [sp, #48]
  426554:	b	42621c <ferror@plt+0x2228c>
  426558:	ldr	x0, [x26, #8]
  42655c:	sub	x0, x0, #0x30
  426560:	cmp	x19, x0, lsr #3
  426564:	b.hi	4261c0 <ferror@plt+0x22230>  // b.pmore
  426568:	ldr	w0, [x26, #20]
  42656c:	cbz	w0, 4261cc <ferror@plt+0x2223c>
  426570:	add	x20, x26, #0x60
  426574:	mov	x0, x20
  426578:	bl	43b8c0 <ferror@plt+0x37930>
  42657c:	mov	x0, x19
  426580:	bl	4255b8 <ferror@plt+0x21628>
  426584:	mov	x19, x0
  426588:	mov	x0, x20
  42658c:	bl	43b990 <ferror@plt+0x37a00>
  426590:	ldp	x23, x24, [sp, #48]
  426594:	ldp	x27, x28, [sp, #80]
  426598:	b	426190 <ferror@plt+0x22200>
  42659c:	ubfiz	x1, x5, #4, #32
  4265a0:	add	x1, x0, x1
  4265a4:	cmp	x20, x1
  4265a8:	b.cs	4264c4 <ferror@plt+0x22534>  // b.hs, b.nlast
  4265ac:	b	426544 <ferror@plt+0x225b4>
  4265b0:	str	w0, [x26, #80]
  4265b4:	b	4263e4 <ferror@plt+0x22454>
  4265b8:	mov	x0, x19
  4265bc:	bl	43b8c0 <ferror@plt+0x37930>
  4265c0:	ldr	w0, [x26, #80]
  4265c4:	add	w0, w0, #0x1
  4265c8:	cmp	w0, #0x0
  4265cc:	b.le	4265b0 <ferror@plt+0x22620>
  4265d0:	str	wzr, [x26, #80]
  4265d4:	mov	w1, #0x100                 	// #256
  4265d8:	ldr	w0, [x28, x27, lsl #2]
  4265dc:	add	w0, w0, #0x1
  4265e0:	cmp	w0, w1
  4265e4:	csel	w0, w0, w1, ls  // ls = plast
  4265e8:	str	w0, [x28, x27, lsl #2]
  4265ec:	b	4263e4 <ferror@plt+0x22454>
  4265f0:	ubfiz	x0, x21, #2, #32
  4265f4:	mov	x3, #0xa0                  	// #160
  4265f8:	add	x0, x0, w21, uxtw
  4265fc:	mov	x2, #0x4                   	// #4
  426600:	ldr	x1, [x26, #8]
  426604:	lsl	x0, x0, #4
  426608:	cmp	x0, x3
  42660c:	ubfiz	x21, x21, #4, #32
  426610:	csel	x0, x0, x3, cs  // cs = hs, nlast
  426614:	ldr	x3, [x26, #72]
  426618:	udiv	x0, x1, x0
  42661c:	ldr	w1, [x3, x27, lsl #2]
  426620:	cmp	x0, x2
  426624:	csel	x0, x0, x2, cs  // cs = hs, nlast
  426628:	mov	w19, w0
  42662c:	cbz	w1, 426640 <ferror@plt+0x226b0>
  426630:	lsl	w1, w1, #6
  426634:	udiv	x1, x1, x21
  426638:	cmp	w0, w1
  42663c:	csel	w19, w0, w1, cs  // cs = hs, nlast
  426640:	add	x0, x26, #0x38
  426644:	bl	43b990 <ferror@plt+0x37a00>
  426648:	add	x0, x26, #0x60
  42664c:	bl	43b8c0 <ferror@plt+0x37930>
  426650:	mov	x0, x21
  426654:	bl	4255b8 <ferror@plt+0x21628>
  426658:	mov	x28, x0
  42665c:	mov	w0, w19
  426660:	str	x0, [sp, #104]
  426664:	cmp	w19, #0x1
  426668:	mov	x0, x28
  42666c:	mov	x27, #0x1                   	// #1
  426670:	str	xzr, [x28, #8]
  426674:	b.ls	42669c <ferror@plt+0x2270c>  // b.plast
  426678:	mov	x19, x0
  42667c:	mov	x0, x21
  426680:	bl	4255b8 <ferror@plt+0x21628>
  426684:	add	x27, x27, #0x1
  426688:	ldr	x1, [sp, #104]
  42668c:	str	x0, [x19]
  426690:	str	xzr, [x0, #8]
  426694:	cmp	x1, x27
  426698:	b.ne	426678 <ferror@plt+0x226e8>  // b.any
  42669c:	str	xzr, [x0]
  4266a0:	add	x0, x26, #0x60
  4266a4:	bl	43b990 <ferror@plt+0x37a00>
  4266a8:	str	x27, [x23, #8]
  4266ac:	b	426444 <ferror@plt+0x224b4>
  4266b0:	stp	x29, x30, [sp, #-32]!
  4266b4:	mov	x29, sp
  4266b8:	stp	x19, x20, [sp, #16]
  4266bc:	mov	x20, x0
  4266c0:	bl	426140 <ferror@plt+0x221b0>
  4266c4:	mov	x19, x0
  4266c8:	cbz	x0, 4266d8 <ferror@plt+0x22748>
  4266cc:	mov	x2, x20
  4266d0:	mov	w1, #0x0                   	// #0
  4266d4:	bl	403880 <memset@plt>
  4266d8:	mov	x0, x19
  4266dc:	ldp	x19, x20, [sp, #16]
  4266e0:	ldp	x29, x30, [sp], #32
  4266e4:	ret
  4266e8:	stp	x29, x30, [sp, #-48]!
  4266ec:	mov	x29, sp
  4266f0:	stp	x19, x20, [sp, #16]
  4266f4:	mov	x20, x1
  4266f8:	str	x21, [sp, #32]
  4266fc:	mov	x21, x0
  426700:	bl	426140 <ferror@plt+0x221b0>
  426704:	mov	x19, x0
  426708:	cbz	x0, 426718 <ferror@plt+0x22788>
  42670c:	mov	x2, x21
  426710:	mov	x1, x20
  426714:	bl	403460 <memcpy@plt>
  426718:	mov	x0, x19
  42671c:	ldp	x19, x20, [sp, #16]
  426720:	ldr	x21, [sp, #32]
  426724:	ldp	x29, x30, [sp], #48
  426728:	ret
  42672c:	nop
  426730:	stp	x29, x30, [sp, #-80]!
  426734:	mov	x29, sp
  426738:	stp	x19, x20, [sp, #16]
  42673c:	add	x19, x0, #0xf
  426740:	ands	x20, x19, #0xfffffffffffffff0
  426744:	stp	x21, x22, [sp, #32]
  426748:	mov	x21, x1
  42674c:	stp	x23, x24, [sp, #48]
  426750:	mov	x23, x0
  426754:	mov	w24, #0x0                   	// #0
  426758:	b.eq	426774 <ferror@plt+0x227e4>  // b.none
  42675c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  426760:	add	x0, x0, #0xde0
  426764:	mov	w24, #0x1                   	// #1
  426768:	ldr	x1, [x0, #48]
  42676c:	cmp	x20, x1
  426770:	b.hi	426914 <ferror@plt+0x22984>  // b.pmore
  426774:	cbz	x21, 426898 <ferror@plt+0x22908>
  426778:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  42677c:	add	x22, x22, #0xde0
  426780:	ldr	w0, [x22, #24]
  426784:	cbnz	w0, 4268ac <ferror@plt+0x2291c>
  426788:	cmp	w24, #0x1
  42678c:	b.eq	4267cc <ferror@plt+0x2283c>  // b.none
  426790:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  426794:	cmp	w24, #0x2
  426798:	ldr	w0, [x0, #156]
  42679c:	b.eq	426978 <ferror@plt+0x229e8>  // b.none
  4267a0:	cbz	w0, 4267b4 <ferror@plt+0x22824>
  4267a4:	mov	x2, x23
  4267a8:	mov	x0, x21
  4267ac:	mov	w1, #0x0                   	// #0
  4267b0:	bl	403880 <memset@plt>
  4267b4:	mov	x0, x21
  4267b8:	ldp	x19, x20, [sp, #16]
  4267bc:	ldp	x21, x22, [sp, #32]
  4267c0:	ldp	x23, x24, [sp, #48]
  4267c4:	ldp	x29, x30, [sp], #80
  4267c8:	b	417d40 <ferror@plt+0x13db0>
  4267cc:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  4267d0:	add	x24, x24, #0x7b0
  4267d4:	add	x0, x24, #0x20
  4267d8:	str	x25, [sp, #64]
  4267dc:	bl	43c728 <ferror@plt+0x38798>
  4267e0:	mov	x23, x0
  4267e4:	cbz	x0, 426924 <ferror@plt+0x22994>
  4267e8:	lsr	x3, x19, #4
  4267ec:	mov	x5, #0xa0                  	// #160
  4267f0:	ldr	x2, [x22, #8]
  4267f4:	ubfiz	x4, x3, #2, #32
  4267f8:	add	x4, x4, w3, uxtw
  4267fc:	sub	w0, w3, #0x1
  426800:	ldr	x1, [x22, #72]
  426804:	lsl	x4, x4, #4
  426808:	cmp	x4, x5
  42680c:	ubfiz	x19, x0, #4, #32
  426810:	csel	x4, x4, x5, cs  // cs = hs, nlast
  426814:	mov	x8, #0x4                   	// #4
  426818:	ldr	x24, [x23, #8]
  42681c:	and	x3, x3, #0xffffffff
  426820:	udiv	x2, x2, x4
  426824:	ldr	w1, [x1, w0, uxtw #2]
  426828:	add	x25, x24, x19
  42682c:	cmp	x2, x8
  426830:	csel	x2, x2, x8, cs  // cs = hs, nlast
  426834:	ldr	x5, [x25, #8]
  426838:	cbz	w1, 4268c4 <ferror@plt+0x22934>
  42683c:	lsl	w1, w1, #6
  426840:	lsl	x3, x3, #4
  426844:	udiv	x3, x1, x3
  426848:	cmp	w2, w3
  42684c:	csel	w2, w3, w2, cc  // cc = lo, ul, last
  426850:	cmp	x5, x2
  426854:	b.cs	4269bc <ferror@plt+0x22a2c>  // b.hs, b.nlast
  426858:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  42685c:	ldr	w0, [x0, #156]
  426860:	cbz	w0, 426874 <ferror@plt+0x228e4>
  426864:	mov	x2, x20
  426868:	mov	x0, x21
  42686c:	mov	w1, #0x0                   	// #0
  426870:	bl	403880 <memset@plt>
  426874:	ldr	x1, [x23, #8]
  426878:	ldr	x25, [sp, #64]
  42687c:	add	x2, x1, x19
  426880:	ldr	x0, [x1, x19]
  426884:	stp	x0, xzr, [x21]
  426888:	ldr	x0, [x2, #8]
  42688c:	str	x21, [x1, x19]
  426890:	add	x0, x0, #0x1
  426894:	str	x0, [x2, #8]
  426898:	ldp	x19, x20, [sp, #16]
  42689c:	ldp	x21, x22, [sp, #32]
  4268a0:	ldp	x23, x24, [sp, #48]
  4268a4:	ldp	x29, x30, [sp], #80
  4268a8:	ret
  4268ac:	mov	x1, x23
  4268b0:	mov	x0, x21
  4268b4:	bl	425280 <ferror@plt+0x212f0>
  4268b8:	cbnz	w0, 426788 <ferror@plt+0x227f8>
  4268bc:	str	x25, [sp, #64]
  4268c0:	bl	403a40 <abort@plt>
  4268c4:	cmp	x5, w2, uxtw
  4268c8:	b.cc	426858 <ferror@plt+0x228c8>  // b.lo, b.ul, b.last
  4268cc:	ldr	x1, [x23]
  4268d0:	ldp	x6, x7, [x25]
  4268d4:	add	x3, x1, x19
  4268d8:	ldr	x1, [x1, x19]
  4268dc:	ldr	x2, [x3, #8]
  4268e0:	stp	x6, x7, [x3]
  4268e4:	str	x1, [x24, x19]
  4268e8:	str	x2, [x25, #8]
  4268ec:	ldr	x3, [x22, #8]
  4268f0:	udiv	x4, x3, x4
  4268f4:	cmp	x4, #0x4
  4268f8:	csel	x4, x4, x8, cs  // cs = hs, nlast
  4268fc:	cmp	x2, w4, uxtw
  426900:	b.cc	426858 <ferror@plt+0x228c8>  // b.lo, b.ul, b.last
  426904:	bl	4259a0 <ferror@plt+0x21a10>
  426908:	str	xzr, [x24, x19]
  42690c:	str	xzr, [x25, #8]
  426910:	b	426858 <ferror@plt+0x228c8>
  426914:	ldr	w1, [x0, #16]
  426918:	cbz	w1, 4269f8 <ferror@plt+0x22a68>
  42691c:	mov	w24, #0x0                   	// #0
  426920:	b	426774 <ferror@plt+0x227e4>
  426924:	add	x0, x22, #0x90
  426928:	bl	43b8c0 <ferror@plt+0x37930>
  42692c:	ldr	x0, [x22, #136]
  426930:	cbnz	x0, 426938 <ferror@plt+0x229a8>
  426934:	bl	425788 <ferror@plt+0x217f8>
  426938:	add	x0, x22, #0x90
  42693c:	bl	43b990 <ferror@plt+0x37a00>
  426940:	ldr	x25, [x22, #8]
  426944:	sub	x25, x25, #0x30
  426948:	ubfx	x25, x25, #7, #32
  42694c:	lsl	x0, x25, #5
  426950:	add	x0, x0, #0x10
  426954:	bl	417c60 <ferror@plt+0x13cd0>
  426958:	mov	x23, x0
  42695c:	add	x0, x24, #0x20
  426960:	add	x2, x23, #0x10
  426964:	mov	x1, x23
  426968:	add	x25, x2, x25, lsl #4
  42696c:	stp	x2, x25, [x23]
  426970:	bl	43c758 <ferror@plt+0x387c8>
  426974:	b	4267e8 <ferror@plt+0x22858>
  426978:	cbz	w0, 42698c <ferror@plt+0x229fc>
  42697c:	mov	x2, x20
  426980:	mov	x0, x21
  426984:	mov	w1, #0x0                   	// #0
  426988:	bl	403880 <memset@plt>
  42698c:	add	x22, x22, #0x60
  426990:	mov	x0, x22
  426994:	bl	43b8c0 <ferror@plt+0x37930>
  426998:	mov	x1, x21
  42699c:	mov	x0, x20
  4269a0:	bl	425138 <ferror@plt+0x211a8>
  4269a4:	mov	x0, x22
  4269a8:	ldp	x19, x20, [sp, #16]
  4269ac:	ldp	x21, x22, [sp, #32]
  4269b0:	ldp	x23, x24, [sp, #48]
  4269b4:	ldp	x29, x30, [sp], #80
  4269b8:	b	43b990 <ferror@plt+0x37a00>
  4269bc:	ldr	x1, [x23]
  4269c0:	ldp	x6, x7, [x25]
  4269c4:	add	x5, x1, x19
  4269c8:	ldr	x1, [x1, x19]
  4269cc:	ldr	x2, [x5, #8]
  4269d0:	stp	x6, x7, [x5]
  4269d4:	str	x1, [x24, x19]
  4269d8:	str	x2, [x25, #8]
  4269dc:	ldr	x5, [x22, #8]
  4269e0:	udiv	x5, x5, x4
  4269e4:	cmp	x5, #0x4
  4269e8:	csel	x5, x5, x8, cs  // cs = hs, nlast
  4269ec:	cmp	w5, w3
  4269f0:	csel	w4, w5, w3, cs  // cs = hs, nlast
  4269f4:	b	4268fc <ferror@plt+0x2296c>
  4269f8:	ldr	x1, [x0, #8]
  4269fc:	mov	w24, #0x0                   	// #0
  426a00:	sub	x1, x1, #0x30
  426a04:	cmp	x20, x1, lsr #3
  426a08:	b.hi	426774 <ferror@plt+0x227e4>  // b.pmore
  426a0c:	ldr	w0, [x0, #20]
  426a10:	cmp	w0, #0x0
  426a14:	cset	w24, ne  // ne = any
  426a18:	add	w24, w24, #0x1
  426a1c:	b	426774 <ferror@plt+0x227e4>
  426a20:	stp	x29, x30, [sp, #-144]!
  426a24:	mov	x29, sp
  426a28:	stp	x19, x20, [sp, #16]
  426a2c:	add	x19, x0, #0xf
  426a30:	stp	x21, x22, [sp, #32]
  426a34:	mov	x22, x0
  426a38:	ands	x0, x19, #0xfffffffffffffff0
  426a3c:	stp	x25, x26, [sp, #64]
  426a40:	mov	x21, x2
  426a44:	stp	x27, x28, [sp, #80]
  426a48:	mov	x27, x1
  426a4c:	str	x0, [sp, #104]
  426a50:	b.eq	426c04 <ferror@plt+0x22c74>  // b.none
  426a54:	adrp	x5, 4ac000 <ferror@plt+0xa8070>
  426a58:	add	x26, x5, #0xde0
  426a5c:	stp	x23, x24, [sp, #48]
  426a60:	ands	x1, x19, #0xfffffffffffffff0
  426a64:	ldr	x0, [x26, #48]
  426a68:	cmp	x1, x0
  426a6c:	b.hi	426bf8 <ferror@plt+0x22c68>  // b.pmore
  426a70:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  426a74:	add	x20, x20, #0x7b0
  426a78:	add	x0, x20, #0x20
  426a7c:	bl	43c728 <ferror@plt+0x38798>
  426a80:	mov	x24, x0
  426a84:	cbz	x0, 426cb0 <ferror@plt+0x22d20>
  426a88:	lsr	x0, x19, #4
  426a8c:	sub	w1, w0, #0x1
  426a90:	str	w1, [sp, #124]
  426a94:	cbz	x27, 426bdc <ferror@plt+0x22c4c>
  426a98:	ubfiz	x19, x0, #2, #32
  426a9c:	ubfiz	x2, x0, #4, #32
  426aa0:	add	x19, x19, w0, uxtw
  426aa4:	str	x2, [sp, #112]
  426aa8:	mov	x2, x1
  426aac:	mov	x0, #0xa0                  	// #160
  426ab0:	lsl	x19, x19, #4
  426ab4:	ubfiz	x1, x1, #2, #32
  426ab8:	cmp	x19, x0
  426abc:	adrp	x11, 4ad000 <__environ@@GLIBC_2.17+0x680>
  426ac0:	csel	x19, x19, x0, cs  // cs = hs, nlast
  426ac4:	add	x25, x11, #0x9c
  426ac8:	ubfiz	x28, x2, #4, #32
  426acc:	mov	x20, #0x4                   	// #4
  426ad0:	str	x1, [sp, #96]
  426ad4:	b	426b38 <ferror@plt+0x22ba8>
  426ad8:	ldr	x1, [sp, #112]
  426adc:	lsl	w2, w2, #6
  426ae0:	udiv	x4, x2, x1
  426ae4:	cmp	w3, w4
  426ae8:	csel	w3, w4, w3, cc  // cc = lo, ul, last
  426aec:	cmp	x3, x0
  426af0:	b.ls	426c74 <ferror@plt+0x22ce4>  // b.plast
  426af4:	ldr	w0, [x25]
  426af8:	cbz	w0, 426b0c <ferror@plt+0x22b7c>
  426afc:	ldr	x2, [sp, #104]
  426b00:	mov	x0, x27
  426b04:	mov	w1, #0x0                   	// #0
  426b08:	bl	403880 <memset@plt>
  426b0c:	ldr	x1, [x24, #8]
  426b10:	str	xzr, [x27, #8]
  426b14:	add	x2, x1, x28
  426b18:	ldr	x0, [x1, x28]
  426b1c:	str	x0, [x27]
  426b20:	ldr	x0, [x2, #8]
  426b24:	str	x27, [x1, x28]
  426b28:	add	x0, x0, #0x1
  426b2c:	str	x0, [x2, #8]
  426b30:	cbz	x23, 426bdc <ferror@plt+0x22c4c>
  426b34:	mov	x27, x23
  426b38:	ldr	w0, [x26, #24]
  426b3c:	ldr	x23, [x27, x21]
  426b40:	cbz	w0, 426b54 <ferror@plt+0x22bc4>
  426b44:	mov	x1, x22
  426b48:	mov	x0, x27
  426b4c:	bl	425280 <ferror@plt+0x212f0>
  426b50:	cbz	w0, 426dbc <ferror@plt+0x22e2c>
  426b54:	ldr	x3, [x26, #8]
  426b58:	ldr	x0, [x26, #72]
  426b5c:	ldr	x1, [sp, #96]
  426b60:	ldr	x10, [x24, #8]
  426b64:	udiv	x3, x3, x19
  426b68:	ldr	w2, [x0, x1]
  426b6c:	add	x12, x10, x28
  426b70:	cmp	x3, #0x4
  426b74:	csel	x3, x3, x20, cs  // cs = hs, nlast
  426b78:	ldr	x0, [x12, #8]
  426b7c:	cbnz	w2, 426ad8 <ferror@plt+0x22b48>
  426b80:	cmp	x0, w3, uxtw
  426b84:	b.cc	426af4 <ferror@plt+0x22b64>  // b.lo, b.ul, b.last
  426b88:	ldr	x2, [x24]
  426b8c:	ldp	x4, x5, [x12]
  426b90:	add	x3, x2, x28
  426b94:	ldr	x1, [x2, x28]
  426b98:	ldr	x2, [x3, #8]
  426b9c:	stp	x4, x5, [x3]
  426ba0:	str	x1, [x10, x28]
  426ba4:	str	x2, [x12, #8]
  426ba8:	ldr	x4, [x26, #8]
  426bac:	udiv	x4, x4, x19
  426bb0:	cmp	x4, #0x4
  426bb4:	csel	x4, x4, x20, cs  // cs = hs, nlast
  426bb8:	stp	x12, x10, [sp, #128]
  426bbc:	cmp	x2, w4, uxtw
  426bc0:	b.cc	426af4 <ferror@plt+0x22b64>  // b.lo, b.ul, b.last
  426bc4:	ldr	w0, [sp, #124]
  426bc8:	bl	4259a0 <ferror@plt+0x21a10>
  426bcc:	ldp	x12, x10, [sp, #128]
  426bd0:	str	xzr, [x10, x28]
  426bd4:	str	xzr, [x12, #8]
  426bd8:	b	426af4 <ferror@plt+0x22b64>
  426bdc:	ldp	x23, x24, [sp, #48]
  426be0:	ldp	x19, x20, [sp, #16]
  426be4:	ldp	x21, x22, [sp, #32]
  426be8:	ldp	x25, x26, [sp, #64]
  426bec:	ldp	x27, x28, [sp, #80]
  426bf0:	ldp	x29, x30, [sp], #144
  426bf4:	ret
  426bf8:	ldr	w0, [x26, #16]
  426bfc:	cbz	w0, 426d04 <ferror@plt+0x22d74>
  426c00:	ldp	x23, x24, [sp, #48]
  426c04:	adrp	x5, 4ac000 <ferror@plt+0xa8070>
  426c08:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  426c0c:	add	x26, x5, #0xde0
  426c10:	add	x19, x0, #0x9c
  426c14:	cbz	x27, 426be0 <ferror@plt+0x22c50>
  426c18:	ldr	w0, [x26, #24]
  426c1c:	ldr	x20, [x27, x21]
  426c20:	cbz	w0, 426c34 <ferror@plt+0x22ca4>
  426c24:	mov	x1, x22
  426c28:	mov	x0, x27
  426c2c:	bl	425280 <ferror@plt+0x212f0>
  426c30:	cbz	w0, 426db8 <ferror@plt+0x22e28>
  426c34:	ldr	w0, [x19]
  426c38:	cbz	w0, 426c60 <ferror@plt+0x22cd0>
  426c3c:	mov	x2, x22
  426c40:	mov	w1, #0x0                   	// #0
  426c44:	mov	x0, x27
  426c48:	bl	403880 <memset@plt>
  426c4c:	mov	x0, x27
  426c50:	bl	417d40 <ferror@plt+0x13db0>
  426c54:	cbz	x20, 426be0 <ferror@plt+0x22c50>
  426c58:	mov	x27, x20
  426c5c:	b	426c18 <ferror@plt+0x22c88>
  426c60:	mov	x0, x27
  426c64:	bl	417d40 <ferror@plt+0x13db0>
  426c68:	cbz	x20, 426be0 <ferror@plt+0x22c50>
  426c6c:	mov	x27, x20
  426c70:	b	426c18 <ferror@plt+0x22c88>
  426c74:	ldr	x1, [x24]
  426c78:	ldp	x6, x7, [x12]
  426c7c:	add	x0, x1, x28
  426c80:	ldr	x1, [x1, x28]
  426c84:	ldr	x2, [x0, #8]
  426c88:	stp	x6, x7, [x0]
  426c8c:	str	x1, [x10, x28]
  426c90:	str	x2, [x12, #8]
  426c94:	ldr	x0, [x26, #8]
  426c98:	udiv	x0, x0, x19
  426c9c:	cmp	x0, #0x4
  426ca0:	csel	x0, x0, x20, cs  // cs = hs, nlast
  426ca4:	cmp	w4, w0
  426ca8:	csel	w4, w4, w0, cs  // cs = hs, nlast
  426cac:	b	426bb8 <ferror@plt+0x22c28>
  426cb0:	add	x0, x26, #0x90
  426cb4:	bl	43b8c0 <ferror@plt+0x37930>
  426cb8:	ldr	x0, [x26, #136]
  426cbc:	cbnz	x0, 426cc4 <ferror@plt+0x22d34>
  426cc0:	bl	425788 <ferror@plt+0x217f8>
  426cc4:	add	x0, x26, #0x90
  426cc8:	bl	43b990 <ferror@plt+0x37a00>
  426ccc:	ldr	x23, [x26, #8]
  426cd0:	sub	x23, x23, #0x30
  426cd4:	ubfx	x23, x23, #7, #32
  426cd8:	lsl	x0, x23, #5
  426cdc:	add	x0, x0, #0x10
  426ce0:	bl	417c60 <ferror@plt+0x13cd0>
  426ce4:	mov	x24, x0
  426ce8:	add	x0, x20, #0x20
  426cec:	add	x2, x24, #0x10
  426cf0:	mov	x1, x24
  426cf4:	add	x23, x2, x23, lsl #4
  426cf8:	stp	x2, x23, [x24]
  426cfc:	bl	43c758 <ferror@plt+0x387c8>
  426d00:	b	426a88 <ferror@plt+0x22af8>
  426d04:	ldr	x0, [x26, #8]
  426d08:	ands	x1, x19, #0xfffffffffffffff0
  426d0c:	sub	x0, x0, #0x30
  426d10:	cmp	x1, x0, lsr #3
  426d14:	b.hi	426c00 <ferror@plt+0x22c70>  // b.pmore
  426d18:	ldr	w0, [x26, #20]
  426d1c:	cbz	w0, 426a70 <ferror@plt+0x22ae0>
  426d20:	add	x0, x26, #0x60
  426d24:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  426d28:	bl	43b8c0 <ferror@plt+0x37930>
  426d2c:	add	x20, x20, #0x9c
  426d30:	cbz	x27, 426d98 <ferror@plt+0x22e08>
  426d34:	nop
  426d38:	ldr	w0, [x26, #24]
  426d3c:	ldr	x19, [x27, x21]
  426d40:	cbz	w0, 426d54 <ferror@plt+0x22dc4>
  426d44:	mov	x1, x22
  426d48:	mov	x0, x27
  426d4c:	bl	425280 <ferror@plt+0x212f0>
  426d50:	cbz	w0, 426dbc <ferror@plt+0x22e2c>
  426d54:	ldr	w0, [x20]
  426d58:	cbz	w0, 426d88 <ferror@plt+0x22df8>
  426d5c:	ldr	x23, [sp, #104]
  426d60:	mov	w1, #0x0                   	// #0
  426d64:	mov	x0, x27
  426d68:	mov	x2, x23
  426d6c:	bl	403880 <memset@plt>
  426d70:	mov	x1, x27
  426d74:	mov	x0, x23
  426d78:	bl	425138 <ferror@plt+0x211a8>
  426d7c:	cbz	x19, 426d98 <ferror@plt+0x22e08>
  426d80:	mov	x27, x19
  426d84:	b	426d38 <ferror@plt+0x22da8>
  426d88:	ldr	x0, [sp, #104]
  426d8c:	mov	x1, x27
  426d90:	bl	425138 <ferror@plt+0x211a8>
  426d94:	cbnz	x19, 426d80 <ferror@plt+0x22df0>
  426d98:	add	x0, x26, #0x60
  426d9c:	ldp	x19, x20, [sp, #16]
  426da0:	ldp	x21, x22, [sp, #32]
  426da4:	ldp	x23, x24, [sp, #48]
  426da8:	ldp	x25, x26, [sp, #64]
  426dac:	ldp	x27, x28, [sp, #80]
  426db0:	ldp	x29, x30, [sp], #144
  426db4:	b	43b990 <ferror@plt+0x37a00>
  426db8:	stp	x23, x24, [sp, #48]
  426dbc:	bl	403a40 <abort@plt>
  426dc0:	cbz	x0, 426ef4 <ferror@plt+0x22f64>
  426dc4:	stp	x29, x30, [sp, #-80]!
  426dc8:	mov	x29, sp
  426dcc:	stp	x19, x20, [sp, #16]
  426dd0:	ldr	x19, [x0, #8]
  426dd4:	cbz	x19, 426ec0 <ferror@plt+0x22f30>
  426dd8:	ldr	x3, [x19, #8]
  426ddc:	stp	x21, x22, [sp, #32]
  426de0:	mov	x22, x1
  426de4:	str	x23, [sp, #48]
  426de8:	mov	x1, x0
  426dec:	mov	x23, x2
  426df0:	cbnz	x3, 426e0c <ferror@plt+0x22e7c>
  426df4:	b	426e14 <ferror@plt+0x22e84>
  426df8:	ldr	x3, [x3, #8]
  426dfc:	mov	x1, x19
  426e00:	ldr	x4, [x19, #8]
  426e04:	mov	x19, x4
  426e08:	cbz	x3, 426e14 <ferror@plt+0x22e84>
  426e0c:	ldr	x3, [x3, #8]
  426e10:	cbnz	x3, 426df8 <ferror@plt+0x22e68>
  426e14:	str	xzr, [x1, #8]
  426e18:	mov	x2, x23
  426e1c:	mov	x1, x22
  426e20:	bl	426dc0 <ferror@plt+0x22e30>
  426e24:	mov	x20, x0
  426e28:	mov	x2, x23
  426e2c:	mov	x0, x19
  426e30:	mov	x1, x22
  426e34:	bl	426dc0 <ferror@plt+0x22e30>
  426e38:	cmp	x20, #0x0
  426e3c:	mov	x19, x0
  426e40:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  426e44:	b.eq	426ecc <ferror@plt+0x22f3c>  // b.none
  426e48:	add	x21, sp, #0x40
  426e4c:	ldr	x1, [x19]
  426e50:	mov	x2, x23
  426e54:	ldr	x0, [x20]
  426e58:	blr	x22
  426e5c:	cmp	w0, #0x0
  426e60:	b.le	426e90 <ferror@plt+0x22f00>
  426e64:	str	x19, [x21, #8]
  426e68:	mov	x21, x19
  426e6c:	ldr	x0, [x19, #8]
  426e70:	cbz	x0, 426ed4 <ferror@plt+0x22f44>
  426e74:	mov	x19, x0
  426e78:	mov	x2, x23
  426e7c:	ldr	x0, [x20]
  426e80:	ldr	x1, [x19]
  426e84:	blr	x22
  426e88:	cmp	w0, #0x0
  426e8c:	b.gt	426e64 <ferror@plt+0x22ed4>
  426e90:	str	x20, [x21, #8]
  426e94:	mov	x21, x20
  426e98:	ldr	x0, [x20, #8]
  426e9c:	cbz	x0, 426eb0 <ferror@plt+0x22f20>
  426ea0:	mov	x20, x0
  426ea4:	b	426e4c <ferror@plt+0x22ebc>
  426ea8:	add	x20, sp, #0x40
  426eac:	nop
  426eb0:	ldp	x21, x22, [sp, #32]
  426eb4:	ldr	x23, [sp, #48]
  426eb8:	str	x19, [x20, #8]
  426ebc:	ldr	x0, [sp, #72]
  426ec0:	ldp	x19, x20, [sp, #16]
  426ec4:	ldp	x29, x30, [sp], #80
  426ec8:	ret
  426ecc:	cbz	x20, 426ea8 <ferror@plt+0x22f18>
  426ed0:	add	x19, sp, #0x40
  426ed4:	mov	x0, x19
  426ed8:	mov	x19, x20
  426edc:	mov	x20, x0
  426ee0:	ldp	x21, x22, [sp, #32]
  426ee4:	ldr	x23, [sp, #48]
  426ee8:	str	x19, [x20, #8]
  426eec:	ldr	x0, [sp, #72]
  426ef0:	b	426ec0 <ferror@plt+0x22f30>
  426ef4:	mov	x0, #0x0                   	// #0
  426ef8:	ret
  426efc:	nop
  426f00:	stp	x29, x30, [sp, #-80]!
  426f04:	mov	x29, sp
  426f08:	stp	x23, x24, [sp, #48]
  426f0c:	mov	x24, x0
  426f10:	cbz	x2, 426fd8 <ferror@plt+0x23048>
  426f14:	stp	x21, x22, [sp, #32]
  426f18:	mov	x22, x1
  426f1c:	cbz	x0, 427028 <ferror@plt+0x23098>
  426f20:	mov	x0, x1
  426f24:	stp	x19, x20, [sp, #16]
  426f28:	mov	x21, x2
  426f2c:	ldr	x1, [x24]
  426f30:	mov	x23, x3
  426f34:	mov	x2, x3
  426f38:	blr	x21
  426f3c:	mov	w20, w0
  426f40:	ldr	x19, [x24, #8]
  426f44:	cbz	x19, 42703c <ferror@plt+0x230ac>
  426f48:	cmp	w0, #0x0
  426f4c:	b.le	427070 <ferror@plt+0x230e0>
  426f50:	str	x25, [sp, #64]
  426f54:	mov	x25, x24
  426f58:	b	426f68 <ferror@plt+0x22fd8>
  426f5c:	b.le	426fc8 <ferror@plt+0x23038>
  426f60:	mov	x25, x19
  426f64:	mov	x19, x4
  426f68:	ldr	x1, [x19]
  426f6c:	mov	x2, x23
  426f70:	mov	x0, x22
  426f74:	blr	x21
  426f78:	mov	w20, w0
  426f7c:	ldr	x4, [x19, #8]
  426f80:	cmp	w0, #0x0
  426f84:	cbnz	x4, 426f5c <ferror@plt+0x22fcc>
  426f88:	mov	x0, #0x10                  	// #16
  426f8c:	bl	426140 <ferror@plt+0x221b0>
  426f90:	ldr	x1, [x19, #8]
  426f94:	str	x22, [x0]
  426f98:	cmp	x1, #0x0
  426f9c:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  426fa0:	b.gt	427004 <ferror@plt+0x23074>
  426fa4:	ldp	x21, x22, [sp, #32]
  426fa8:	str	x0, [x25, #8]
  426fac:	ldr	x25, [sp, #64]
  426fb0:	str	x19, [x0, #8]
  426fb4:	ldp	x19, x20, [sp, #16]
  426fb8:	mov	x0, x24
  426fbc:	ldp	x23, x24, [sp, #48]
  426fc0:	ldp	x29, x30, [sp], #80
  426fc4:	ret
  426fc8:	mov	x0, #0x10                  	// #16
  426fcc:	bl	426140 <ferror@plt+0x221b0>
  426fd0:	str	x22, [x0]
  426fd4:	b	426fa4 <ferror@plt+0x23014>
  426fd8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  426fdc:	adrp	x1, 451000 <ferror@plt+0x4d070>
  426fe0:	add	x2, x2, #0xd90
  426fe4:	add	x1, x1, #0x810
  426fe8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  426fec:	add	x0, x0, #0xf78
  426ff0:	bl	419d28 <ferror@plt+0x15d98>
  426ff4:	mov	x0, x24
  426ff8:	ldp	x23, x24, [sp, #48]
  426ffc:	ldp	x29, x30, [sp], #80
  427000:	ret
  427004:	ldr	x25, [sp, #64]
  427008:	ldp	x21, x22, [sp, #32]
  42700c:	str	x0, [x19, #8]
  427010:	ldp	x19, x20, [sp, #16]
  427014:	str	xzr, [x0, #8]
  427018:	mov	x0, x24
  42701c:	ldp	x23, x24, [sp, #48]
  427020:	ldp	x29, x30, [sp], #80
  427024:	ret
  427028:	mov	x0, #0x10                  	// #16
  42702c:	bl	426140 <ferror@plt+0x221b0>
  427030:	stp	x22, xzr, [x0]
  427034:	ldp	x21, x22, [sp, #32]
  427038:	b	426fbc <ferror@plt+0x2302c>
  42703c:	mov	x0, #0x10                  	// #16
  427040:	bl	426140 <ferror@plt+0x221b0>
  427044:	ldr	x1, [x24, #8]
  427048:	str	x22, [x0]
  42704c:	cmp	x1, #0x0
  427050:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  427054:	b.gt	427080 <ferror@plt+0x230f0>
  427058:	ldp	x19, x20, [sp, #16]
  42705c:	ldp	x21, x22, [sp, #32]
  427060:	str	x24, [x0, #8]
  427064:	ldp	x23, x24, [sp, #48]
  427068:	ldp	x29, x30, [sp], #80
  42706c:	ret
  427070:	mov	x0, #0x10                  	// #16
  427074:	bl	426140 <ferror@plt+0x221b0>
  427078:	str	x22, [x0]
  42707c:	b	427058 <ferror@plt+0x230c8>
  427080:	mov	x19, x24
  427084:	b	427008 <ferror@plt+0x23078>
  427088:	mov	x0, #0x10                  	// #16
  42708c:	b	4266b0 <ferror@plt+0x22720>
  427090:	mov	x1, x0
  427094:	mov	x2, #0x8                   	// #8
  427098:	mov	x0, #0x10                  	// #16
  42709c:	b	426a20 <ferror@plt+0x22a90>
  4270a0:	mov	x1, x0
  4270a4:	mov	x0, #0x10                  	// #16
  4270a8:	b	426730 <ferror@plt+0x227a0>
  4270ac:	nop
  4270b0:	stp	x29, x30, [sp, #-48]!
  4270b4:	mov	x29, sp
  4270b8:	str	x21, [sp, #32]
  4270bc:	mov	x21, x0
  4270c0:	cbz	x0, 4270e8 <ferror@plt+0x23158>
  4270c4:	stp	x19, x20, [sp, #16]
  4270c8:	mov	x20, x1
  4270cc:	mov	x19, x0
  4270d0:	ldr	x0, [x19]
  4270d4:	mov	x1, #0x0                   	// #0
  4270d8:	ldr	x19, [x19, #8]
  4270dc:	blr	x20
  4270e0:	cbnz	x19, 4270d0 <ferror@plt+0x23140>
  4270e4:	ldp	x19, x20, [sp, #16]
  4270e8:	mov	x1, x21
  4270ec:	ldr	x21, [sp, #32]
  4270f0:	mov	x2, #0x8                   	// #8
  4270f4:	ldp	x29, x30, [sp], #48
  4270f8:	mov	x0, #0x10                  	// #16
  4270fc:	b	426a20 <ferror@plt+0x22a90>
  427100:	stp	x29, x30, [sp, #-32]!
  427104:	mov	x29, sp
  427108:	stp	x19, x20, [sp, #16]
  42710c:	mov	x20, x1
  427110:	mov	x19, x0
  427114:	mov	x0, #0x10                  	// #16
  427118:	bl	426140 <ferror@plt+0x221b0>
  42711c:	stp	x20, xzr, [x0]
  427120:	cbz	x19, 42713c <ferror@plt+0x231ac>
  427124:	mov	x1, x19
  427128:	mov	x2, x1
  42712c:	ldr	x1, [x1, #8]
  427130:	cbnz	x1, 427128 <ferror@plt+0x23198>
  427134:	str	x0, [x2, #8]
  427138:	mov	x0, x19
  42713c:	ldp	x19, x20, [sp, #16]
  427140:	ldp	x29, x30, [sp], #32
  427144:	ret
  427148:	stp	x29, x30, [sp, #-32]!
  42714c:	mov	x29, sp
  427150:	stp	x19, x20, [sp, #16]
  427154:	mov	x20, x1
  427158:	mov	x19, x0
  42715c:	mov	x0, #0x10                  	// #16
  427160:	bl	426140 <ferror@plt+0x221b0>
  427164:	stp	x20, x19, [x0]
  427168:	ldp	x19, x20, [sp, #16]
  42716c:	ldp	x29, x30, [sp], #32
  427170:	ret
  427174:	nop
  427178:	stp	x29, x30, [sp, #-48]!
  42717c:	cmp	w2, #0x0
  427180:	mov	x29, sp
  427184:	stp	x19, x20, [sp, #16]
  427188:	mov	x20, x0
  42718c:	str	x21, [sp, #32]
  427190:	mov	x21, x1
  427194:	b.lt	427224 <ferror@plt+0x23294>  // b.tstop
  427198:	b.eq	4271f4 <ferror@plt+0x23264>  // b.none
  42719c:	mov	w19, w2
  4271a0:	mov	x0, #0x10                  	// #16
  4271a4:	bl	426140 <ferror@plt+0x221b0>
  4271a8:	str	x21, [x0]
  4271ac:	cbz	x20, 427210 <ferror@plt+0x23280>
  4271b0:	sub	w1, w19, #0x1
  4271b4:	mov	x2, x20
  4271b8:	mov	x4, x2
  4271bc:	cmp	w1, #0x0
  4271c0:	ldr	x2, [x2, #8]
  4271c4:	cset	w3, gt
  4271c8:	sub	w1, w1, #0x1
  4271cc:	cmp	x2, #0x0
  4271d0:	csel	w3, w3, wzr, ne  // ne = any
  4271d4:	cbnz	w3, 4271b8 <ferror@plt+0x23228>
  4271d8:	str	x2, [x0, #8]
  4271dc:	str	x0, [x4, #8]
  4271e0:	mov	x0, x20
  4271e4:	ldp	x19, x20, [sp, #16]
  4271e8:	ldr	x21, [sp, #32]
  4271ec:	ldp	x29, x30, [sp], #48
  4271f0:	ret
  4271f4:	mov	x0, #0x10                  	// #16
  4271f8:	bl	426140 <ferror@plt+0x221b0>
  4271fc:	stp	x21, x20, [x0]
  427200:	ldp	x19, x20, [sp, #16]
  427204:	ldr	x21, [sp, #32]
  427208:	ldp	x29, x30, [sp], #48
  42720c:	ret
  427210:	str	xzr, [x0, #8]
  427214:	ldp	x19, x20, [sp, #16]
  427218:	ldr	x21, [sp, #32]
  42721c:	ldp	x29, x30, [sp], #48
  427220:	ret
  427224:	mov	x0, #0x10                  	// #16
  427228:	bl	426140 <ferror@plt+0x221b0>
  42722c:	stp	x21, xzr, [x0]
  427230:	cbz	x20, 4271e4 <ferror@plt+0x23254>
  427234:	mov	x1, x20
  427238:	mov	x2, x1
  42723c:	ldr	x1, [x1, #8]
  427240:	cbnz	x1, 427238 <ferror@plt+0x232a8>
  427244:	str	x0, [x2, #8]
  427248:	mov	x0, x20
  42724c:	ldp	x19, x20, [sp, #16]
  427250:	ldr	x21, [sp, #32]
  427254:	ldp	x29, x30, [sp], #48
  427258:	ret
  42725c:	nop
  427260:	stp	x29, x30, [sp, #-64]!
  427264:	mov	x29, sp
  427268:	stp	x19, x20, [sp, #16]
  42726c:	mov	x20, x1
  427270:	stp	x21, x22, [sp, #32]
  427274:	mov	x22, x2
  427278:	str	x23, [sp, #48]
  42727c:	cbz	x0, 427304 <ferror@plt+0x23374>
  427280:	mov	x21, x0
  427284:	mov	x19, x0
  427288:	mov	x1, #0x0                   	// #0
  42728c:	b	427294 <ferror@plt+0x23304>
  427290:	mov	x19, x3
  427294:	cmp	x20, x19
  427298:	b.eq	4272d8 <ferror@plt+0x23348>  // b.none
  42729c:	ldr	x3, [x19, #8]
  4272a0:	mov	x1, x19
  4272a4:	cbnz	x3, 427290 <ferror@plt+0x23300>
  4272a8:	mov	x0, #0x10                  	// #16
  4272ac:	bl	426140 <ferror@plt+0x221b0>
  4272b0:	ldr	x1, [x19, #8]
  4272b4:	mov	x23, x21
  4272b8:	stp	x22, x1, [x0]
  4272bc:	str	x0, [x19, #8]
  4272c0:	mov	x0, x23
  4272c4:	ldp	x19, x20, [sp, #16]
  4272c8:	ldp	x21, x22, [sp, #32]
  4272cc:	ldr	x23, [sp, #48]
  4272d0:	ldp	x29, x30, [sp], #64
  4272d4:	ret
  4272d8:	cbnz	x1, 427350 <ferror@plt+0x233c0>
  4272dc:	mov	x0, #0x10                  	// #16
  4272e0:	bl	426140 <ferror@plt+0x221b0>
  4272e4:	stp	x22, x21, [x0]
  4272e8:	mov	x23, x0
  4272ec:	mov	x0, x23
  4272f0:	ldp	x19, x20, [sp, #16]
  4272f4:	ldp	x21, x22, [sp, #32]
  4272f8:	ldr	x23, [sp, #48]
  4272fc:	ldp	x29, x30, [sp], #64
  427300:	ret
  427304:	mov	x0, #0x10                  	// #16
  427308:	bl	426140 <ferror@plt+0x221b0>
  42730c:	stp	x22, xzr, [x0]
  427310:	mov	x23, x0
  427314:	cbz	x20, 4272c0 <ferror@plt+0x23330>
  427318:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42731c:	add	x1, x1, #0x810
  427320:	add	x1, x1, #0x20
  427324:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  427328:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42732c:	add	x2, x2, #0xba8
  427330:	add	x0, x0, #0xf78
  427334:	bl	419d28 <ferror@plt+0x15d98>
  427338:	mov	x0, x23
  42733c:	ldp	x19, x20, [sp, #16]
  427340:	ldp	x21, x22, [sp, #32]
  427344:	ldr	x23, [sp, #48]
  427348:	ldp	x29, x30, [sp], #64
  42734c:	ret
  427350:	mov	x19, x1
  427354:	b	4272a8 <ferror@plt+0x23318>
  427358:	cbz	x1, 427378 <ferror@plt+0x233e8>
  42735c:	cbz	x0, 42737c <ferror@plt+0x233ec>
  427360:	mov	x2, x0
  427364:	nop
  427368:	mov	x3, x2
  42736c:	ldr	x2, [x2, #8]
  427370:	cbnz	x2, 427368 <ferror@plt+0x233d8>
  427374:	str	x1, [x3, #8]
  427378:	ret
  42737c:	mov	x0, x1
  427380:	ret
  427384:	nop
  427388:	stp	x29, x30, [sp, #-32]!
  42738c:	mov	x29, sp
  427390:	str	x19, [sp, #16]
  427394:	mov	x19, x0
  427398:	cbz	x0, 4273d4 <ferror@plt+0x23444>
  42739c:	mov	x4, x1
  4273a0:	mov	x5, #0x0                   	// #0
  4273a4:	mov	x1, x0
  4273a8:	b	4273b8 <ferror@plt+0x23428>
  4273ac:	mov	x5, x1
  4273b0:	mov	x1, x2
  4273b4:	cbz	x2, 4273d4 <ferror@plt+0x23444>
  4273b8:	ldp	x3, x2, [x1]
  4273bc:	cmp	x3, x4
  4273c0:	b.ne	4273ac <ferror@plt+0x2341c>  // b.any
  4273c4:	cbz	x5, 4273e4 <ferror@plt+0x23454>
  4273c8:	str	x2, [x5, #8]
  4273cc:	mov	x0, #0x10                  	// #16
  4273d0:	bl	426730 <ferror@plt+0x227a0>
  4273d4:	mov	x0, x19
  4273d8:	ldr	x19, [sp, #16]
  4273dc:	ldp	x29, x30, [sp], #32
  4273e0:	ret
  4273e4:	mov	x19, x2
  4273e8:	b	4273cc <ferror@plt+0x2343c>
  4273ec:	nop
  4273f0:	stp	x29, x30, [sp, #-48]!
  4273f4:	mov	x29, sp
  4273f8:	stp	x21, x22, [sp, #32]
  4273fc:	cbz	x0, 427464 <ferror@plt+0x234d4>
  427400:	mov	x22, x0
  427404:	stp	x19, x20, [sp, #16]
  427408:	mov	x19, x0
  42740c:	mov	x20, x1
  427410:	mov	x21, #0x0                   	// #0
  427414:	nop
  427418:	mov	x1, x19
  42741c:	ldp	x0, x19, [x19]
  427420:	cmp	x0, x20
  427424:	b.eq	427444 <ferror@plt+0x234b4>  // b.none
  427428:	mov	x21, x1
  42742c:	cbnz	x19, 427418 <ferror@plt+0x23488>
  427430:	mov	x0, x22
  427434:	ldp	x19, x20, [sp, #16]
  427438:	ldp	x21, x22, [sp, #32]
  42743c:	ldp	x29, x30, [sp], #48
  427440:	ret
  427444:	cbz	x21, 42745c <ferror@plt+0x234cc>
  427448:	str	x19, [x21, #8]
  42744c:	mov	x0, #0x10                  	// #16
  427450:	bl	426730 <ferror@plt+0x227a0>
  427454:	cbnz	x19, 427418 <ferror@plt+0x23488>
  427458:	b	427430 <ferror@plt+0x234a0>
  42745c:	mov	x22, x19
  427460:	b	42744c <ferror@plt+0x234bc>
  427464:	mov	x22, #0x0                   	// #0
  427468:	mov	x0, x22
  42746c:	ldp	x21, x22, [sp, #32]
  427470:	ldp	x29, x30, [sp], #48
  427474:	ret
  427478:	cbz	x0, 4274a0 <ferror@plt+0x23510>
  42747c:	cmp	x0, x1
  427480:	b.eq	4274b4 <ferror@plt+0x23524>  // b.none
  427484:	mov	x2, x0
  427488:	b	427490 <ferror@plt+0x23500>
  42748c:	b.eq	4274a4 <ferror@plt+0x23514>  // b.none
  427490:	mov	x3, x2
  427494:	ldr	x2, [x2, #8]
  427498:	cmp	x1, x2
  42749c:	cbnz	x2, 42748c <ferror@plt+0x234fc>
  4274a0:	ret
  4274a4:	ldr	x1, [x2, #8]
  4274a8:	str	x1, [x3, #8]
  4274ac:	str	xzr, [x2, #8]
  4274b0:	ret
  4274b4:	mov	x2, x1
  4274b8:	ldr	x0, [x0, #8]
  4274bc:	str	xzr, [x2, #8]
  4274c0:	b	4274b0 <ferror@plt+0x23520>
  4274c4:	nop
  4274c8:	stp	x29, x30, [sp, #-32]!
  4274cc:	mov	x29, sp
  4274d0:	str	x19, [sp, #16]
  4274d4:	mov	x19, x0
  4274d8:	cbz	x0, 427500 <ferror@plt+0x23570>
  4274dc:	cmp	x0, x1
  4274e0:	b.eq	42753c <ferror@plt+0x235ac>  // b.none
  4274e4:	mov	x2, x0
  4274e8:	b	4274f0 <ferror@plt+0x23560>
  4274ec:	b.eq	427518 <ferror@plt+0x23588>  // b.none
  4274f0:	mov	x3, x2
  4274f4:	ldr	x2, [x2, #8]
  4274f8:	cmp	x1, x2
  4274fc:	cbnz	x2, 4274ec <ferror@plt+0x2355c>
  427500:	mov	x0, #0x10                  	// #16
  427504:	bl	426730 <ferror@plt+0x227a0>
  427508:	mov	x0, x19
  42750c:	ldr	x19, [sp, #16]
  427510:	ldp	x29, x30, [sp], #32
  427514:	ret
  427518:	ldr	x0, [x1, #8]
  42751c:	str	x0, [x3, #8]
  427520:	str	xzr, [x2, #8]
  427524:	mov	x0, #0x10                  	// #16
  427528:	bl	426730 <ferror@plt+0x227a0>
  42752c:	mov	x0, x19
  427530:	ldr	x19, [sp, #16]
  427534:	ldp	x29, x30, [sp], #32
  427538:	ret
  42753c:	mov	x2, x1
  427540:	ldr	x19, [x0, #8]
  427544:	str	xzr, [x2, #8]
  427548:	b	427524 <ferror@plt+0x23594>
  42754c:	nop
  427550:	stp	x29, x30, [sp, #-48]!
  427554:	mov	x29, sp
  427558:	str	x21, [sp, #32]
  42755c:	mov	x21, #0x0                   	// #0
  427560:	cbz	x0, 4275b0 <ferror@plt+0x23620>
  427564:	stp	x19, x20, [sp, #16]
  427568:	mov	x20, x0
  42756c:	mov	x0, #0x10                  	// #16
  427570:	bl	426140 <ferror@plt+0x221b0>
  427574:	mov	x21, x0
  427578:	ldp	x0, x19, [x20]
  42757c:	str	x0, [x21]
  427580:	mov	x0, x21
  427584:	cbz	x19, 4275a8 <ferror@plt+0x23618>
  427588:	mov	x20, x0
  42758c:	mov	x0, #0x10                  	// #16
  427590:	bl	426140 <ferror@plt+0x221b0>
  427594:	ldr	x1, [x19]
  427598:	str	x0, [x20, #8]
  42759c:	ldr	x19, [x19, #8]
  4275a0:	str	x1, [x0]
  4275a4:	cbnz	x19, 427588 <ferror@plt+0x235f8>
  4275a8:	ldp	x19, x20, [sp, #16]
  4275ac:	str	xzr, [x0, #8]
  4275b0:	mov	x0, x21
  4275b4:	ldr	x21, [sp, #32]
  4275b8:	ldp	x29, x30, [sp], #48
  4275bc:	ret
  4275c0:	stp	x29, x30, [sp, #-64]!
  4275c4:	mov	x29, sp
  4275c8:	stp	x23, x24, [sp, #48]
  4275cc:	mov	x24, #0x0                   	// #0
  4275d0:	cbz	x0, 427650 <ferror@plt+0x236c0>
  4275d4:	mov	x23, x2
  4275d8:	stp	x19, x20, [sp, #16]
  4275dc:	stp	x21, x22, [sp, #32]
  4275e0:	mov	x22, x0
  4275e4:	mov	x21, x1
  4275e8:	mov	x0, #0x10                  	// #16
  4275ec:	bl	426140 <ferror@plt+0x221b0>
  4275f0:	mov	x24, x0
  4275f4:	cbz	x21, 427660 <ferror@plt+0x236d0>
  4275f8:	mov	x19, x0
  4275fc:	mov	x1, x23
  427600:	ldr	x0, [x22]
  427604:	blr	x21
  427608:	str	x0, [x24]
  42760c:	ldr	x20, [x22, #8]
  427610:	cbz	x20, 427644 <ferror@plt+0x236b4>
  427614:	nop
  427618:	mov	x22, x19
  42761c:	mov	x0, #0x10                  	// #16
  427620:	bl	426140 <ferror@plt+0x221b0>
  427624:	mov	x19, x0
  427628:	ldr	x0, [x20]
  42762c:	str	x19, [x22, #8]
  427630:	mov	x1, x23
  427634:	blr	x21
  427638:	ldr	x20, [x20, #8]
  42763c:	str	x0, [x19]
  427640:	cbnz	x20, 427618 <ferror@plt+0x23688>
  427644:	ldp	x21, x22, [sp, #32]
  427648:	str	xzr, [x19, #8]
  42764c:	ldp	x19, x20, [sp, #16]
  427650:	mov	x0, x24
  427654:	ldp	x23, x24, [sp, #48]
  427658:	ldp	x29, x30, [sp], #64
  42765c:	ret
  427660:	mov	x19, x0
  427664:	ldp	x0, x20, [x22]
  427668:	str	x0, [x24]
  42766c:	cbz	x20, 427644 <ferror@plt+0x236b4>
  427670:	mov	x21, x19
  427674:	mov	x0, #0x10                  	// #16
  427678:	bl	426140 <ferror@plt+0x221b0>
  42767c:	mov	x19, x0
  427680:	ldr	x0, [x20]
  427684:	str	x19, [x21, #8]
  427688:	ldr	x20, [x20, #8]
  42768c:	str	x0, [x19]
  427690:	cbnz	x20, 427670 <ferror@plt+0x236e0>
  427694:	b	427644 <ferror@plt+0x236b4>
  427698:	cbz	x0, 4276b8 <ferror@plt+0x23728>
  42769c:	mov	x2, #0x0                   	// #0
  4276a0:	b	4276a8 <ferror@plt+0x23718>
  4276a4:	mov	x0, x1
  4276a8:	ldr	x1, [x0, #8]
  4276ac:	str	x2, [x0, #8]
  4276b0:	mov	x2, x0
  4276b4:	cbnz	x1, 4276a4 <ferror@plt+0x23714>
  4276b8:	ret
  4276bc:	nop
  4276c0:	sub	w2, w1, #0x1
  4276c4:	cbz	w1, 4276dc <ferror@plt+0x2374c>
  4276c8:	cbz	x0, 4276dc <ferror@plt+0x2374c>
  4276cc:	sub	w2, w2, #0x1
  4276d0:	cmn	w2, #0x1
  4276d4:	ldr	x0, [x0, #8]
  4276d8:	b.ne	4276c8 <ferror@plt+0x23738>  // b.any
  4276dc:	ret
  4276e0:	sub	w2, w1, #0x1
  4276e4:	cbz	w1, 427704 <ferror@plt+0x23774>
  4276e8:	cbnz	x0, 4276f4 <ferror@plt+0x23764>
  4276ec:	b	427710 <ferror@plt+0x23780>
  4276f0:	cbz	x0, 42770c <ferror@plt+0x2377c>
  4276f4:	sub	w2, w2, #0x1
  4276f8:	cmn	w2, #0x1
  4276fc:	ldr	x0, [x0, #8]
  427700:	b.ne	4276f0 <ferror@plt+0x23760>  // b.any
  427704:	cbz	x0, 427710 <ferror@plt+0x23780>
  427708:	ldr	x0, [x0]
  42770c:	ret
  427710:	mov	x0, #0x0                   	// #0
  427714:	ret
  427718:	cbnz	x0, 427728 <ferror@plt+0x23798>
  42771c:	b	427738 <ferror@plt+0x237a8>
  427720:	ldr	x0, [x0, #8]
  427724:	cbz	x0, 427734 <ferror@plt+0x237a4>
  427728:	ldr	x2, [x0]
  42772c:	cmp	x2, x1
  427730:	b.ne	427720 <ferror@plt+0x23790>  // b.any
  427734:	ret
  427738:	mov	x0, #0x0                   	// #0
  42773c:	ret
  427740:	stp	x29, x30, [sp, #-48]!
  427744:	mov	x29, sp
  427748:	stp	x19, x20, [sp, #16]
  42774c:	mov	x19, x0
  427750:	cbz	x2, 4277a8 <ferror@plt+0x23818>
  427754:	str	x21, [sp, #32]
  427758:	mov	x20, x2
  42775c:	mov	x21, x1
  427760:	cbnz	x0, 427770 <ferror@plt+0x237e0>
  427764:	b	427794 <ferror@plt+0x23804>
  427768:	ldr	x19, [x19, #8]
  42776c:	cbz	x19, 427794 <ferror@plt+0x23804>
  427770:	ldr	x0, [x19]
  427774:	mov	x1, x21
  427778:	blr	x20
  42777c:	cbnz	w0, 427768 <ferror@plt+0x237d8>
  427780:	mov	x0, x19
  427784:	ldp	x19, x20, [sp, #16]
  427788:	ldr	x21, [sp, #32]
  42778c:	ldp	x29, x30, [sp], #48
  427790:	ret
  427794:	mov	x0, #0x0                   	// #0
  427798:	ldp	x19, x20, [sp, #16]
  42779c:	ldr	x21, [sp, #32]
  4277a0:	ldp	x29, x30, [sp], #48
  4277a4:	ret
  4277a8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4277ac:	add	x1, x1, #0x810
  4277b0:	add	x1, x1, #0x38
  4277b4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4277b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4277bc:	add	x2, x2, #0xd90
  4277c0:	add	x0, x0, #0xf78
  4277c4:	bl	419d28 <ferror@plt+0x15d98>
  4277c8:	mov	x0, x19
  4277cc:	ldp	x19, x20, [sp, #16]
  4277d0:	ldp	x29, x30, [sp], #48
  4277d4:	ret
  4277d8:	mov	x2, x0
  4277dc:	cbz	x0, 427804 <ferror@plt+0x23874>
  4277e0:	cmp	x2, x1
  4277e4:	mov	w0, #0x0                   	// #0
  4277e8:	b.ne	4277f4 <ferror@plt+0x23864>  // b.any
  4277ec:	b	427808 <ferror@plt+0x23878>
  4277f0:	b.eq	427808 <ferror@plt+0x23878>  // b.none
  4277f4:	ldr	x2, [x2, #8]
  4277f8:	add	w0, w0, #0x1
  4277fc:	cmp	x1, x2
  427800:	cbnz	x2, 4277f0 <ferror@plt+0x23860>
  427804:	mov	w0, #0xffffffff            	// #-1
  427808:	ret
  42780c:	nop
  427810:	mov	x2, x0
  427814:	cbz	x0, 42783c <ferror@plt+0x238ac>
  427818:	mov	w0, #0x0                   	// #0
  42781c:	b	42782c <ferror@plt+0x2389c>
  427820:	ldr	x2, [x2, #8]
  427824:	add	w0, w0, #0x1
  427828:	cbz	x2, 42783c <ferror@plt+0x238ac>
  42782c:	ldr	x3, [x2]
  427830:	cmp	x3, x1
  427834:	b.ne	427820 <ferror@plt+0x23890>  // b.any
  427838:	ret
  42783c:	mov	w0, #0xffffffff            	// #-1
  427840:	ret
  427844:	nop
  427848:	mov	x1, x0
  42784c:	mov	x0, #0x0                   	// #0
  427850:	cbz	x1, 427864 <ferror@plt+0x238d4>
  427854:	nop
  427858:	mov	x0, x1
  42785c:	ldr	x1, [x1, #8]
  427860:	cbnz	x1, 427858 <ferror@plt+0x238c8>
  427864:	ret
  427868:	mov	x1, x0
  42786c:	mov	w0, #0x0                   	// #0
  427870:	cbz	x1, 427884 <ferror@plt+0x238f4>
  427874:	nop
  427878:	ldr	x1, [x1, #8]
  42787c:	add	w0, w0, #0x1
  427880:	cbnz	x1, 427878 <ferror@plt+0x238e8>
  427884:	ret
  427888:	cbz	x0, 4278cc <ferror@plt+0x2393c>
  42788c:	stp	x29, x30, [sp, #-48]!
  427890:	mov	x29, sp
  427894:	stp	x19, x20, [sp, #16]
  427898:	mov	x19, x0
  42789c:	mov	x20, x2
  4278a0:	str	x21, [sp, #32]
  4278a4:	mov	x21, x1
  4278a8:	ldr	x0, [x19]
  4278ac:	mov	x1, x20
  4278b0:	ldr	x19, [x19, #8]
  4278b4:	blr	x21
  4278b8:	cbnz	x19, 4278a8 <ferror@plt+0x23918>
  4278bc:	ldp	x19, x20, [sp, #16]
  4278c0:	ldr	x21, [sp, #32]
  4278c4:	ldp	x29, x30, [sp], #48
  4278c8:	ret
  4278cc:	ret
  4278d0:	mov	x3, #0x0                   	// #0
  4278d4:	b	426f00 <ferror@plt+0x22f70>
  4278d8:	b	426f00 <ferror@plt+0x22f70>
  4278dc:	nop
  4278e0:	mov	x2, #0x0                   	// #0
  4278e4:	b	426dc0 <ferror@plt+0x22e30>
  4278e8:	b	426dc0 <ferror@plt+0x22e30>
  4278ec:	nop
  4278f0:	b	403a70 <access@plt>
  4278f4:	nop
  4278f8:	b	4037a0 <chmod@plt>
  4278fc:	nop
  427900:	stp	x29, x30, [sp, #-48]!
  427904:	mov	x29, sp
  427908:	stp	x19, x20, [sp, #16]
  42790c:	mov	w20, w2
  427910:	stp	x21, x22, [sp, #32]
  427914:	mov	x22, x0
  427918:	mov	w21, w1
  42791c:	mov	w2, w20
  427920:	mov	w1, w21
  427924:	mov	x0, x22
  427928:	bl	4037b0 <open@plt>
  42792c:	mov	w19, w0
  427930:	cmn	w0, #0x1
  427934:	b.eq	42794c <ferror@plt+0x239bc>  // b.none
  427938:	mov	w0, w19
  42793c:	ldp	x19, x20, [sp, #16]
  427940:	ldp	x21, x22, [sp, #32]
  427944:	ldp	x29, x30, [sp], #48
  427948:	ret
  42794c:	bl	403e80 <__errno_location@plt>
  427950:	ldr	w0, [x0]
  427954:	cmp	w0, #0x4
  427958:	b.eq	42791c <ferror@plt+0x2398c>  // b.none
  42795c:	mov	w0, w19
  427960:	ldp	x19, x20, [sp, #16]
  427964:	ldp	x21, x22, [sp, #32]
  427968:	ldp	x29, x30, [sp], #48
  42796c:	ret
  427970:	b	403f70 <creat@plt>
  427974:	nop
  427978:	b	403c70 <rename@plt>
  42797c:	nop
  427980:	b	403f20 <mkdir@plt>
  427984:	nop
  427988:	b	403b80 <chdir@plt>
  42798c:	nop
  427990:	mov	x2, x1
  427994:	mov	x1, x0
  427998:	mov	w0, #0x0                   	// #0
  42799c:	b	403eb0 <__xstat@plt>
  4279a0:	mov	x2, x1
  4279a4:	mov	x1, x0
  4279a8:	mov	w0, #0x0                   	// #0
  4279ac:	b	403d40 <__lxstat@plt>
  4279b0:	b	403f10 <unlink@plt>
  4279b4:	nop
  4279b8:	b	403570 <remove@plt>
  4279bc:	nop
  4279c0:	b	403b30 <rmdir@plt>
  4279c4:	nop
  4279c8:	b	403780 <fopen@plt>
  4279cc:	nop
  4279d0:	b	403c20 <freopen@plt>
  4279d4:	nop
  4279d8:	b	403c90 <utime@plt>
  4279dc:	nop
  4279e0:	stp	x29, x30, [sp, #-64]!
  4279e4:	mov	x29, sp
  4279e8:	stp	x19, x20, [sp, #16]
  4279ec:	mov	x19, x1
  4279f0:	bl	4039c0 <close@plt>
  4279f4:	cmn	w0, #0x1
  4279f8:	b.eq	427a0c <ferror@plt+0x23a7c>  // b.none
  4279fc:	mov	w0, #0x1                   	// #1
  427a00:	ldp	x19, x20, [sp, #16]
  427a04:	ldp	x29, x30, [sp], #64
  427a08:	ret
  427a0c:	stp	x21, x22, [sp, #32]
  427a10:	bl	403e80 <__errno_location@plt>
  427a14:	mov	x20, x0
  427a18:	mov	w0, #0x1                   	// #1
  427a1c:	ldr	w21, [x20]
  427a20:	cmp	w21, #0x4
  427a24:	b.eq	427a78 <ferror@plt+0x23ae8>  // b.none
  427a28:	str	x23, [sp, #48]
  427a2c:	bl	40b178 <ferror@plt+0x71e8>
  427a30:	mov	w22, w0
  427a34:	mov	w0, w21
  427a38:	bl	40b1b0 <ferror@plt+0x7220>
  427a3c:	mov	w23, w0
  427a40:	mov	w0, w21
  427a44:	bl	4283c8 <ferror@plt+0x24438>
  427a48:	mov	w2, w23
  427a4c:	mov	x3, x0
  427a50:	mov	w1, w22
  427a54:	mov	x0, x19
  427a58:	bl	409cc8 <ferror@plt+0x5d38>
  427a5c:	ldr	x23, [sp, #48]
  427a60:	str	w21, [x20]
  427a64:	mov	w0, #0x0                   	// #0
  427a68:	ldp	x19, x20, [sp, #16]
  427a6c:	ldp	x21, x22, [sp, #32]
  427a70:	ldp	x29, x30, [sp], #64
  427a74:	ret
  427a78:	ldp	x19, x20, [sp, #16]
  427a7c:	ldp	x21, x22, [sp, #32]
  427a80:	ldp	x29, x30, [sp], #64
  427a84:	ret
  427a88:	stp	x29, x30, [sp, #-32]!
  427a8c:	mov	x29, sp
  427a90:	stp	x19, x20, [sp, #16]
  427a94:	mov	x19, #0x0                   	// #0
  427a98:	cbz	x0, 427ac0 <ferror@plt+0x23b30>
  427a9c:	mov	x19, x0
  427aa0:	bl	4034d0 <strlen@plt>
  427aa4:	add	x20, x0, #0x1
  427aa8:	mov	x0, x20
  427aac:	bl	417c00 <ferror@plt+0x13c70>
  427ab0:	mov	x1, x19
  427ab4:	mov	x2, x20
  427ab8:	mov	x19, x0
  427abc:	bl	403460 <memcpy@plt>
  427ac0:	mov	x0, x19
  427ac4:	ldp	x19, x20, [sp, #16]
  427ac8:	ldp	x29, x30, [sp], #32
  427acc:	ret
  427ad0:	stp	x29, x30, [sp, #-32]!
  427ad4:	mov	x29, sp
  427ad8:	stp	x19, x20, [sp, #16]
  427adc:	mov	x19, #0x0                   	// #0
  427ae0:	cbz	x0, 427b04 <ferror@plt+0x23b74>
  427ae4:	mov	w19, w1
  427ae8:	mov	x20, x0
  427aec:	mov	x0, x19
  427af0:	bl	417c00 <ferror@plt+0x13c70>
  427af4:	mov	x2, x19
  427af8:	mov	x1, x20
  427afc:	mov	x19, x0
  427b00:	bl	403460 <memcpy@plt>
  427b04:	mov	x0, x19
  427b08:	ldp	x19, x20, [sp, #16]
  427b0c:	ldp	x29, x30, [sp], #32
  427b10:	ret
  427b14:	nop
  427b18:	stp	x29, x30, [sp, #-32]!
  427b1c:	mov	x29, sp
  427b20:	stp	x19, x20, [sp, #16]
  427b24:	mov	x20, #0x0                   	// #0
  427b28:	cbz	x0, 427b50 <ferror@plt+0x23bc0>
  427b2c:	mov	x19, x1
  427b30:	mov	x20, x0
  427b34:	add	x0, x1, #0x1
  427b38:	bl	417c00 <ferror@plt+0x13c70>
  427b3c:	mov	x1, x20
  427b40:	mov	x20, x0
  427b44:	mov	x2, x19
  427b48:	bl	403e10 <strncpy@plt>
  427b4c:	strb	wzr, [x20, x19]
  427b50:	mov	x0, x20
  427b54:	ldp	x19, x20, [sp, #16]
  427b58:	ldp	x29, x30, [sp], #32
  427b5c:	ret
  427b60:	stp	x29, x30, [sp, #-32]!
  427b64:	mov	x29, sp
  427b68:	stp	x19, x20, [sp, #16]
  427b6c:	mov	x19, x0
  427b70:	and	w20, w1, #0xff
  427b74:	add	x0, x0, #0x1
  427b78:	bl	417c00 <ferror@plt+0x13c70>
  427b7c:	mov	w1, w20
  427b80:	mov	x20, x0
  427b84:	mov	x2, x19
  427b88:	bl	403880 <memset@plt>
  427b8c:	mov	x0, x20
  427b90:	strb	wzr, [x20, x19]
  427b94:	ldp	x19, x20, [sp, #16]
  427b98:	ldp	x29, x30, [sp], #32
  427b9c:	ret
  427ba0:	stp	x29, x30, [sp, #-16]!
  427ba4:	mov	x29, sp
  427ba8:	cbz	x0, 427bb8 <ferror@plt+0x23c28>
  427bac:	cbz	x1, 427be0 <ferror@plt+0x23c50>
  427bb0:	ldp	x29, x30, [sp], #16
  427bb4:	b	403720 <stpcpy@plt>
  427bb8:	adrp	x2, 451000 <ferror@plt+0x4d070>
  427bbc:	adrp	x1, 451000 <ferror@plt+0x4d070>
  427bc0:	add	x2, x2, #0x860
  427bc4:	add	x1, x1, #0x9e0
  427bc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  427bcc:	add	x0, x0, #0xf78
  427bd0:	bl	419d28 <ferror@plt+0x15d98>
  427bd4:	mov	x0, #0x0                   	// #0
  427bd8:	ldp	x29, x30, [sp], #16
  427bdc:	ret
  427be0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  427be4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  427be8:	add	x2, x2, #0x220
  427bec:	add	x1, x1, #0x9e0
  427bf0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  427bf4:	add	x0, x0, #0xf78
  427bf8:	bl	419d28 <ferror@plt+0x15d98>
  427bfc:	mov	x0, #0x0                   	// #0
  427c00:	ldp	x29, x30, [sp], #16
  427c04:	ret
  427c08:	mov	x3, x1
  427c0c:	stp	x29, x30, [sp, #-64]!
  427c10:	mov	x1, x0
  427c14:	mov	x29, sp
  427c18:	ldp	x4, x5, [x3]
  427c1c:	stp	x4, x5, [sp, #16]
  427c20:	add	x2, sp, #0x10
  427c24:	ldp	x4, x5, [x3, #16]
  427c28:	add	x0, sp, #0x38
  427c2c:	stp	x4, x5, [sp, #32]
  427c30:	str	xzr, [sp, #56]
  427c34:	bl	43af58 <ferror@plt+0x36fc8>
  427c38:	ldr	x0, [sp, #56]
  427c3c:	ldp	x29, x30, [sp], #64
  427c40:	ret
  427c44:	nop
  427c48:	stp	x29, x30, [sp, #-320]!
  427c4c:	mov	w9, #0xffffffc8            	// #-56
  427c50:	mov	w8, #0xffffff80            	// #-128
  427c54:	mov	x29, sp
  427c58:	add	x11, sp, #0x140
  427c5c:	add	x10, sp, #0x100
  427c60:	stp	xzr, x11, [sp, #56]
  427c64:	mov	x12, x0
  427c68:	add	x0, sp, #0x38
  427c6c:	stp	x11, x10, [sp, #72]
  427c70:	stp	w9, w8, [sp, #88]
  427c74:	ldp	x10, x11, [sp, #64]
  427c78:	stp	x10, x11, [sp, #16]
  427c7c:	ldp	x8, x9, [sp, #80]
  427c80:	stp	x8, x9, [sp, #32]
  427c84:	stp	x10, x11, [sp, #96]
  427c88:	stp	x8, x9, [sp, #112]
  427c8c:	str	q0, [sp, #128]
  427c90:	str	q1, [sp, #144]
  427c94:	str	q2, [sp, #160]
  427c98:	str	q3, [sp, #176]
  427c9c:	str	q4, [sp, #192]
  427ca0:	str	q5, [sp, #208]
  427ca4:	str	q6, [sp, #224]
  427ca8:	str	q7, [sp, #240]
  427cac:	stp	x1, x2, [sp, #264]
  427cb0:	add	x2, sp, #0x10
  427cb4:	mov	x1, x12
  427cb8:	stp	x3, x4, [sp, #280]
  427cbc:	stp	x5, x6, [sp, #296]
  427cc0:	str	x7, [sp, #312]
  427cc4:	bl	43af58 <ferror@plt+0x36fc8>
  427cc8:	ldr	x0, [sp, #56]
  427ccc:	ldp	x29, x30, [sp], #320
  427cd0:	ret
  427cd4:	nop
  427cd8:	stp	x29, x30, [sp, #-160]!
  427cdc:	mov	x29, sp
  427ce0:	stp	x21, x22, [sp, #32]
  427ce4:	stp	x1, x2, [sp, #104]
  427ce8:	stp	x3, x4, [sp, #120]
  427cec:	stp	x5, x6, [sp, #136]
  427cf0:	str	x7, [sp, #152]
  427cf4:	cbz	x0, 427eec <ferror@plt+0x23f5c>
  427cf8:	stp	x19, x20, [sp, #16]
  427cfc:	add	x22, sp, #0x60
  427d00:	stp	x23, x24, [sp, #48]
  427d04:	mov	x23, x0
  427d08:	bl	4034d0 <strlen@plt>
  427d0c:	add	x21, x0, #0x1
  427d10:	add	x2, sp, #0xa0
  427d14:	ldr	x0, [sp, #104]
  427d18:	mov	w1, #0xffffffd0            	// #-48
  427d1c:	stp	x2, x2, [sp, #64]
  427d20:	mov	w20, w1
  427d24:	mov	x19, x2
  427d28:	str	x22, [sp, #80]
  427d2c:	stp	w1, wzr, [sp, #88]
  427d30:	cbnz	x0, 427d4c <ferror@plt+0x23dbc>
  427d34:	b	427d90 <ferror@plt+0x23e00>
  427d38:	mov	x2, x19
  427d3c:	mov	x19, x3
  427d40:	str	x3, [sp, #64]
  427d44:	ldr	x0, [x2]
  427d48:	cbz	x0, 427d90 <ferror@plt+0x23e00>
  427d4c:	bl	4034d0 <strlen@plt>
  427d50:	add	x21, x21, x0
  427d54:	add	w1, w20, #0x8
  427d58:	add	x3, x19, #0x8
  427d5c:	tbz	w20, #31, 427d38 <ferror@plt+0x23da8>
  427d60:	str	w1, [sp, #88]
  427d64:	add	x0, sp, #0xa0
  427d68:	add	x2, x0, w20, sxtw
  427d6c:	cmp	w1, #0x0
  427d70:	mov	w20, w1
  427d74:	add	x0, x19, #0x8
  427d78:	b.le	427d44 <ferror@plt+0x23db4>
  427d7c:	mov	x2, x19
  427d80:	mov	x19, x0
  427d84:	str	x0, [sp, #64]
  427d88:	ldr	x0, [x2]
  427d8c:	cbnz	x0, 427d4c <ferror@plt+0x23dbc>
  427d90:	mov	x0, x21
  427d94:	bl	417c00 <ferror@plt+0x13c70>
  427d98:	mov	x21, x0
  427d9c:	cbz	x0, 427e48 <ferror@plt+0x23eb8>
  427da0:	mov	x1, x23
  427da4:	bl	403720 <stpcpy@plt>
  427da8:	ldr	x1, [sp, #104]
  427dac:	add	x3, sp, #0xa0
  427db0:	mov	w2, #0xffffffd0            	// #-48
  427db4:	stp	x3, x3, [sp, #64]
  427db8:	mov	w20, w2
  427dbc:	str	x22, [sp, #80]
  427dc0:	mov	x19, x3
  427dc4:	stp	w2, wzr, [sp, #88]
  427dc8:	cbz	x1, 427e20 <ferror@plt+0x23e90>
  427dcc:	cbnz	x0, 427de8 <ferror@plt+0x23e58>
  427dd0:	b	427e6c <ferror@plt+0x23edc>
  427dd4:	mov	x1, x19
  427dd8:	mov	x19, x3
  427ddc:	str	x3, [sp, #64]
  427de0:	ldr	x1, [x1]
  427de4:	cbz	x1, 427e20 <ferror@plt+0x23e90>
  427de8:	bl	403720 <stpcpy@plt>
  427dec:	add	w2, w20, #0x8
  427df0:	add	x3, x19, #0x8
  427df4:	tbz	w20, #31, 427dd4 <ferror@plt+0x23e44>
  427df8:	str	w2, [sp, #88]
  427dfc:	add	x3, x19, #0x8
  427e00:	cmp	w2, #0x0
  427e04:	mov	x1, x19
  427e08:	b.le	427e38 <ferror@plt+0x23ea8>
  427e0c:	ldr	x1, [x1]
  427e10:	str	x3, [sp, #64]
  427e14:	mov	w20, w2
  427e18:	mov	x19, x3
  427e1c:	cbnz	x1, 427de8 <ferror@plt+0x23e58>
  427e20:	mov	x0, x21
  427e24:	ldp	x19, x20, [sp, #16]
  427e28:	ldp	x21, x22, [sp, #32]
  427e2c:	ldp	x23, x24, [sp, #48]
  427e30:	ldp	x29, x30, [sp], #160
  427e34:	ret
  427e38:	ldr	x1, [sp, #72]
  427e3c:	add	x1, x1, w20, sxtw
  427e40:	mov	w20, w2
  427e44:	b	427de0 <ferror@plt+0x23e50>
  427e48:	adrp	x2, 451000 <ferror@plt+0x4d070>
  427e4c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  427e50:	add	x2, x2, #0x860
  427e54:	add	x1, x1, #0x9e0
  427e58:	adrp	x0, 44d000 <ferror@plt+0x49070>
  427e5c:	add	x0, x0, #0xf78
  427e60:	bl	419d28 <ferror@plt+0x15d98>
  427e64:	mov	x0, #0x0                   	// #0
  427e68:	b	427da8 <ferror@plt+0x23e18>
  427e6c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  427e70:	adrp	x1, 451000 <ferror@plt+0x4d070>
  427e74:	adrp	x0, 44d000 <ferror@plt+0x49070>
  427e78:	add	x24, x2, #0x860
  427e7c:	add	x23, x1, #0x9e0
  427e80:	add	x22, x0, #0xf78
  427e84:	b	427e9c <ferror@plt+0x23f0c>
  427e88:	mov	x3, x19
  427e8c:	mov	x19, x5
  427e90:	str	x5, [sp, #64]
  427e94:	ldr	x3, [x3]
  427e98:	cbz	x3, 427e20 <ferror@plt+0x23e90>
  427e9c:	mov	x2, x24
  427ea0:	mov	x1, x23
  427ea4:	mov	x0, x22
  427ea8:	bl	419d28 <ferror@plt+0x15d98>
  427eac:	add	w4, w20, #0x8
  427eb0:	add	x5, x19, #0x8
  427eb4:	tbz	w20, #31, 427e88 <ferror@plt+0x23ef8>
  427eb8:	str	w4, [sp, #88]
  427ebc:	add	x0, x19, #0x8
  427ec0:	cmp	w4, #0x0
  427ec4:	mov	x3, x19
  427ec8:	b.le	427edc <ferror@plt+0x23f4c>
  427ecc:	mov	w20, w4
  427ed0:	mov	x19, x0
  427ed4:	str	x0, [sp, #64]
  427ed8:	b	427e94 <ferror@plt+0x23f04>
  427edc:	ldr	x3, [sp, #72]
  427ee0:	add	x3, x3, w20, sxtw
  427ee4:	mov	w20, w4
  427ee8:	b	427e94 <ferror@plt+0x23f04>
  427eec:	mov	x21, #0x0                   	// #0
  427ef0:	mov	x0, x21
  427ef4:	ldp	x21, x22, [sp, #32]
  427ef8:	ldp	x29, x30, [sp], #160
  427efc:	ret
  427f00:	stp	x29, x30, [sp, #-64]!
  427f04:	mov	x29, sp
  427f08:	str	d8, [sp, #40]
  427f0c:	cbz	x0, 427f58 <ferror@plt+0x23fc8>
  427f10:	stp	x19, x20, [sp, #16]
  427f14:	mov	x19, x1
  427f18:	mov	x20, x0
  427f1c:	add	x1, sp, #0x30
  427f20:	stp	xzr, xzr, [sp, #48]
  427f24:	bl	403540 <strtod@plt>
  427f28:	ldr	x1, [sp, #48]
  427f2c:	fmov	d8, d0
  427f30:	cbz	x1, 427f3c <ferror@plt+0x23fac>
  427f34:	ldrb	w0, [x1]
  427f38:	cbnz	w0, 427f8c <ferror@plt+0x23ffc>
  427f3c:	cbz	x19, 428004 <ferror@plt+0x24074>
  427f40:	str	x1, [x19]
  427f44:	ldp	x19, x20, [sp, #16]
  427f48:	fmov	d0, d8
  427f4c:	ldr	d8, [sp, #40]
  427f50:	ldp	x29, x30, [sp], #64
  427f54:	ret
  427f58:	movi	d8, #0x0
  427f5c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  427f60:	add	x1, x1, #0x9e0
  427f64:	adrp	x2, 451000 <ferror@plt+0x4d070>
  427f68:	add	x1, x1, #0x10
  427f6c:	add	x2, x2, #0x870
  427f70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  427f74:	add	x0, x0, #0xf78
  427f78:	bl	419d28 <ferror@plt+0x15d98>
  427f7c:	fmov	d0, d8
  427f80:	ldr	d8, [sp, #40]
  427f84:	ldp	x29, x30, [sp], #64
  427f88:	ret
  427f8c:	str	x21, [sp, #32]
  427f90:	bl	403e80 <__errno_location@plt>
  427f94:	str	wzr, [x0]
  427f98:	dmb	ish
  427f9c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  427fa0:	add	x21, x0, #0xe78
  427fa4:	ldr	x0, [x0, #3704]
  427fa8:	cbz	x0, 428024 <ferror@plt+0x24094>
  427fac:	ldr	x2, [x21, #8]
  427fb0:	add	x1, sp, #0x38
  427fb4:	mov	x0, x20
  427fb8:	bl	403850 <strtod_l@plt>
  427fbc:	ldr	x1, [sp, #48]
  427fc0:	cbz	x1, 427ffc <ferror@plt+0x2406c>
  427fc4:	ldrb	w0, [x1]
  427fc8:	cbz	w0, 427ffc <ferror@plt+0x2406c>
  427fcc:	ldr	x0, [sp, #56]
  427fd0:	cmp	x1, x0
  427fd4:	b.cs	427ffc <ferror@plt+0x2406c>  // b.hs, b.nlast
  427fd8:	fmov	d8, d0
  427fdc:	cbz	x19, 428018 <ferror@plt+0x24088>
  427fe0:	ldr	x21, [sp, #32]
  427fe4:	str	x0, [x19]
  427fe8:	fmov	d0, d8
  427fec:	ldr	d8, [sp, #40]
  427ff0:	ldp	x19, x20, [sp, #16]
  427ff4:	ldp	x29, x30, [sp], #64
  427ff8:	ret
  427ffc:	ldr	x21, [sp, #32]
  428000:	cbnz	x19, 427f40 <ferror@plt+0x23fb0>
  428004:	fmov	d0, d8
  428008:	ldr	d8, [sp, #40]
  42800c:	ldp	x19, x20, [sp, #16]
  428010:	ldp	x29, x30, [sp], #64
  428014:	ret
  428018:	ldp	x19, x20, [sp, #16]
  42801c:	ldr	x21, [sp, #32]
  428020:	b	427f48 <ferror@plt+0x23fb8>
  428024:	mov	x0, x21
  428028:	bl	431de8 <ferror@plt+0x2de58>
  42802c:	cbz	w0, 427fac <ferror@plt+0x2401c>
  428030:	mov	x2, #0x0                   	// #0
  428034:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428038:	mov	w0, #0x1fbf                	// #8127
  42803c:	add	x1, x1, #0x880
  428040:	bl	403f30 <newlocale@plt>
  428044:	mov	x2, x0
  428048:	mov	x1, #0x1                   	// #1
  42804c:	mov	x0, x21
  428050:	str	x2, [x21, #8]
  428054:	bl	431e88 <ferror@plt+0x2def8>
  428058:	b	427fac <ferror@plt+0x2401c>
  42805c:	nop
  428060:	stp	x29, x30, [sp, #-48]!
  428064:	mov	x29, sp
  428068:	cbz	x0, 4280b4 <ferror@plt+0x24124>
  42806c:	stp	x19, x20, [sp, #16]
  428070:	mov	x19, x0
  428074:	mov	x20, x1
  428078:	str	x21, [sp, #32]
  42807c:	bl	403e80 <__errno_location@plt>
  428080:	str	wzr, [x0]
  428084:	dmb	ish
  428088:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42808c:	add	x21, x0, #0xe78
  428090:	ldr	x0, [x0, #3704]
  428094:	cbz	x0, 4280e0 <ferror@plt+0x24150>
  428098:	mov	x1, x20
  42809c:	mov	x0, x19
  4280a0:	ldr	x2, [x21, #8]
  4280a4:	ldp	x19, x20, [sp, #16]
  4280a8:	ldr	x21, [sp, #32]
  4280ac:	ldp	x29, x30, [sp], #48
  4280b0:	b	403850 <strtod_l@plt>
  4280b4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4280b8:	add	x1, x1, #0x9e0
  4280bc:	add	x1, x1, #0x20
  4280c0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4280c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4280c8:	add	x2, x2, #0x870
  4280cc:	add	x0, x0, #0xf78
  4280d0:	bl	419d28 <ferror@plt+0x15d98>
  4280d4:	movi	d0, #0x0
  4280d8:	ldp	x29, x30, [sp], #48
  4280dc:	ret
  4280e0:	mov	x0, x21
  4280e4:	bl	431de8 <ferror@plt+0x2de58>
  4280e8:	cbz	w0, 428098 <ferror@plt+0x24108>
  4280ec:	mov	x2, #0x0                   	// #0
  4280f0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4280f4:	mov	w0, #0x1fbf                	// #8127
  4280f8:	add	x1, x1, #0x880
  4280fc:	bl	403f30 <newlocale@plt>
  428100:	mov	x2, x0
  428104:	mov	x1, #0x1                   	// #1
  428108:	mov	x0, x21
  42810c:	str	x2, [x21, #8]
  428110:	bl	431e88 <ferror@plt+0x2def8>
  428114:	b	428098 <ferror@plt+0x24108>
  428118:	stp	x29, x30, [sp, #-48]!
  42811c:	mov	x29, sp
  428120:	stp	x19, x20, [sp, #16]
  428124:	mov	x19, x0
  428128:	mov	w20, w1
  42812c:	str	x21, [sp, #32]
  428130:	str	d8, [sp, #40]
  428134:	fmov	d8, d0
  428138:	dmb	ish
  42813c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  428140:	add	x21, x0, #0xe78
  428144:	ldr	x0, [x0, #3704]
  428148:	cbz	x0, 428190 <ferror@plt+0x24200>
  42814c:	ldr	x0, [x21, #8]
  428150:	bl	403b10 <uselocale@plt>
  428154:	fmov	d0, d8
  428158:	sxtw	x1, w20
  42815c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428160:	add	x2, x2, #0x888
  428164:	mov	x20, x0
  428168:	mov	x0, x19
  42816c:	bl	403710 <snprintf@plt>
  428170:	mov	x0, x20
  428174:	bl	403b10 <uselocale@plt>
  428178:	mov	x0, x19
  42817c:	ldr	d8, [sp, #40]
  428180:	ldp	x19, x20, [sp, #16]
  428184:	ldr	x21, [sp, #32]
  428188:	ldp	x29, x30, [sp], #48
  42818c:	ret
  428190:	mov	x0, x21
  428194:	bl	431de8 <ferror@plt+0x2de58>
  428198:	cbz	w0, 42814c <ferror@plt+0x241bc>
  42819c:	mov	x2, #0x0                   	// #0
  4281a0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4281a4:	mov	w0, #0x1fbf                	// #8127
  4281a8:	add	x1, x1, #0x880
  4281ac:	bl	403f30 <newlocale@plt>
  4281b0:	mov	x2, x0
  4281b4:	mov	x1, #0x1                   	// #1
  4281b8:	mov	x0, x21
  4281bc:	str	x2, [x21, #8]
  4281c0:	bl	431e88 <ferror@plt+0x2def8>
  4281c4:	b	42814c <ferror@plt+0x241bc>
  4281c8:	stp	x29, x30, [sp, #-64]!
  4281cc:	mov	x29, sp
  4281d0:	stp	x19, x20, [sp, #16]
  4281d4:	mov	x19, x0
  4281d8:	mov	w20, w1
  4281dc:	stp	x21, x22, [sp, #32]
  4281e0:	mov	x21, x2
  4281e4:	str	d8, [sp, #48]
  4281e8:	fmov	d8, d0
  4281ec:	dmb	ish
  4281f0:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4281f4:	add	x22, x0, #0xe78
  4281f8:	ldr	x0, [x0, #3704]
  4281fc:	cbz	x0, 428240 <ferror@plt+0x242b0>
  428200:	ldr	x0, [x22, #8]
  428204:	bl	403b10 <uselocale@plt>
  428208:	fmov	d0, d8
  42820c:	mov	x2, x21
  428210:	sxtw	x1, w20
  428214:	mov	x20, x0
  428218:	mov	x0, x19
  42821c:	bl	403710 <snprintf@plt>
  428220:	mov	x0, x20
  428224:	bl	403b10 <uselocale@plt>
  428228:	mov	x0, x19
  42822c:	ldr	d8, [sp, #48]
  428230:	ldp	x19, x20, [sp, #16]
  428234:	ldp	x21, x22, [sp, #32]
  428238:	ldp	x29, x30, [sp], #64
  42823c:	ret
  428240:	mov	x0, x22
  428244:	bl	431de8 <ferror@plt+0x2de58>
  428248:	cbz	w0, 428200 <ferror@plt+0x24270>
  42824c:	mov	x2, #0x0                   	// #0
  428250:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428254:	mov	w0, #0x1fbf                	// #8127
  428258:	add	x1, x1, #0x880
  42825c:	bl	403f30 <newlocale@plt>
  428260:	mov	x2, x0
  428264:	mov	x1, #0x1                   	// #1
  428268:	mov	x0, x22
  42826c:	str	x2, [x22, #8]
  428270:	bl	431e88 <ferror@plt+0x2def8>
  428274:	b	428200 <ferror@plt+0x24270>
  428278:	stp	x29, x30, [sp, #-48]!
  42827c:	mov	x29, sp
  428280:	stp	x19, x20, [sp, #16]
  428284:	mov	x19, x0
  428288:	mov	x20, x1
  42828c:	stp	x21, x22, [sp, #32]
  428290:	mov	w21, w2
  428294:	dmb	ish
  428298:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42829c:	add	x22, x0, #0xe78
  4282a0:	ldr	x0, [x0, #3704]
  4282a4:	cbz	x0, 4282c8 <ferror@plt+0x24338>
  4282a8:	mov	w2, w21
  4282ac:	mov	x1, x20
  4282b0:	mov	x0, x19
  4282b4:	ldr	x3, [x22, #8]
  4282b8:	ldp	x19, x20, [sp, #16]
  4282bc:	ldp	x21, x22, [sp, #32]
  4282c0:	ldp	x29, x30, [sp], #48
  4282c4:	b	4036f0 <strtoull_l@plt>
  4282c8:	mov	x0, x22
  4282cc:	bl	431de8 <ferror@plt+0x2de58>
  4282d0:	cbz	w0, 4282a8 <ferror@plt+0x24318>
  4282d4:	mov	x2, #0x0                   	// #0
  4282d8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4282dc:	mov	w0, #0x1fbf                	// #8127
  4282e0:	add	x1, x1, #0x880
  4282e4:	bl	403f30 <newlocale@plt>
  4282e8:	mov	x2, x0
  4282ec:	mov	x1, #0x1                   	// #1
  4282f0:	mov	x0, x22
  4282f4:	str	x2, [x22, #8]
  4282f8:	bl	431e88 <ferror@plt+0x2def8>
  4282fc:	mov	w2, w21
  428300:	mov	x1, x20
  428304:	mov	x0, x19
  428308:	ldr	x3, [x22, #8]
  42830c:	ldp	x19, x20, [sp, #16]
  428310:	ldp	x21, x22, [sp, #32]
  428314:	ldp	x29, x30, [sp], #48
  428318:	b	4036f0 <strtoull_l@plt>
  42831c:	nop
  428320:	stp	x29, x30, [sp, #-48]!
  428324:	mov	x29, sp
  428328:	stp	x19, x20, [sp, #16]
  42832c:	mov	x19, x0
  428330:	mov	x20, x1
  428334:	stp	x21, x22, [sp, #32]
  428338:	mov	w21, w2
  42833c:	dmb	ish
  428340:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  428344:	add	x22, x0, #0xe78
  428348:	ldr	x0, [x0, #3704]
  42834c:	cbz	x0, 428370 <ferror@plt+0x243e0>
  428350:	mov	w2, w21
  428354:	mov	x1, x20
  428358:	mov	x0, x19
  42835c:	ldr	x3, [x22, #8]
  428360:	ldp	x19, x20, [sp, #16]
  428364:	ldp	x21, x22, [sp, #32]
  428368:	ldp	x29, x30, [sp], #48
  42836c:	b	403520 <strtoll_l@plt>
  428370:	mov	x0, x22
  428374:	bl	431de8 <ferror@plt+0x2de58>
  428378:	cbz	w0, 428350 <ferror@plt+0x243c0>
  42837c:	mov	x2, #0x0                   	// #0
  428380:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428384:	mov	w0, #0x1fbf                	// #8127
  428388:	add	x1, x1, #0x880
  42838c:	bl	403f30 <newlocale@plt>
  428390:	mov	x2, x0
  428394:	mov	x1, #0x1                   	// #1
  428398:	mov	x0, x22
  42839c:	str	x2, [x22, #8]
  4283a0:	bl	431e88 <ferror@plt+0x2def8>
  4283a4:	mov	w2, w21
  4283a8:	mov	x1, x20
  4283ac:	mov	x0, x19
  4283b0:	ldr	x3, [x22, #8]
  4283b4:	ldp	x19, x20, [sp, #16]
  4283b8:	ldp	x21, x22, [sp, #32]
  4283bc:	ldp	x29, x30, [sp], #48
  4283c0:	b	403520 <strtoll_l@plt>
  4283c4:	nop
  4283c8:	stp	x29, x30, [sp, #-128]!
  4283cc:	mov	x29, sp
  4283d0:	stp	x19, x20, [sp, #16]
  4283d4:	stp	x21, x22, [sp, #32]
  4283d8:	mov	w21, w0
  4283dc:	mov	x22, #0x0                   	// #0
  4283e0:	str	x23, [sp, #48]
  4283e4:	bl	403e80 <__errno_location@plt>
  4283e8:	mov	x20, x0
  4283ec:	mov	w0, w21
  4283f0:	ldr	w23, [x20]
  4283f4:	bl	4039a0 <strerror@plt>
  4283f8:	mov	x19, x0
  4283fc:	mov	x0, #0x0                   	// #0
  428400:	bl	442750 <ferror@plt+0x3e7c0>
  428404:	cbz	w0, 42843c <ferror@plt+0x244ac>
  428408:	cbz	x19, 428460 <ferror@plt+0x244d0>
  42840c:	mov	x0, x19
  428410:	bl	421c48 <ferror@plt+0x1dcb8>
  428414:	mov	x19, x0
  428418:	mov	x0, x22
  42841c:	bl	417d40 <ferror@plt+0x13db0>
  428420:	ldp	x21, x22, [sp, #32]
  428424:	str	w23, [x20]
  428428:	mov	x0, x19
  42842c:	ldp	x19, x20, [sp, #16]
  428430:	ldr	x23, [sp, #48]
  428434:	ldp	x29, x30, [sp], #128
  428438:	ret
  42843c:	mov	x0, x19
  428440:	mov	x4, #0x0                   	// #0
  428444:	mov	x3, #0x0                   	// #0
  428448:	mov	x2, #0x0                   	// #0
  42844c:	mov	x1, #0xffffffffffffffff    	// #-1
  428450:	bl	443d88 <ferror@plt+0x3fdf8>
  428454:	mov	x19, x0
  428458:	mov	x22, x0
  42845c:	cbnz	x19, 42840c <ferror@plt+0x2447c>
  428460:	add	x19, sp, #0x40
  428464:	mov	w2, w21
  428468:	mov	x0, x19
  42846c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428470:	add	x1, x1, #0x890
  428474:	bl	4035e0 <sprintf@plt>
  428478:	b	42840c <ferror@plt+0x2447c>
  42847c:	nop
  428480:	stp	x29, x30, [sp, #-48]!
  428484:	mov	x29, sp
  428488:	stp	x19, x20, [sp, #16]
  42848c:	mov	w20, w0
  428490:	str	x21, [sp, #32]
  428494:	bl	403e20 <strsignal@plt>
  428498:	mov	x21, #0x0                   	// #0
  42849c:	mov	x19, x0
  4284a0:	mov	x0, #0x0                   	// #0
  4284a4:	bl	442750 <ferror@plt+0x3e7c0>
  4284a8:	cbz	w0, 4284d8 <ferror@plt+0x24548>
  4284ac:	cbz	x19, 4284fc <ferror@plt+0x2456c>
  4284b0:	mov	x0, x19
  4284b4:	bl	421c48 <ferror@plt+0x1dcb8>
  4284b8:	mov	x19, x0
  4284bc:	mov	x0, x21
  4284c0:	bl	417d40 <ferror@plt+0x13db0>
  4284c4:	mov	x0, x19
  4284c8:	ldp	x19, x20, [sp, #16]
  4284cc:	ldr	x21, [sp, #32]
  4284d0:	ldp	x29, x30, [sp], #48
  4284d4:	ret
  4284d8:	mov	x0, x19
  4284dc:	mov	x4, #0x0                   	// #0
  4284e0:	mov	x3, #0x0                   	// #0
  4284e4:	mov	x2, #0x0                   	// #0
  4284e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4284ec:	bl	443d88 <ferror@plt+0x3fdf8>
  4284f0:	mov	x19, x0
  4284f4:	mov	x21, x0
  4284f8:	cbnz	x19, 4284b0 <ferror@plt+0x24520>
  4284fc:	mov	w1, w20
  428500:	adrp	x0, 451000 <ferror@plt+0x4d070>
  428504:	add	x0, x0, #0x8a8
  428508:	bl	427c48 <ferror@plt+0x23cb8>
  42850c:	mov	x19, x0
  428510:	mov	x21, x0
  428514:	b	4284b0 <ferror@plt+0x24520>
  428518:	stp	x29, x30, [sp, #-16]!
  42851c:	mov	x29, sp
  428520:	cbz	x0, 42857c <ferror@plt+0x245ec>
  428524:	cbz	x1, 4285a8 <ferror@plt+0x24618>
  428528:	cbz	x2, 42856c <ferror@plt+0x245dc>
  42852c:	mov	x4, x0
  428530:	mov	x3, x1
  428534:	cmp	x2, #0x1
  428538:	b.eq	4285d4 <ferror@plt+0x24644>  // b.none
  42853c:	add	x2, x0, x2
  428540:	b	42854c <ferror@plt+0x245bc>
  428544:	cmn	x0, x2
  428548:	b.eq	4285d4 <ferror@plt+0x24644>  // b.none
  42854c:	ldrb	w5, [x3], #1
  428550:	strb	w5, [x4], #1
  428554:	mvn	x0, x4
  428558:	cbnz	w5, 428544 <ferror@plt+0x245b4>
  42855c:	sub	x0, x3, x1
  428560:	sub	x0, x0, #0x1
  428564:	ldp	x29, x30, [sp], #16
  428568:	ret
  42856c:	mov	x3, x1
  428570:	ldrb	w2, [x3], #1
  428574:	cbnz	w2, 428570 <ferror@plt+0x245e0>
  428578:	b	42855c <ferror@plt+0x245cc>
  42857c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428580:	add	x1, x1, #0x9e0
  428584:	add	x1, x1, #0x30
  428588:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42858c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428590:	add	x2, x2, #0x860
  428594:	add	x0, x0, #0xf78
  428598:	bl	419d28 <ferror@plt+0x15d98>
  42859c:	mov	x0, #0x0                   	// #0
  4285a0:	ldp	x29, x30, [sp], #16
  4285a4:	ret
  4285a8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4285ac:	add	x1, x1, #0x9e0
  4285b0:	add	x1, x1, #0x30
  4285b4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4285b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4285bc:	add	x2, x2, #0x220
  4285c0:	add	x0, x0, #0xf78
  4285c4:	bl	419d28 <ferror@plt+0x15d98>
  4285c8:	mov	x0, #0x0                   	// #0
  4285cc:	ldp	x29, x30, [sp], #16
  4285d0:	ret
  4285d4:	strb	wzr, [x4]
  4285d8:	b	428570 <ferror@plt+0x245e0>
  4285dc:	nop
  4285e0:	stp	x29, x30, [sp, #-32]!
  4285e4:	mov	x6, x0
  4285e8:	mov	x29, sp
  4285ec:	cbz	x0, 428690 <ferror@plt+0x24700>
  4285f0:	mov	x0, x1
  4285f4:	cbz	x1, 4286d0 <ferror@plt+0x24740>
  4285f8:	str	x19, [sp, #16]
  4285fc:	mov	x19, x2
  428600:	ldrb	w1, [x6]
  428604:	cbz	w1, 428708 <ferror@plt+0x24778>
  428608:	add	x4, x6, x2
  42860c:	mov	x3, x6
  428610:	cbnz	x2, 42861c <ferror@plt+0x2468c>
  428614:	b	4286bc <ferror@plt+0x2472c>
  428618:	b.eq	4286bc <ferror@plt+0x2472c>  // b.none
  42861c:	ldrb	w5, [x3, #1]!
  428620:	cmp	x3, x4
  428624:	cbnz	w5, 428618 <ferror@plt+0x24688>
  428628:	sub	x2, x3, x6
  42862c:	mov	x4, x3
  428630:	sub	x6, x19, x2
  428634:	mov	x19, x2
  428638:	cbz	x6, 4286bc <ferror@plt+0x2472c>
  42863c:	ldrb	w7, [x0]
  428640:	mov	x5, x0
  428644:	cbnz	w7, 428660 <ferror@plt+0x246d0>
  428648:	b	4286fc <ferror@plt+0x2476c>
  42864c:	strb	w7, [x3], #1
  428650:	sub	x6, x6, #0x1
  428654:	ldrb	w7, [x5, #1]!
  428658:	mov	x4, x3
  42865c:	cbz	w7, 428678 <ferror@plt+0x246e8>
  428660:	mov	x3, x4
  428664:	cmp	x6, #0x1
  428668:	b.ne	42864c <ferror@plt+0x246bc>  // b.any
  42866c:	ldrb	w1, [x5, #1]!
  428670:	cbnz	w1, 42866c <ferror@plt+0x246dc>
  428674:	mov	x3, x4
  428678:	sub	x5, x5, x0
  42867c:	add	x0, x5, x19
  428680:	strb	wzr, [x3]
  428684:	ldr	x19, [sp, #16]
  428688:	ldp	x29, x30, [sp], #32
  42868c:	ret
  428690:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428694:	add	x1, x1, #0x9e0
  428698:	add	x1, x1, #0x40
  42869c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4286a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4286a4:	add	x2, x2, #0x860
  4286a8:	add	x0, x0, #0xf78
  4286ac:	bl	419d28 <ferror@plt+0x15d98>
  4286b0:	mov	x0, #0x0                   	// #0
  4286b4:	ldp	x29, x30, [sp], #32
  4286b8:	ret
  4286bc:	bl	4034d0 <strlen@plt>
  4286c0:	add	x0, x0, x19
  4286c4:	ldr	x19, [sp, #16]
  4286c8:	ldp	x29, x30, [sp], #32
  4286cc:	ret
  4286d0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4286d4:	add	x1, x1, #0x9e0
  4286d8:	add	x1, x1, #0x40
  4286dc:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4286e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4286e4:	add	x2, x2, #0x220
  4286e8:	add	x0, x0, #0xf78
  4286ec:	bl	419d28 <ferror@plt+0x15d98>
  4286f0:	mov	x0, #0x0                   	// #0
  4286f4:	ldp	x29, x30, [sp], #32
  4286f8:	ret
  4286fc:	mov	x0, x19
  428700:	mov	x3, x4
  428704:	b	428680 <ferror@plt+0x246f0>
  428708:	mov	x4, x6
  42870c:	mov	x19, #0x0                   	// #0
  428710:	mov	x6, x2
  428714:	b	428638 <ferror@plt+0x246a8>
  428718:	stp	x29, x30, [sp, #-32]!
  42871c:	mov	x29, sp
  428720:	stp	x19, x20, [sp, #16]
  428724:	cbz	x0, 4287a0 <ferror@plt+0x24810>
  428728:	mov	x19, x1
  42872c:	mov	x20, x0
  428730:	tbz	x1, #63, 42873c <ferror@plt+0x247ac>
  428734:	bl	4034d0 <strlen@plt>
  428738:	mov	x19, x0
  42873c:	add	x0, x19, #0x1
  428740:	bl	417c00 <ferror@plt+0x13c70>
  428744:	mov	x1, x20
  428748:	mov	x20, x0
  42874c:	mov	x2, x19
  428750:	bl	403e10 <strncpy@plt>
  428754:	adrp	x5, 451000 <ferror@plt+0x4d070>
  428758:	add	x5, x5, #0x9e0
  42875c:	strb	wzr, [x20, x19]
  428760:	mov	x3, x20
  428764:	add	x5, x5, #0x60
  428768:	ldrb	w1, [x20]
  42876c:	cbz	w1, 428790 <ferror@plt+0x24800>
  428770:	ldrh	w4, [x5, w1, uxtw #1]
  428774:	add	w2, w1, #0x20
  428778:	and	w2, w2, #0xff
  42877c:	tst	x4, #0x200
  428780:	csel	w1, w2, w1, ne  // ne = any
  428784:	strb	w1, [x3]
  428788:	ldrb	w1, [x3, #1]!
  42878c:	cbnz	w1, 428770 <ferror@plt+0x247e0>
  428790:	mov	x0, x20
  428794:	ldp	x19, x20, [sp, #16]
  428798:	ldp	x29, x30, [sp], #32
  42879c:	ret
  4287a0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4287a4:	add	x1, x1, #0x9e0
  4287a8:	add	x1, x1, #0x50
  4287ac:	mov	x20, #0x0                   	// #0
  4287b0:	adrp	x2, 44c000 <ferror@plt+0x48070>
  4287b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4287b8:	add	x2, x2, #0x3c8
  4287bc:	add	x0, x0, #0xf78
  4287c0:	bl	419d28 <ferror@plt+0x15d98>
  4287c4:	mov	x0, x20
  4287c8:	ldp	x19, x20, [sp, #16]
  4287cc:	ldp	x29, x30, [sp], #32
  4287d0:	ret
  4287d4:	nop
  4287d8:	stp	x29, x30, [sp, #-32]!
  4287dc:	mov	x29, sp
  4287e0:	stp	x19, x20, [sp, #16]
  4287e4:	cbz	x0, 428860 <ferror@plt+0x248d0>
  4287e8:	mov	x19, x1
  4287ec:	mov	x20, x0
  4287f0:	tbz	x1, #63, 4287fc <ferror@plt+0x2486c>
  4287f4:	bl	4034d0 <strlen@plt>
  4287f8:	mov	x19, x0
  4287fc:	add	x0, x19, #0x1
  428800:	bl	417c00 <ferror@plt+0x13c70>
  428804:	mov	x1, x20
  428808:	mov	x20, x0
  42880c:	mov	x2, x19
  428810:	bl	403e10 <strncpy@plt>
  428814:	adrp	x5, 451000 <ferror@plt+0x4d070>
  428818:	add	x5, x5, #0x9e0
  42881c:	strb	wzr, [x20, x19]
  428820:	mov	x3, x20
  428824:	add	x5, x5, #0x60
  428828:	ldrb	w1, [x20]
  42882c:	cbz	w1, 428850 <ferror@plt+0x248c0>
  428830:	ldrh	w4, [x5, w1, uxtw #1]
  428834:	sub	w2, w1, #0x20
  428838:	and	w2, w2, #0xff
  42883c:	tst	x4, #0x20
  428840:	csel	w1, w2, w1, ne  // ne = any
  428844:	strb	w1, [x3]
  428848:	ldrb	w1, [x3, #1]!
  42884c:	cbnz	w1, 428830 <ferror@plt+0x248a0>
  428850:	mov	x0, x20
  428854:	ldp	x19, x20, [sp, #16]
  428858:	ldp	x29, x30, [sp], #32
  42885c:	ret
  428860:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428864:	add	x1, x1, #0x9e0
  428868:	add	x1, x1, #0x260
  42886c:	mov	x20, #0x0                   	// #0
  428870:	adrp	x2, 44c000 <ferror@plt+0x48070>
  428874:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428878:	add	x2, x2, #0x3c8
  42887c:	add	x0, x0, #0xf78
  428880:	bl	419d28 <ferror@plt+0x15d98>
  428884:	mov	x0, x20
  428888:	ldp	x19, x20, [sp, #16]
  42888c:	ldp	x29, x30, [sp], #32
  428890:	ret
  428894:	nop
  428898:	stp	x29, x30, [sp, #-48]!
  42889c:	mov	x29, sp
  4288a0:	stp	x21, x22, [sp, #32]
  4288a4:	mov	x21, x0
  4288a8:	cbz	x0, 428910 <ferror@plt+0x24980>
  4288ac:	stp	x19, x20, [sp, #16]
  4288b0:	ldrb	w19, [x0]
  4288b4:	cbz	w19, 4288f0 <ferror@plt+0x24960>
  4288b8:	bl	403b00 <__ctype_b_loc@plt>
  4288bc:	mov	x20, x21
  4288c0:	mov	x22, x0
  4288c4:	nop
  4288c8:	ldr	x2, [x22]
  4288cc:	ubfiz	x1, x19, #1, #8
  4288d0:	ldrh	w1, [x2, x1]
  4288d4:	tbz	w1, #8, 428904 <ferror@plt+0x24974>
  4288d8:	bl	403700 <__ctype_tolower_loc@plt>
  4288dc:	ldr	x1, [x0]
  4288e0:	ldr	w1, [x1, x19, lsl #2]
  4288e4:	strb	w1, [x20]
  4288e8:	ldrb	w19, [x20, #1]!
  4288ec:	cbnz	w19, 4288c8 <ferror@plt+0x24938>
  4288f0:	mov	x0, x21
  4288f4:	ldp	x19, x20, [sp, #16]
  4288f8:	ldp	x21, x22, [sp, #32]
  4288fc:	ldp	x29, x30, [sp], #48
  428900:	ret
  428904:	ldrb	w19, [x20, #1]!
  428908:	cbnz	w19, 4288cc <ferror@plt+0x2493c>
  42890c:	b	4288f0 <ferror@plt+0x24960>
  428910:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428914:	add	x1, x1, #0x9e0
  428918:	add	x1, x1, #0x270
  42891c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  428920:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428924:	add	x2, x2, #0xc58
  428928:	add	x0, x0, #0xf78
  42892c:	bl	419d28 <ferror@plt+0x15d98>
  428930:	mov	x0, x21
  428934:	ldp	x21, x22, [sp, #32]
  428938:	ldp	x29, x30, [sp], #48
  42893c:	ret
  428940:	stp	x29, x30, [sp, #-48]!
  428944:	mov	x29, sp
  428948:	stp	x21, x22, [sp, #32]
  42894c:	mov	x21, x0
  428950:	cbz	x0, 4289b8 <ferror@plt+0x24a28>
  428954:	stp	x19, x20, [sp, #16]
  428958:	ldrb	w19, [x0]
  42895c:	cbz	w19, 428998 <ferror@plt+0x24a08>
  428960:	bl	403b00 <__ctype_b_loc@plt>
  428964:	mov	x20, x21
  428968:	mov	x22, x0
  42896c:	nop
  428970:	ldr	x2, [x22]
  428974:	ubfiz	x1, x19, #1, #8
  428978:	ldrh	w1, [x2, x1]
  42897c:	tbz	w1, #9, 4289ac <ferror@plt+0x24a1c>
  428980:	bl	403970 <__ctype_toupper_loc@plt>
  428984:	ldr	x1, [x0]
  428988:	ldr	w1, [x1, x19, lsl #2]
  42898c:	strb	w1, [x20]
  428990:	ldrb	w19, [x20, #1]!
  428994:	cbnz	w19, 428970 <ferror@plt+0x249e0>
  428998:	mov	x0, x21
  42899c:	ldp	x19, x20, [sp, #16]
  4289a0:	ldp	x21, x22, [sp, #32]
  4289a4:	ldp	x29, x30, [sp], #48
  4289a8:	ret
  4289ac:	ldrb	w19, [x20, #1]!
  4289b0:	cbnz	w19, 428974 <ferror@plt+0x249e4>
  4289b4:	b	428998 <ferror@plt+0x24a08>
  4289b8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4289bc:	add	x1, x1, #0x9e0
  4289c0:	add	x1, x1, #0x280
  4289c4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4289c8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4289cc:	add	x2, x2, #0xc58
  4289d0:	add	x0, x0, #0xf78
  4289d4:	bl	419d28 <ferror@plt+0x15d98>
  4289d8:	mov	x0, x21
  4289dc:	ldp	x21, x22, [sp, #32]
  4289e0:	ldp	x29, x30, [sp], #48
  4289e4:	ret
  4289e8:	stp	x29, x30, [sp, #-32]!
  4289ec:	mov	x29, sp
  4289f0:	str	x19, [sp, #16]
  4289f4:	mov	x19, x0
  4289f8:	cbz	x0, 428c78 <ferror@plt+0x24ce8>
  4289fc:	ldrb	w1, [x0]
  428a00:	cbz	w1, 428c68 <ferror@plt+0x24cd8>
  428a04:	bl	4034d0 <strlen@plt>
  428a08:	sub	x4, x0, #0x1
  428a0c:	add	x1, x19, x4
  428a10:	cmp	x19, x1
  428a14:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428a18:	mvn	x2, x19
  428a1c:	cmp	x0, #0x0
  428a20:	add	x2, x2, x1
  428a24:	mov	x3, x19
  428a28:	lsr	x5, x2, #1
  428a2c:	sub	x4, x4, x5
  428a30:	add	x5, x5, #0x1
  428a34:	ccmp	x5, x4, #0x4, gt
  428a38:	ccmp	x2, #0x1d, #0x0, le
  428a3c:	b.ls	428ca8 <ferror@plt+0x24d18>  // b.plast
  428a40:	neg	x4, x5, lsr #4
  428a44:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428a48:	sub	x0, x0, #0x10
  428a4c:	add	x0, x19, x0
  428a50:	lsl	x4, x4, #4
  428a54:	ldr	q2, [x2, #2512]
  428a58:	mov	x2, #0x0                   	// #0
  428a5c:	nop
  428a60:	ldr	q1, [x0, x2]
  428a64:	ldr	q0, [x3]
  428a68:	tbl	v1.16b, {v1.16b}, v2.16b
  428a6c:	tbl	v0.16b, {v0.16b}, v2.16b
  428a70:	str	q1, [x3], #16
  428a74:	str	q0, [x0, x2]
  428a78:	sub	x2, x2, #0x10
  428a7c:	cmp	x2, x4
  428a80:	b.ne	428a60 <ferror@plt+0x24ad0>  // b.any
  428a84:	and	x2, x5, #0xfffffffffffffff0
  428a88:	sub	x1, x1, x2
  428a8c:	cmp	x5, x2
  428a90:	add	x0, x19, x2
  428a94:	b.eq	428c68 <ferror@plt+0x24cd8>  // b.none
  428a98:	mov	x4, x1
  428a9c:	ldrb	w6, [x1]
  428aa0:	ldrb	w5, [x19, x2]
  428aa4:	add	x3, x0, #0x1
  428aa8:	strb	w6, [x19, x2]
  428aac:	strb	w5, [x4], #-1
  428ab0:	cmp	x4, x3
  428ab4:	b.ls	428c68 <ferror@plt+0x24cd8>  // b.plast
  428ab8:	ldurb	w5, [x1, #-1]
  428abc:	add	x3, x0, #0x2
  428ac0:	ldrb	w4, [x0, #1]
  428ac4:	sub	x2, x1, #0x2
  428ac8:	strb	w5, [x0, #1]
  428acc:	cmp	x3, x2
  428ad0:	sturb	w4, [x1, #-1]
  428ad4:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428ad8:	ldurb	w5, [x1, #-2]
  428adc:	add	x3, x0, #0x3
  428ae0:	ldrb	w4, [x0, #2]
  428ae4:	sub	x2, x1, #0x3
  428ae8:	strb	w5, [x0, #2]
  428aec:	cmp	x3, x2
  428af0:	sturb	w4, [x1, #-2]
  428af4:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428af8:	ldurb	w5, [x1, #-3]
  428afc:	add	x3, x0, #0x4
  428b00:	ldrb	w4, [x0, #3]
  428b04:	sub	x2, x1, #0x4
  428b08:	strb	w5, [x0, #3]
  428b0c:	cmp	x3, x2
  428b10:	sturb	w4, [x1, #-3]
  428b14:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428b18:	ldurb	w5, [x1, #-4]
  428b1c:	add	x3, x0, #0x5
  428b20:	ldrb	w4, [x0, #4]
  428b24:	sub	x2, x1, #0x5
  428b28:	strb	w5, [x0, #4]
  428b2c:	cmp	x3, x2
  428b30:	sturb	w4, [x1, #-4]
  428b34:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428b38:	ldurb	w5, [x1, #-5]
  428b3c:	add	x3, x0, #0x6
  428b40:	ldrb	w4, [x0, #5]
  428b44:	sub	x2, x1, #0x6
  428b48:	strb	w5, [x0, #5]
  428b4c:	cmp	x3, x2
  428b50:	sturb	w4, [x1, #-5]
  428b54:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428b58:	ldurb	w5, [x1, #-6]
  428b5c:	add	x3, x0, #0x7
  428b60:	ldrb	w4, [x0, #6]
  428b64:	sub	x2, x1, #0x7
  428b68:	strb	w5, [x0, #6]
  428b6c:	cmp	x3, x2
  428b70:	sturb	w4, [x1, #-6]
  428b74:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428b78:	ldurb	w5, [x1, #-7]
  428b7c:	add	x3, x0, #0x8
  428b80:	ldrb	w4, [x0, #7]
  428b84:	sub	x2, x1, #0x8
  428b88:	strb	w5, [x0, #7]
  428b8c:	cmp	x3, x2
  428b90:	sturb	w4, [x1, #-7]
  428b94:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428b98:	ldurb	w5, [x1, #-8]
  428b9c:	add	x3, x0, #0x9
  428ba0:	ldrb	w4, [x0, #8]
  428ba4:	sub	x2, x1, #0x9
  428ba8:	strb	w5, [x0, #8]
  428bac:	cmp	x3, x2
  428bb0:	sturb	w4, [x1, #-8]
  428bb4:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428bb8:	ldurb	w5, [x1, #-9]
  428bbc:	add	x3, x0, #0xa
  428bc0:	ldrb	w4, [x0, #9]
  428bc4:	sub	x2, x1, #0xa
  428bc8:	strb	w5, [x0, #9]
  428bcc:	cmp	x3, x2
  428bd0:	sturb	w4, [x1, #-9]
  428bd4:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428bd8:	ldurb	w5, [x1, #-10]
  428bdc:	add	x3, x0, #0xb
  428be0:	ldrb	w4, [x0, #10]
  428be4:	sub	x2, x1, #0xb
  428be8:	strb	w5, [x0, #10]
  428bec:	cmp	x3, x2
  428bf0:	sturb	w4, [x1, #-10]
  428bf4:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428bf8:	ldurb	w5, [x1, #-11]
  428bfc:	add	x3, x0, #0xc
  428c00:	ldrb	w4, [x0, #11]
  428c04:	sub	x2, x1, #0xc
  428c08:	strb	w5, [x0, #11]
  428c0c:	cmp	x3, x2
  428c10:	sturb	w4, [x1, #-11]
  428c14:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428c18:	ldurb	w5, [x1, #-12]
  428c1c:	add	x3, x0, #0xd
  428c20:	ldrb	w4, [x0, #12]
  428c24:	sub	x2, x1, #0xd
  428c28:	strb	w5, [x0, #12]
  428c2c:	cmp	x3, x2
  428c30:	sturb	w4, [x1, #-12]
  428c34:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428c38:	ldurb	w5, [x1, #-13]
  428c3c:	add	x3, x0, #0xe
  428c40:	ldrb	w4, [x0, #13]
  428c44:	sub	x2, x1, #0xe
  428c48:	strb	w5, [x0, #13]
  428c4c:	cmp	x3, x2
  428c50:	sturb	w4, [x1, #-13]
  428c54:	b.cs	428c68 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  428c58:	ldurb	w3, [x1, #-14]
  428c5c:	ldrb	w2, [x0, #14]
  428c60:	strb	w3, [x0, #14]
  428c64:	sturb	w2, [x1, #-14]
  428c68:	mov	x0, x19
  428c6c:	ldr	x19, [sp, #16]
  428c70:	ldp	x29, x30, [sp], #32
  428c74:	ret
  428c78:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428c7c:	add	x1, x1, #0x9e0
  428c80:	add	x1, x1, #0x288
  428c84:	adrp	x2, 450000 <ferror@plt+0x4c070>
  428c88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428c8c:	add	x2, x2, #0xc58
  428c90:	add	x0, x0, #0xf78
  428c94:	bl	419d28 <ferror@plt+0x15d98>
  428c98:	mov	x0, x19
  428c9c:	ldr	x19, [sp, #16]
  428ca0:	ldp	x29, x30, [sp], #32
  428ca4:	ret
  428ca8:	mov	x0, x19
  428cac:	nop
  428cb0:	ldrb	w3, [x1]
  428cb4:	ldrb	w2, [x0]
  428cb8:	strb	w3, [x0], #1
  428cbc:	strb	w2, [x1], #-1
  428cc0:	cmp	x0, x1
  428cc4:	b.cc	428cb0 <ferror@plt+0x24d20>  // b.lo, b.ul, b.last
  428cc8:	b	428c68 <ferror@plt+0x24cd8>
  428ccc:	nop
  428cd0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428cd4:	add	x1, x1, #0x9e0
  428cd8:	add	x1, x1, #0x60
  428cdc:	ubfiz	x3, x0, #1, #8
  428ce0:	and	w0, w0, #0xff
  428ce4:	add	w2, w0, #0x20
  428ce8:	ldrh	w3, [x1, x3]
  428cec:	and	w2, w2, #0xff
  428cf0:	tst	x3, #0x200
  428cf4:	csel	w0, w0, w2, eq  // eq = none
  428cf8:	ret
  428cfc:	nop
  428d00:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428d04:	add	x1, x1, #0x9e0
  428d08:	add	x1, x1, #0x60
  428d0c:	ubfiz	x3, x0, #1, #8
  428d10:	and	w0, w0, #0xff
  428d14:	sub	w2, w0, #0x20
  428d18:	ldrh	w3, [x1, x3]
  428d1c:	and	w2, w2, #0xff
  428d20:	tst	x3, #0x20
  428d24:	csel	w0, w0, w2, eq  // eq = none
  428d28:	ret
  428d2c:	nop
  428d30:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428d34:	add	x1, x1, #0x9e0
  428d38:	ubfiz	x2, x0, #1, #8
  428d3c:	add	x1, x1, #0x60
  428d40:	and	w0, w0, #0xff
  428d44:	sub	w0, w0, #0x30
  428d48:	ldrh	w1, [x1, x2]
  428d4c:	tst	x1, #0x8
  428d50:	csinv	w0, w0, wzr, ne  // ne = any
  428d54:	ret
  428d58:	and	w0, w0, #0xff
  428d5c:	sub	w1, w0, #0x41
  428d60:	and	w1, w1, #0xff
  428d64:	cmp	w1, #0x5
  428d68:	b.ls	428da8 <ferror@plt+0x24e18>  // b.plast
  428d6c:	sub	w1, w0, #0x61
  428d70:	and	w1, w1, #0xff
  428d74:	cmp	w1, #0x5
  428d78:	b.ls	428da0 <ferror@plt+0x24e10>  // b.plast
  428d7c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428d80:	add	x1, x1, #0x9e0
  428d84:	ubfiz	x2, x0, #1, #8
  428d88:	add	x1, x1, #0x60
  428d8c:	sub	w0, w0, #0x30
  428d90:	ldrh	w1, [x1, x2]
  428d94:	tst	x1, #0x8
  428d98:	csinv	w0, w0, wzr, ne  // ne = any
  428d9c:	ret
  428da0:	sub	w0, w0, #0x57
  428da4:	ret
  428da8:	sub	w0, w0, #0x37
  428dac:	ret
  428db0:	stp	x29, x30, [sp, #-16]!
  428db4:	mov	x29, sp
  428db8:	cbz	x0, 428e30 <ferror@plt+0x24ea0>
  428dbc:	cbz	x1, 428e5c <ferror@plt+0x24ecc>
  428dc0:	ldrb	w5, [x0]
  428dc4:	mov	x6, #0x1                   	// #1
  428dc8:	ldrb	w3, [x1], #-1
  428dcc:	cbnz	w5, 428dec <ferror@plt+0x24e5c>
  428dd0:	b	428e24 <ferror@plt+0x24e94>
  428dd4:	cmp	w2, w4
  428dd8:	b.ne	428e88 <ferror@plt+0x24ef8>  // b.any
  428ddc:	ldrb	w5, [x0, x6]
  428de0:	add	x6, x6, #0x1
  428de4:	ldrb	w3, [x1, x6]
  428de8:	cbz	w5, 428e94 <ferror@plt+0x24f04>
  428dec:	ldrb	w3, [x1, x6]
  428df0:	sub	w4, w5, #0x41
  428df4:	and	w4, w4, #0xff
  428df8:	add	w2, w5, #0x20
  428dfc:	sub	w7, w3, #0x41
  428e00:	cmp	w4, #0x1a
  428e04:	and	w2, w2, #0xff
  428e08:	add	w4, w3, #0x20
  428e0c:	and	w7, w7, #0xff
  428e10:	csel	w2, w2, w5, cc  // cc = lo, ul, last
  428e14:	and	w4, w4, #0xff
  428e18:	cmp	w7, #0x1a
  428e1c:	csel	w4, w4, w3, cc  // cc = lo, ul, last
  428e20:	cbnz	w3, 428dd4 <ferror@plt+0x24e44>
  428e24:	sub	w0, w5, w3
  428e28:	ldp	x29, x30, [sp], #16
  428e2c:	ret
  428e30:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428e34:	add	x1, x1, #0x9e0
  428e38:	add	x1, x1, #0x298
  428e3c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428e40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428e44:	add	x2, x2, #0x8c0
  428e48:	add	x0, x0, #0xf78
  428e4c:	bl	419d28 <ferror@plt+0x15d98>
  428e50:	mov	w0, #0x0                   	// #0
  428e54:	ldp	x29, x30, [sp], #16
  428e58:	ret
  428e5c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428e60:	add	x1, x1, #0x9e0
  428e64:	add	x1, x1, #0x298
  428e68:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428e6c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428e70:	add	x2, x2, #0x8d0
  428e74:	add	x0, x0, #0xf78
  428e78:	bl	419d28 <ferror@plt+0x15d98>
  428e7c:	mov	w0, #0x0                   	// #0
  428e80:	ldp	x29, x30, [sp], #16
  428e84:	ret
  428e88:	sub	w0, w2, w4
  428e8c:	ldp	x29, x30, [sp], #16
  428e90:	ret
  428e94:	mov	w5, #0x0                   	// #0
  428e98:	b	428e24 <ferror@plt+0x24e94>
  428e9c:	nop
  428ea0:	stp	x29, x30, [sp, #-16]!
  428ea4:	mov	x29, sp
  428ea8:	cbz	x0, 428f1c <ferror@plt+0x24f8c>
  428eac:	cbz	x1, 428f48 <ferror@plt+0x24fb8>
  428eb0:	mov	x6, #0x0                   	// #0
  428eb4:	cbnz	x2, 428ed4 <ferror@plt+0x24f44>
  428eb8:	b	428f3c <ferror@plt+0x24fac>
  428ebc:	csel	w4, w4, w7, cc  // cc = lo, ul, last
  428ec0:	cbz	w7, 428f10 <ferror@plt+0x24f80>
  428ec4:	cmp	w3, w4
  428ec8:	b.ne	428f74 <ferror@plt+0x24fe4>  // b.any
  428ecc:	cmp	x2, x6
  428ed0:	b.eq	428f3c <ferror@plt+0x24fac>  // b.none
  428ed4:	ldrb	w5, [x0, x6]
  428ed8:	ldrb	w7, [x1, x6]
  428edc:	add	x6, x6, #0x1
  428ee0:	sub	w4, w5, #0x41
  428ee4:	add	w3, w5, #0x20
  428ee8:	and	w4, w4, #0xff
  428eec:	sub	w8, w7, #0x41
  428ef0:	cmp	w4, #0x1a
  428ef4:	and	w3, w3, #0xff
  428ef8:	and	w8, w8, #0xff
  428efc:	add	w4, w7, #0x20
  428f00:	csel	w3, w3, w5, cc  // cc = lo, ul, last
  428f04:	and	w4, w4, #0xff
  428f08:	cmp	w8, #0x1a
  428f0c:	cbnz	w5, 428ebc <ferror@plt+0x24f2c>
  428f10:	sub	w0, w5, w7
  428f14:	ldp	x29, x30, [sp], #16
  428f18:	ret
  428f1c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428f20:	add	x1, x1, #0x9e0
  428f24:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428f28:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428f2c:	add	x1, x1, #0x2b0
  428f30:	add	x2, x2, #0x8c0
  428f34:	add	x0, x0, #0xf78
  428f38:	bl	419d28 <ferror@plt+0x15d98>
  428f3c:	mov	w0, #0x0                   	// #0
  428f40:	ldp	x29, x30, [sp], #16
  428f44:	ret
  428f48:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428f4c:	add	x1, x1, #0x9e0
  428f50:	add	x1, x1, #0x2b0
  428f54:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428f58:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428f5c:	add	x2, x2, #0x8d0
  428f60:	add	x0, x0, #0xf78
  428f64:	bl	419d28 <ferror@plt+0x15d98>
  428f68:	mov	w0, #0x0                   	// #0
  428f6c:	ldp	x29, x30, [sp], #16
  428f70:	ret
  428f74:	sub	w0, w3, w4
  428f78:	ldp	x29, x30, [sp], #16
  428f7c:	ret
  428f80:	stp	x29, x30, [sp, #-16]!
  428f84:	mov	x29, sp
  428f88:	cbz	x0, 428f98 <ferror@plt+0x25008>
  428f8c:	cbz	x1, 428fc4 <ferror@plt+0x25034>
  428f90:	ldp	x29, x30, [sp], #16
  428f94:	b	403930 <strcasecmp@plt>
  428f98:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428f9c:	add	x1, x1, #0x9e0
  428fa0:	add	x1, x1, #0x2c8
  428fa4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428fa8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428fac:	add	x2, x2, #0x8c0
  428fb0:	add	x0, x0, #0xf78
  428fb4:	bl	419d28 <ferror@plt+0x15d98>
  428fb8:	mov	w0, #0x0                   	// #0
  428fbc:	ldp	x29, x30, [sp], #16
  428fc0:	ret
  428fc4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  428fc8:	add	x1, x1, #0x9e0
  428fcc:	add	x1, x1, #0x2c8
  428fd0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  428fd4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  428fd8:	add	x2, x2, #0x8d0
  428fdc:	add	x0, x0, #0xf78
  428fe0:	bl	419d28 <ferror@plt+0x15d98>
  428fe4:	mov	w0, #0x0                   	// #0
  428fe8:	ldp	x29, x30, [sp], #16
  428fec:	ret
  428ff0:	mov	w2, w2
  428ff4:	b	403bf0 <strncasecmp@plt>
  428ff8:	stp	x29, x30, [sp, #-48]!
  428ffc:	mov	x29, sp
  429000:	stp	x21, x22, [sp, #32]
  429004:	mov	x21, x0
  429008:	cbz	x0, 429070 <ferror@plt+0x250e0>
  42900c:	stp	x19, x20, [sp, #16]
  429010:	mov	x20, x1
  429014:	cmp	x20, #0x0
  429018:	ldrb	w1, [x0]
  42901c:	adrp	x0, 451000 <ferror@plt+0x4d070>
  429020:	add	x0, x0, #0x8e0
  429024:	and	w22, w2, #0xff
  429028:	csel	x20, x0, x20, eq  // eq = none
  42902c:	mov	x19, x21
  429030:	cbz	w1, 429050 <ferror@plt+0x250c0>
  429034:	nop
  429038:	mov	x0, x20
  42903c:	bl	403c40 <strchr@plt>
  429040:	cbz	x0, 429064 <ferror@plt+0x250d4>
  429044:	strb	w22, [x19]
  429048:	ldrb	w1, [x19, #1]!
  42904c:	cbnz	w1, 429038 <ferror@plt+0x250a8>
  429050:	mov	x0, x21
  429054:	ldp	x19, x20, [sp, #16]
  429058:	ldp	x21, x22, [sp, #32]
  42905c:	ldp	x29, x30, [sp], #48
  429060:	ret
  429064:	ldrb	w1, [x19, #1]!
  429068:	cbnz	w1, 429038 <ferror@plt+0x250a8>
  42906c:	b	429050 <ferror@plt+0x250c0>
  429070:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429074:	add	x1, x1, #0x9e0
  429078:	add	x1, x1, #0x2d8
  42907c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  429080:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429084:	add	x2, x2, #0xc58
  429088:	add	x0, x0, #0xf78
  42908c:	bl	419d28 <ferror@plt+0x15d98>
  429090:	mov	x0, x21
  429094:	ldp	x21, x22, [sp, #32]
  429098:	ldp	x29, x30, [sp], #48
  42909c:	ret
  4290a0:	stp	x29, x30, [sp, #-48]!
  4290a4:	mov	x29, sp
  4290a8:	stp	x21, x22, [sp, #32]
  4290ac:	mov	x21, x0
  4290b0:	cbz	x0, 429108 <ferror@plt+0x25178>
  4290b4:	stp	x19, x20, [sp, #16]
  4290b8:	mov	x20, x1
  4290bc:	cbz	x1, 429138 <ferror@plt+0x251a8>
  4290c0:	ldrb	w1, [x0]
  4290c4:	and	w22, w2, #0xff
  4290c8:	mov	x19, x0
  4290cc:	cbz	w1, 4290e4 <ferror@plt+0x25154>
  4290d0:	mov	x0, x20
  4290d4:	bl	403c40 <strchr@plt>
  4290d8:	cbz	x0, 4290f8 <ferror@plt+0x25168>
  4290dc:	ldrb	w1, [x19, #1]!
  4290e0:	cbnz	w1, 4290d0 <ferror@plt+0x25140>
  4290e4:	mov	x0, x21
  4290e8:	ldp	x19, x20, [sp, #16]
  4290ec:	ldp	x21, x22, [sp, #32]
  4290f0:	ldp	x29, x30, [sp], #48
  4290f4:	ret
  4290f8:	strb	w22, [x19]
  4290fc:	ldrb	w1, [x19, #1]!
  429100:	cbnz	w1, 4290d0 <ferror@plt+0x25140>
  429104:	b	4290e4 <ferror@plt+0x25154>
  429108:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42910c:	add	x1, x1, #0x9e0
  429110:	add	x1, x1, #0x2e8
  429114:	adrp	x2, 450000 <ferror@plt+0x4c070>
  429118:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42911c:	add	x2, x2, #0xc58
  429120:	add	x0, x0, #0xf78
  429124:	bl	419d28 <ferror@plt+0x15d98>
  429128:	mov	x0, x21
  42912c:	ldp	x21, x22, [sp, #32]
  429130:	ldp	x29, x30, [sp], #48
  429134:	ret
  429138:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42913c:	add	x1, x1, #0x9e0
  429140:	add	x1, x1, #0x2e8
  429144:	mov	x21, #0x0                   	// #0
  429148:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42914c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429150:	add	x2, x2, #0x8e8
  429154:	add	x0, x0, #0xf78
  429158:	bl	419d28 <ferror@plt+0x15d98>
  42915c:	mov	x0, x21
  429160:	ldp	x19, x20, [sp, #16]
  429164:	ldp	x21, x22, [sp, #32]
  429168:	ldp	x29, x30, [sp], #48
  42916c:	ret
  429170:	stp	x29, x30, [sp, #-48]!
  429174:	mov	x29, sp
  429178:	str	x21, [sp, #32]
  42917c:	cbz	x0, 429374 <ferror@plt+0x253e4>
  429180:	stp	x19, x20, [sp, #16]
  429184:	mov	x19, x0
  429188:	bl	4034d0 <strlen@plt>
  42918c:	add	x0, x0, #0x1
  429190:	bl	417c00 <ferror@plt+0x13c70>
  429194:	ldrb	w2, [x19]
  429198:	mov	x21, x0
  42919c:	mov	x20, x0
  4291a0:	cbz	w2, 4293b0 <ferror@plt+0x25420>
  4291a4:	mov	w10, #0xa                   	// #10
  4291a8:	mov	w9, #0x9                   	// #9
  4291ac:	mov	w8, #0xb                   	// #11
  4291b0:	mov	w7, #0xd                   	// #13
  4291b4:	mov	w6, #0x8                   	// #8
  4291b8:	mov	w5, #0xc                   	// #12
  4291bc:	b	4291dc <ferror@plt+0x2524c>
  4291c0:	add	x4, x20, #0x1
  4291c4:	mov	x19, x3
  4291c8:	mov	x3, x4
  4291cc:	strb	w2, [x20]
  4291d0:	mov	w2, w1
  4291d4:	mov	x20, x4
  4291d8:	cbz	w2, 429274 <ferror@plt+0x252e4>
  4291dc:	mov	x3, x19
  4291e0:	cmp	w2, #0x5c
  4291e4:	ldrb	w1, [x3, #1]!
  4291e8:	b.ne	4291c0 <ferror@plt+0x25230>  // b.any
  4291ec:	cmp	w1, #0x6e
  4291f0:	b.eq	42935c <ferror@plt+0x253cc>  // b.none
  4291f4:	b.hi	42928c <ferror@plt+0x252fc>  // b.pmore
  4291f8:	cmp	w1, #0x62
  4291fc:	b.eq	429344 <ferror@plt+0x253b4>  // b.none
  429200:	b.hi	4292b4 <ferror@plt+0x25324>  // b.pmore
  429204:	cbz	w1, 42930c <ferror@plt+0x2537c>
  429208:	sub	w3, w1, #0x30
  42920c:	and	w3, w3, #0xff
  429210:	cmp	w3, #0x7
  429214:	b.hi	42932c <ferror@plt+0x2539c>  // b.pmore
  429218:	ldrb	w2, [x19, #2]
  42921c:	add	x1, x19, #0x4
  429220:	strb	w3, [x20]
  429224:	sub	w0, w2, #0x30
  429228:	and	w0, w0, #0xff
  42922c:	cmp	w0, #0x7
  429230:	b.hi	4293a8 <ferror@plt+0x25418>  // b.pmore
  429234:	ldrb	w2, [x19, #3]
  429238:	add	w3, w0, w3, lsl #3
  42923c:	and	w3, w3, #0xff
  429240:	strb	w3, [x20]
  429244:	sub	w0, w2, #0x30
  429248:	and	w0, w0, #0xff
  42924c:	cmp	w0, #0x7
  429250:	b.hi	4293b8 <ferror@plt+0x25428>  // b.pmore
  429254:	ldrb	w2, [x19, #4]
  429258:	mov	x19, x1
  42925c:	add	w3, w0, w3, lsl #3
  429260:	strb	w3, [x20]
  429264:	add	x4, x20, #0x1
  429268:	mov	x3, x4
  42926c:	mov	x20, x4
  429270:	cbnz	w2, 4291dc <ferror@plt+0x2524c>
  429274:	strb	wzr, [x3]
  429278:	mov	x0, x21
  42927c:	ldp	x19, x20, [sp, #16]
  429280:	ldr	x21, [sp, #32]
  429284:	ldp	x29, x30, [sp], #48
  429288:	ret
  42928c:	cmp	w1, #0x74
  429290:	b.eq	4292f4 <ferror@plt+0x25364>  // b.none
  429294:	cmp	w1, #0x76
  429298:	b.ne	4292d4 <ferror@plt+0x25344>  // b.any
  42929c:	add	x4, x20, #0x1
  4292a0:	ldrb	w2, [x19, #2]
  4292a4:	mov	x3, x4
  4292a8:	add	x19, x19, #0x2
  4292ac:	strb	w8, [x20]
  4292b0:	b	4291d4 <ferror@plt+0x25244>
  4292b4:	cmp	w1, #0x66
  4292b8:	b.ne	42932c <ferror@plt+0x2539c>  // b.any
  4292bc:	add	x4, x20, #0x1
  4292c0:	ldrb	w2, [x19, #2]
  4292c4:	mov	x3, x4
  4292c8:	add	x19, x19, #0x2
  4292cc:	strb	w5, [x20]
  4292d0:	b	4291d4 <ferror@plt+0x25244>
  4292d4:	cmp	w1, #0x72
  4292d8:	b.ne	42932c <ferror@plt+0x2539c>  // b.any
  4292dc:	add	x4, x20, #0x1
  4292e0:	ldrb	w2, [x19, #2]
  4292e4:	mov	x3, x4
  4292e8:	add	x19, x19, #0x2
  4292ec:	strb	w7, [x20]
  4292f0:	b	4291d4 <ferror@plt+0x25244>
  4292f4:	add	x4, x20, #0x1
  4292f8:	ldrb	w2, [x19, #2]
  4292fc:	mov	x3, x4
  429300:	add	x19, x19, #0x2
  429304:	strb	w9, [x20]
  429308:	b	4291d4 <ferror@plt+0x25244>
  42930c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429310:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429314:	add	x2, x2, #0x900
  429318:	add	x0, x0, #0xf78
  42931c:	mov	w1, #0x10                  	// #16
  429320:	bl	4199b8 <ferror@plt+0x15a28>
  429324:	mov	x3, x20
  429328:	b	429274 <ferror@plt+0x252e4>
  42932c:	add	x4, x20, #0x1
  429330:	ldrb	w2, [x19, #2]
  429334:	mov	x3, x4
  429338:	add	x19, x19, #0x2
  42933c:	strb	w1, [x20]
  429340:	b	4291d4 <ferror@plt+0x25244>
  429344:	add	x4, x20, #0x1
  429348:	ldrb	w2, [x19, #2]
  42934c:	mov	x3, x4
  429350:	add	x19, x19, #0x2
  429354:	strb	w6, [x20]
  429358:	b	4291d4 <ferror@plt+0x25244>
  42935c:	add	x4, x20, #0x1
  429360:	ldrb	w2, [x19, #2]
  429364:	mov	x3, x4
  429368:	add	x19, x19, #0x2
  42936c:	strb	w10, [x20]
  429370:	b	4291d4 <ferror@plt+0x25244>
  429374:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429378:	add	x1, x1, #0x9e0
  42937c:	add	x1, x1, #0x2f8
  429380:	mov	x21, #0x0                   	// #0
  429384:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  429388:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42938c:	add	x2, x2, #0xd80
  429390:	add	x0, x0, #0xf78
  429394:	bl	419d28 <ferror@plt+0x15d98>
  429398:	mov	x0, x21
  42939c:	ldr	x21, [sp, #32]
  4293a0:	ldp	x29, x30, [sp], #48
  4293a4:	ret
  4293a8:	add	x19, x19, #0x2
  4293ac:	b	429264 <ferror@plt+0x252d4>
  4293b0:	mov	x3, x0
  4293b4:	b	429274 <ferror@plt+0x252e4>
  4293b8:	add	x19, x19, #0x3
  4293bc:	b	429264 <ferror@plt+0x252d4>
  4293c0:	stp	x29, x30, [sp, #-304]!
  4293c4:	mov	x29, sp
  4293c8:	stp	x21, x22, [sp, #32]
  4293cc:	cbz	x0, 429590 <ferror@plt+0x25600>
  4293d0:	stp	x19, x20, [sp, #16]
  4293d4:	mov	x20, x1
  4293d8:	mov	x19, x0
  4293dc:	bl	4034d0 <strlen@plt>
  4293e0:	lsl	x0, x0, #2
  4293e4:	add	x22, sp, #0x30
  4293e8:	add	x0, x0, #0x1
  4293ec:	bl	417c00 <ferror@plt+0x13c70>
  4293f0:	mov	x21, x0
  4293f4:	mov	x2, #0x100                 	// #256
  4293f8:	mov	x0, x22
  4293fc:	mov	w1, #0x0                   	// #0
  429400:	bl	403880 <memset@plt>
  429404:	cbz	x20, 429424 <ferror@plt+0x25494>
  429408:	ldrb	w2, [x20]
  42940c:	mov	w1, #0x1                   	// #1
  429410:	cbz	w2, 429424 <ferror@plt+0x25494>
  429414:	nop
  429418:	strb	w1, [x22, w2, sxtw]
  42941c:	ldrb	w2, [x20, #1]!
  429420:	cbnz	w2, 429418 <ferror@plt+0x25488>
  429424:	ldrb	w1, [x19]
  429428:	mov	x2, x21
  42942c:	cbz	w1, 429488 <ferror@plt+0x254f8>
  429430:	mov	w11, #0x665c                	// #26204
  429434:	mov	w12, #0x5c                  	// #92
  429438:	mov	w10, #0x225c                	// #8796
  42943c:	mov	w9, #0x5c5c                	// #23644
  429440:	mov	w8, #0x725c                	// #29276
  429444:	mov	w7, #0x6e5c                	// #28252
  429448:	mov	w6, #0x765c                	// #30300
  42944c:	mov	w5, #0x625c                	// #25180
  429450:	mov	w4, #0x745c                	// #29788
  429454:	nop
  429458:	ldrb	w3, [x22, w1, sxtw]
  42945c:	cbnz	w3, 4294a0 <ferror@plt+0x25510>
  429460:	cmp	w1, #0xc
  429464:	b.eq	429508 <ferror@plt+0x25578>  // b.none
  429468:	b.hi	4294d0 <ferror@plt+0x25540>  // b.pmore
  42946c:	cmp	w1, #0xa
  429470:	b.eq	429580 <ferror@plt+0x255f0>  // b.none
  429474:	cmp	w1, #0xb
  429478:	b.ne	4294b0 <ferror@plt+0x25520>  // b.any
  42947c:	ldrb	w1, [x19, #1]!
  429480:	strh	w6, [x2], #2
  429484:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  429488:	strb	wzr, [x2]
  42948c:	mov	x0, x21
  429490:	ldp	x19, x20, [sp, #16]
  429494:	ldp	x21, x22, [sp, #32]
  429498:	ldp	x29, x30, [sp], #304
  42949c:	ret
  4294a0:	strb	w1, [x2], #1
  4294a4:	ldrb	w1, [x19, #1]!
  4294a8:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  4294ac:	b	429488 <ferror@plt+0x254f8>
  4294b0:	cmp	w1, #0x8
  4294b4:	b.eq	429518 <ferror@plt+0x25588>  // b.none
  4294b8:	cmp	w1, #0x9
  4294bc:	b.ne	429538 <ferror@plt+0x255a8>  // b.any
  4294c0:	ldrb	w1, [x19, #1]!
  4294c4:	strh	w4, [x2], #2
  4294c8:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  4294cc:	b	429488 <ferror@plt+0x254f8>
  4294d0:	cmp	w1, #0x22
  4294d4:	b.eq	429570 <ferror@plt+0x255e0>  // b.none
  4294d8:	cmp	w1, #0x5c
  4294dc:	b.ne	4294f0 <ferror@plt+0x25560>  // b.any
  4294e0:	ldrb	w1, [x19, #1]!
  4294e4:	strh	w9, [x2], #2
  4294e8:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  4294ec:	b	429488 <ferror@plt+0x254f8>
  4294f0:	cmp	w1, #0xd
  4294f4:	b.ne	429528 <ferror@plt+0x25598>  // b.any
  4294f8:	ldrb	w1, [x19, #1]!
  4294fc:	strh	w8, [x2], #2
  429500:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  429504:	b	429488 <ferror@plt+0x254f8>
  429508:	ldrb	w1, [x19, #1]!
  42950c:	strh	w11, [x2], #2
  429510:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  429514:	b	429488 <ferror@plt+0x254f8>
  429518:	ldrb	w1, [x19, #1]!
  42951c:	strh	w5, [x2], #2
  429520:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  429524:	b	429488 <ferror@plt+0x254f8>
  429528:	sub	w0, w1, #0x20
  42952c:	and	w0, w0, #0xff
  429530:	cmp	w0, #0x5e
  429534:	b.ls	4294a0 <ferror@plt+0x25510>  // b.plast
  429538:	lsr	w3, w1, #6
  42953c:	ubfx	x0, x1, #3, #3
  429540:	and	w1, w1, #0x7
  429544:	add	w3, w3, #0x30
  429548:	add	w1, w1, #0x30
  42954c:	strb	w1, [x2, #3]
  429550:	ldrb	w1, [x19, #1]!
  429554:	add	w0, w0, #0x30
  429558:	strb	w12, [x2]
  42955c:	add	x2, x2, #0x4
  429560:	sturb	w3, [x2, #-3]
  429564:	sturb	w0, [x2, #-2]
  429568:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  42956c:	b	429488 <ferror@plt+0x254f8>
  429570:	ldrb	w1, [x19, #1]!
  429574:	strh	w10, [x2], #2
  429578:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  42957c:	b	429488 <ferror@plt+0x254f8>
  429580:	ldrb	w1, [x19, #1]!
  429584:	strh	w7, [x2], #2
  429588:	cbnz	w1, 429458 <ferror@plt+0x254c8>
  42958c:	b	429488 <ferror@plt+0x254f8>
  429590:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429594:	add	x1, x1, #0x9e0
  429598:	add	x1, x1, #0x308
  42959c:	mov	x21, #0x0                   	// #0
  4295a0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  4295a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4295a8:	add	x2, x2, #0xd80
  4295ac:	add	x0, x0, #0xf78
  4295b0:	bl	419d28 <ferror@plt+0x15d98>
  4295b4:	mov	x0, x21
  4295b8:	ldp	x21, x22, [sp, #32]
  4295bc:	ldp	x29, x30, [sp], #304
  4295c0:	ret
  4295c4:	nop
  4295c8:	stp	x29, x30, [sp, #-32]!
  4295cc:	mov	x29, sp
  4295d0:	stp	x19, x20, [sp, #16]
  4295d4:	mov	x20, x0
  4295d8:	cbz	x0, 429634 <ferror@plt+0x256a4>
  4295dc:	ldrb	w2, [x0]
  4295e0:	adrp	x3, 451000 <ferror@plt+0x4d070>
  4295e4:	add	x3, x3, #0x9e0
  4295e8:	mov	x19, x0
  4295ec:	add	x3, x3, #0x60
  4295f0:	cbnz	w2, 429600 <ferror@plt+0x25670>
  4295f4:	b	42960c <ferror@plt+0x2567c>
  4295f8:	ldrb	w2, [x19, #1]!
  4295fc:	cbz	w2, 42960c <ferror@plt+0x2567c>
  429600:	ubfiz	x2, x2, #1, #8
  429604:	ldrh	w1, [x3, x2]
  429608:	tbnz	w1, #8, 4295f8 <ferror@plt+0x25668>
  42960c:	mov	x0, x19
  429610:	bl	4034d0 <strlen@plt>
  429614:	mov	x1, x19
  429618:	add	x2, x0, #0x1
  42961c:	mov	x0, x20
  429620:	bl	403480 <memmove@plt>
  429624:	mov	x0, x20
  429628:	ldp	x19, x20, [sp, #16]
  42962c:	ldp	x29, x30, [sp], #32
  429630:	ret
  429634:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429638:	add	x1, x1, #0x9e0
  42963c:	add	x1, x1, #0x318
  429640:	adrp	x2, 450000 <ferror@plt+0x4c070>
  429644:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429648:	add	x2, x2, #0xc58
  42964c:	add	x0, x0, #0xf78
  429650:	bl	419d28 <ferror@plt+0x15d98>
  429654:	mov	x0, x20
  429658:	ldp	x19, x20, [sp, #16]
  42965c:	ldp	x29, x30, [sp], #32
  429660:	ret
  429664:	nop
  429668:	stp	x29, x30, [sp, #-32]!
  42966c:	mov	x29, sp
  429670:	str	x19, [sp, #16]
  429674:	mov	x19, x0
  429678:	cbz	x0, 4296c4 <ferror@plt+0x25734>
  42967c:	bl	4034d0 <strlen@plt>
  429680:	sub	x1, x0, #0x1
  429684:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429688:	add	x2, x2, #0x9e0
  42968c:	add	x2, x2, #0x60
  429690:	cbnz	x0, 4296a8 <ferror@plt+0x25718>
  429694:	b	4296b4 <ferror@plt+0x25724>
  429698:	strb	wzr, [x19, x1]
  42969c:	sub	x1, x1, #0x1
  4296a0:	cmn	x1, #0x1
  4296a4:	b.eq	4296b4 <ferror@plt+0x25724>  // b.none
  4296a8:	ldrb	w0, [x19, x1]
  4296ac:	ldrh	w0, [x2, x0, lsl #1]
  4296b0:	tbnz	w0, #8, 429698 <ferror@plt+0x25708>
  4296b4:	mov	x0, x19
  4296b8:	ldr	x19, [sp, #16]
  4296bc:	ldp	x29, x30, [sp], #32
  4296c0:	ret
  4296c4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4296c8:	add	x1, x1, #0x9e0
  4296cc:	add	x1, x1, #0x328
  4296d0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4296d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4296d8:	add	x2, x2, #0xc58
  4296dc:	add	x0, x0, #0xf78
  4296e0:	bl	419d28 <ferror@plt+0x15d98>
  4296e4:	mov	x0, x19
  4296e8:	ldr	x19, [sp, #16]
  4296ec:	ldp	x29, x30, [sp], #32
  4296f0:	ret
  4296f4:	nop
  4296f8:	stp	x29, x30, [sp, #-112]!
  4296fc:	mov	x29, sp
  429700:	stp	x19, x20, [sp, #16]
  429704:	stp	x25, x26, [sp, #64]
  429708:	mov	w25, w2
  42970c:	str	x0, [sp, #104]
  429710:	cbz	x0, 429888 <ferror@plt+0x258f8>
  429714:	stp	x23, x24, [sp, #48]
  429718:	mov	x24, x1
  42971c:	cbz	x1, 4298c0 <ferror@plt+0x25930>
  429720:	ldrb	w2, [x1]
  429724:	cbz	w2, 429834 <ferror@plt+0x258a4>
  429728:	stp	x21, x22, [sp, #32]
  42972c:	stp	x27, x28, [sp, #80]
  429730:	bl	403dd0 <strstr@plt>
  429734:	cmp	w25, #0x0
  429738:	mov	x19, x0
  42973c:	b.le	429870 <ferror@plt+0x258e0>
  429740:	cbz	x0, 429940 <ferror@plt+0x259b0>
  429744:	mov	x0, x24
  429748:	bl	4034d0 <strlen@plt>
  42974c:	subs	w25, w25, #0x1
  429750:	mov	x27, x0
  429754:	b.eq	42995c <ferror@plt+0x259cc>  // b.none
  429758:	ldr	x23, [sp, #104]
  42975c:	mov	w28, #0x0                   	// #0
  429760:	mov	x22, #0x0                   	// #0
  429764:	nop
  429768:	sub	x26, x19, x23
  42976c:	mov	w20, w28
  429770:	add	x0, x26, #0x1
  429774:	bl	417c00 <ferror@plt+0x13c70>
  429778:	mov	x21, x0
  42977c:	mov	x2, x26
  429780:	mov	x1, x23
  429784:	bl	403e10 <strncpy@plt>
  429788:	add	x23, x19, x27
  42978c:	mov	x1, x21
  429790:	strb	wzr, [x21, x26]
  429794:	mov	x0, x22
  429798:	add	w28, w28, #0x1
  42979c:	bl	427148 <ferror@plt+0x231b8>
  4297a0:	mov	x22, x0
  4297a4:	mov	x1, x24
  4297a8:	mov	x0, x23
  4297ac:	bl	403dd0 <strstr@plt>
  4297b0:	cmp	x0, #0x0
  4297b4:	mov	x19, x0
  4297b8:	ccmp	w25, w28, #0x4, ne  // ne = any
  4297bc:	b.ne	429768 <ferror@plt+0x257d8>  // b.any
  4297c0:	add	w24, w20, #0x2
  4297c4:	add	w19, w20, #0x2
  4297c8:	ldr	x0, [sp, #104]
  4297cc:	mov	w21, w28
  4297d0:	ldrb	w0, [x0]
  4297d4:	cbnz	w0, 4298fc <ferror@plt+0x2596c>
  4297d8:	mov	x0, x19
  4297dc:	mov	x1, #0x8                   	// #8
  4297e0:	bl	417e30 <ferror@plt+0x13ea0>
  4297e4:	str	xzr, [x0, x21, lsl #3]
  4297e8:	mov	x19, x0
  4297ec:	mov	x1, x22
  4297f0:	cbz	x22, 42980c <ferror@plt+0x2587c>
  4297f4:	nop
  4297f8:	ldp	x3, x1, [x1]
  4297fc:	mov	w2, w20
  429800:	sub	w20, w20, #0x1
  429804:	str	x3, [x19, w2, uxtw #3]
  429808:	cbnz	x1, 4297f8 <ferror@plt+0x25868>
  42980c:	mov	x0, x22
  429810:	bl	427090 <ferror@plt+0x23100>
  429814:	mov	x0, x19
  429818:	ldp	x19, x20, [sp, #16]
  42981c:	ldp	x21, x22, [sp, #32]
  429820:	ldp	x23, x24, [sp, #48]
  429824:	ldp	x25, x26, [sp, #64]
  429828:	ldp	x27, x28, [sp, #80]
  42982c:	ldp	x29, x30, [sp], #112
  429830:	ret
  429834:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429838:	add	x1, x1, #0x9e0
  42983c:	add	x1, x1, #0x338
  429840:	mov	x19, #0x0                   	// #0
  429844:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429848:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42984c:	add	x2, x2, #0x938
  429850:	add	x0, x0, #0xf78
  429854:	bl	419d28 <ferror@plt+0x15d98>
  429858:	mov	x0, x19
  42985c:	ldp	x19, x20, [sp, #16]
  429860:	ldp	x23, x24, [sp, #48]
  429864:	ldp	x25, x26, [sp, #64]
  429868:	ldp	x29, x30, [sp], #112
  42986c:	ret
  429870:	cbz	x0, 429940 <ferror@plt+0x259b0>
  429874:	mov	x0, x24
  429878:	mov	w25, #0x7ffffffe            	// #2147483646
  42987c:	bl	4034d0 <strlen@plt>
  429880:	mov	x27, x0
  429884:	b	429758 <ferror@plt+0x257c8>
  429888:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42988c:	add	x1, x1, #0x9e0
  429890:	add	x1, x1, #0x338
  429894:	mov	x19, #0x0                   	// #0
  429898:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42989c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4298a0:	add	x2, x2, #0xc58
  4298a4:	add	x0, x0, #0xf78
  4298a8:	bl	419d28 <ferror@plt+0x15d98>
  4298ac:	mov	x0, x19
  4298b0:	ldp	x19, x20, [sp, #16]
  4298b4:	ldp	x25, x26, [sp, #64]
  4298b8:	ldp	x29, x30, [sp], #112
  4298bc:	ret
  4298c0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  4298c4:	add	x1, x1, #0x9e0
  4298c8:	add	x1, x1, #0x338
  4298cc:	mov	x19, #0x0                   	// #0
  4298d0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4298d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4298d8:	add	x2, x2, #0x920
  4298dc:	add	x0, x0, #0xf78
  4298e0:	bl	419d28 <ferror@plt+0x15d98>
  4298e4:	mov	x0, x19
  4298e8:	ldp	x19, x20, [sp, #16]
  4298ec:	ldp	x23, x24, [sp, #48]
  4298f0:	ldp	x25, x26, [sp, #64]
  4298f4:	ldp	x29, x30, [sp], #112
  4298f8:	ret
  4298fc:	mov	x0, x23
  429900:	mov	x21, x19
  429904:	bl	4034d0 <strlen@plt>
  429908:	add	x19, x0, #0x1
  42990c:	mov	x0, x19
  429910:	bl	417c00 <ferror@plt+0x13c70>
  429914:	mov	x2, x19
  429918:	mov	x1, x23
  42991c:	mov	x19, x0
  429920:	bl	403460 <memcpy@plt>
  429924:	mov	x1, x19
  429928:	mov	x0, x22
  42992c:	mov	w20, w28
  429930:	bl	427148 <ferror@plt+0x231b8>
  429934:	add	w19, w24, #0x1
  429938:	mov	x22, x0
  42993c:	b	4297d8 <ferror@plt+0x25848>
  429940:	mov	x19, #0x1                   	// #1
  429944:	mov	x22, #0x0                   	// #0
  429948:	mov	w24, w19
  42994c:	mov	w20, #0xffffffff            	// #-1
  429950:	mov	w28, #0x0                   	// #0
  429954:	ldr	x23, [sp, #104]
  429958:	b	4297c8 <ferror@plt+0x25838>
  42995c:	mov	x19, #0x1                   	// #1
  429960:	mov	w20, #0xffffffff            	// #-1
  429964:	mov	w24, w19
  429968:	mov	w28, #0x0                   	// #0
  42996c:	mov	x22, #0x0                   	// #0
  429970:	ldr	x23, [sp, #104]
  429974:	b	4297c8 <ferror@plt+0x25838>
  429978:	sub	sp, sp, #0x460
  42997c:	stp	x29, x30, [sp]
  429980:	mov	x29, sp
  429984:	stp	x19, x20, [sp, #16]
  429988:	cbz	x0, 429b00 <ferror@plt+0x25b70>
  42998c:	mov	x20, x1
  429990:	cbz	x1, 429b60 <ferror@plt+0x25bd0>
  429994:	stp	x21, x22, [sp, #32]
  429998:	cmp	w2, #0x0
  42999c:	mov	x19, x0
  4299a0:	ldrb	w21, [x0]
  4299a4:	mov	w0, #0x7fffffff            	// #2147483647
  4299a8:	csel	w22, w2, w0, gt
  4299ac:	cbz	w21, 429b38 <ferror@plt+0x25ba8>
  4299b0:	stp	x23, x24, [sp, #48]
  4299b4:	add	x23, sp, #0x60
  4299b8:	mov	w1, #0x0                   	// #0
  4299bc:	mov	x0, x23
  4299c0:	mov	x2, #0x400                 	// #1024
  4299c4:	stp	x25, x26, [sp, #64]
  4299c8:	str	x27, [sp, #80]
  4299cc:	bl	403880 <memset@plt>
  4299d0:	ldrb	w0, [x20]
  4299d4:	mov	w1, #0x1                   	// #1
  4299d8:	cbz	w0, 4299ec <ferror@plt+0x25a5c>
  4299dc:	nop
  4299e0:	str	w1, [x23, w0, sxtw #2]
  4299e4:	ldrb	w0, [x20, #1]!
  4299e8:	cbnz	w0, 4299e0 <ferror@plt+0x25a50>
  4299ec:	mov	x26, x19
  4299f0:	mov	w24, #0x0                   	// #0
  4299f4:	mov	x25, #0x0                   	// #0
  4299f8:	b	429a04 <ferror@plt+0x25a74>
  4299fc:	ldrb	w21, [x19]
  429a00:	cbz	w21, 429a68 <ferror@plt+0x25ad8>
  429a04:	ldr	w1, [x23, w21, sxtw #2]
  429a08:	add	w20, w24, #0x1
  429a0c:	mov	x2, x19
  429a10:	cmp	w20, w22
  429a14:	add	x19, x19, #0x1
  429a18:	cbz	w1, 4299fc <ferror@plt+0x25a6c>
  429a1c:	b.ge	4299fc <ferror@plt+0x25a6c>  // b.tcont
  429a20:	sub	x21, x2, x26
  429a24:	add	x0, x21, #0x1
  429a28:	bl	417c00 <ferror@plt+0x13c70>
  429a2c:	mov	x2, x21
  429a30:	mov	x27, x0
  429a34:	mov	x1, x26
  429a38:	bl	403e10 <strncpy@plt>
  429a3c:	mov	x1, x27
  429a40:	mov	x0, x25
  429a44:	strb	wzr, [x27, x21]
  429a48:	bl	427148 <ferror@plt+0x231b8>
  429a4c:	ldrb	w21, [x19]
  429a50:	add	w1, w24, #0x2
  429a54:	mov	x26, x19
  429a58:	mov	w24, w20
  429a5c:	mov	x25, x0
  429a60:	mov	w20, w1
  429a64:	cbnz	w21, 429a04 <ferror@plt+0x25a74>
  429a68:	sub	x19, x19, x26
  429a6c:	sxtw	x20, w20
  429a70:	add	x0, x19, #0x1
  429a74:	bl	417c00 <ferror@plt+0x13c70>
  429a78:	mov	x21, x0
  429a7c:	mov	x2, x19
  429a80:	mov	x1, x26
  429a84:	bl	403e10 <strncpy@plt>
  429a88:	add	w24, w24, #0x2
  429a8c:	mov	x1, x21
  429a90:	strb	wzr, [x21, x19]
  429a94:	mov	x0, x25
  429a98:	bl	427148 <ferror@plt+0x231b8>
  429a9c:	mov	x21, x0
  429aa0:	mov	x1, #0x8                   	// #8
  429aa4:	sxtw	x0, w24
  429aa8:	bl	417e30 <ferror@plt+0x13ea0>
  429aac:	str	xzr, [x0, x20, lsl #3]
  429ab0:	mov	x19, x0
  429ab4:	cbz	x21, 429ad4 <ferror@plt+0x25b44>
  429ab8:	sub	x20, x20, #0x1
  429abc:	mov	x2, x21
  429ac0:	add	x1, x0, x20, lsl #3
  429ac4:	nop
  429ac8:	ldp	x3, x2, [x2]
  429acc:	str	x3, [x1], #-8
  429ad0:	cbnz	x2, 429ac8 <ferror@plt+0x25b38>
  429ad4:	mov	x0, x21
  429ad8:	bl	427090 <ferror@plt+0x23100>
  429adc:	mov	x0, x19
  429ae0:	ldp	x29, x30, [sp]
  429ae4:	ldp	x19, x20, [sp, #16]
  429ae8:	ldp	x21, x22, [sp, #32]
  429aec:	ldp	x23, x24, [sp, #48]
  429af0:	ldp	x25, x26, [sp, #64]
  429af4:	ldr	x27, [sp, #80]
  429af8:	add	sp, sp, #0x460
  429afc:	ret
  429b00:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429b04:	add	x1, x1, #0x9e0
  429b08:	add	x1, x1, #0x348
  429b0c:	mov	x19, #0x0                   	// #0
  429b10:	adrp	x2, 450000 <ferror@plt+0x4c070>
  429b14:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429b18:	add	x2, x2, #0xc58
  429b1c:	add	x0, x0, #0xf78
  429b20:	bl	419d28 <ferror@plt+0x15d98>
  429b24:	mov	x0, x19
  429b28:	ldp	x29, x30, [sp]
  429b2c:	ldp	x19, x20, [sp, #16]
  429b30:	add	sp, sp, #0x460
  429b34:	ret
  429b38:	mov	x0, #0x8                   	// #8
  429b3c:	bl	417c00 <ferror@plt+0x13c70>
  429b40:	ldp	x21, x22, [sp, #32]
  429b44:	str	xzr, [x0]
  429b48:	mov	x19, x0
  429b4c:	mov	x0, x19
  429b50:	ldp	x29, x30, [sp]
  429b54:	ldp	x19, x20, [sp, #16]
  429b58:	add	sp, sp, #0x460
  429b5c:	ret
  429b60:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429b64:	add	x1, x1, #0x9e0
  429b68:	add	x1, x1, #0x348
  429b6c:	mov	x19, #0x0                   	// #0
  429b70:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429b74:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429b78:	add	x2, x2, #0x950
  429b7c:	add	x0, x0, #0xf78
  429b80:	bl	419d28 <ferror@plt+0x15d98>
  429b84:	mov	x0, x19
  429b88:	ldp	x29, x30, [sp]
  429b8c:	ldp	x19, x20, [sp, #16]
  429b90:	add	sp, sp, #0x460
  429b94:	ret
  429b98:	cbz	x0, 429bd4 <ferror@plt+0x25c44>
  429b9c:	stp	x29, x30, [sp, #-32]!
  429ba0:	mov	x29, sp
  429ba4:	stp	x19, x20, [sp, #16]
  429ba8:	mov	x20, x0
  429bac:	ldr	x0, [x0]
  429bb0:	cbz	x0, 429bc4 <ferror@plt+0x25c34>
  429bb4:	add	x19, x20, #0x8
  429bb8:	bl	417d40 <ferror@plt+0x13db0>
  429bbc:	ldr	x0, [x19], #8
  429bc0:	cbnz	x0, 429bb8 <ferror@plt+0x25c28>
  429bc4:	mov	x0, x20
  429bc8:	ldp	x19, x20, [sp, #16]
  429bcc:	ldp	x29, x30, [sp], #32
  429bd0:	b	417d40 <ferror@plt+0x13db0>
  429bd4:	ret
  429bd8:	stp	x29, x30, [sp, #-64]!
  429bdc:	mov	x29, sp
  429be0:	str	x23, [sp, #48]
  429be4:	cbz	x0, 429c8c <ferror@plt+0x25cfc>
  429be8:	stp	x21, x22, [sp, #32]
  429bec:	mov	x22, x0
  429bf0:	ldr	x0, [x0]
  429bf4:	stp	x19, x20, [sp, #16]
  429bf8:	cbz	x0, 429ca0 <ferror@plt+0x25d10>
  429bfc:	sub	x3, x22, #0x8
  429c00:	mov	x1, #0x1                   	// #1
  429c04:	nop
  429c08:	mov	w0, w1
  429c0c:	add	x1, x1, #0x1
  429c10:	ldr	x2, [x3, x1, lsl #3]
  429c14:	cbnz	x2, 429c08 <ferror@plt+0x25c78>
  429c18:	add	w0, w0, #0x1
  429c1c:	sxtw	x0, w0
  429c20:	mov	x1, #0x8                   	// #8
  429c24:	bl	417e30 <ferror@plt+0x13ea0>
  429c28:	ldr	x21, [x22]
  429c2c:	mov	x23, x0
  429c30:	cbz	x21, 429ca8 <ferror@plt+0x25d18>
  429c34:	mov	x20, #0x0                   	// #0
  429c38:	mov	x0, x21
  429c3c:	bl	4034d0 <strlen@plt>
  429c40:	add	x19, x0, #0x1
  429c44:	mov	x0, x19
  429c48:	bl	417c00 <ferror@plt+0x13c70>
  429c4c:	mov	x2, x19
  429c50:	mov	x1, x21
  429c54:	mov	x19, x0
  429c58:	bl	403460 <memcpy@plt>
  429c5c:	str	x19, [x23, x20]
  429c60:	add	x20, x20, #0x8
  429c64:	ldr	x21, [x22, x20]
  429c68:	cbnz	x21, 429c38 <ferror@plt+0x25ca8>
  429c6c:	add	x20, x23, x20
  429c70:	ldp	x21, x22, [sp, #32]
  429c74:	str	xzr, [x20]
  429c78:	mov	x0, x23
  429c7c:	ldp	x19, x20, [sp, #16]
  429c80:	ldr	x23, [sp, #48]
  429c84:	ldp	x29, x30, [sp], #64
  429c88:	ret
  429c8c:	mov	x23, #0x0                   	// #0
  429c90:	mov	x0, x23
  429c94:	ldr	x23, [sp, #48]
  429c98:	ldp	x29, x30, [sp], #64
  429c9c:	ret
  429ca0:	mov	x0, #0x1                   	// #1
  429ca4:	b	429c20 <ferror@plt+0x25c90>
  429ca8:	mov	x20, x0
  429cac:	b	429c70 <ferror@plt+0x25ce0>
  429cb0:	stp	x29, x30, [sp, #-80]!
  429cb4:	mov	x29, sp
  429cb8:	stp	x21, x22, [sp, #32]
  429cbc:	cbz	x1, 429e24 <ferror@plt+0x25e94>
  429cc0:	stp	x19, x20, [sp, #16]
  429cc4:	mov	x22, x0
  429cc8:	cmp	x0, #0x0
  429ccc:	ldr	x19, [x1]
  429cd0:	stp	x23, x24, [sp, #48]
  429cd4:	adrp	x0, 44b000 <ferror@plt+0x47070>
  429cd8:	add	x0, x0, #0xc80
  429cdc:	mov	x23, x1
  429ce0:	csel	x22, x0, x22, eq  // eq = none
  429ce4:	cbz	x19, 429e80 <ferror@plt+0x25ef0>
  429ce8:	add	x20, x1, #0x8
  429cec:	mov	x0, x22
  429cf0:	str	x25, [sp, #64]
  429cf4:	bl	4034d0 <strlen@plt>
  429cf8:	mov	x25, x0
  429cfc:	mov	x0, x19
  429d00:	bl	4034d0 <strlen@plt>
  429d04:	add	x21, x0, #0x1
  429d08:	ldr	x2, [x23, #8]
  429d0c:	cbz	x2, 429d38 <ferror@plt+0x25da8>
  429d10:	mov	x19, #0x1                   	// #1
  429d14:	nop
  429d18:	sxtw	x24, w19
  429d1c:	add	x19, x19, #0x1
  429d20:	mov	x0, x2
  429d24:	bl	4034d0 <strlen@plt>
  429d28:	add	x21, x21, x0
  429d2c:	ldr	x2, [x23, x19, lsl #3]
  429d30:	cbnz	x2, 429d18 <ferror@plt+0x25d88>
  429d34:	madd	x21, x24, x25, x21
  429d38:	mov	x0, x21
  429d3c:	bl	417c00 <ferror@plt+0x13c70>
  429d40:	mov	x21, x0
  429d44:	ldr	x1, [x23]
  429d48:	cbz	x0, 429e58 <ferror@plt+0x25ec8>
  429d4c:	cbz	x1, 429df4 <ferror@plt+0x25e64>
  429d50:	bl	403720 <stpcpy@plt>
  429d54:	ldr	x1, [x23, #8]
  429d58:	cbnz	x1, 429d6c <ferror@plt+0x25ddc>
  429d5c:	b	429dd8 <ferror@plt+0x25e48>
  429d60:	bl	403720 <stpcpy@plt>
  429d64:	ldr	x1, [x20, #8]!
  429d68:	cbz	x1, 429dd8 <ferror@plt+0x25e48>
  429d6c:	mov	x1, x22
  429d70:	bl	403720 <stpcpy@plt>
  429d74:	ldr	x1, [x20]
  429d78:	cbnz	x1, 429d60 <ferror@plt+0x25dd0>
  429d7c:	adrp	x19, 451000 <ferror@plt+0x4d070>
  429d80:	adrp	x22, 44d000 <ferror@plt+0x49070>
  429d84:	add	x19, x19, #0x9e0
  429d88:	add	x22, x22, #0xf78
  429d8c:	mov	x0, x22
  429d90:	mov	x1, x19
  429d94:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  429d98:	add	x2, x2, #0x220
  429d9c:	bl	419d28 <ferror@plt+0x15d98>
  429da0:	ldr	x0, [x20, #8]!
  429da4:	cbz	x0, 429dd8 <ferror@plt+0x25e48>
  429da8:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429dac:	add	x23, x2, #0x860
  429db0:	mov	x2, x23
  429db4:	mov	x1, x19
  429db8:	mov	x0, x22
  429dbc:	bl	419d28 <ferror@plt+0x15d98>
  429dc0:	mov	x0, x22
  429dc4:	mov	x2, x23
  429dc8:	mov	x1, x19
  429dcc:	bl	419d28 <ferror@plt+0x15d98>
  429dd0:	ldr	x0, [x20, #8]!
  429dd4:	cbnz	x0, 429db0 <ferror@plt+0x25e20>
  429dd8:	mov	x0, x21
  429ddc:	ldp	x19, x20, [sp, #16]
  429de0:	ldp	x21, x22, [sp, #32]
  429de4:	ldp	x23, x24, [sp, #48]
  429de8:	ldr	x25, [sp, #64]
  429dec:	ldp	x29, x30, [sp], #80
  429df0:	ret
  429df4:	adrp	x19, 451000 <ferror@plt+0x4d070>
  429df8:	adrp	x22, 44d000 <ferror@plt+0x49070>
  429dfc:	add	x19, x19, #0x9e0
  429e00:	add	x22, x22, #0xf78
  429e04:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  429e08:	mov	x1, x19
  429e0c:	mov	x0, x22
  429e10:	add	x2, x2, #0x220
  429e14:	bl	419d28 <ferror@plt+0x15d98>
  429e18:	ldr	x0, [x23, #8]
  429e1c:	cbz	x0, 429dd8 <ferror@plt+0x25e48>
  429e20:	b	429da8 <ferror@plt+0x25e18>
  429e24:	adrp	x1, 451000 <ferror@plt+0x4d070>
  429e28:	add	x1, x1, #0x9e0
  429e2c:	add	x1, x1, #0x358
  429e30:	mov	x21, #0x0                   	// #0
  429e34:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429e38:	adrp	x0, 44d000 <ferror@plt+0x49070>
  429e3c:	add	x2, x2, #0x968
  429e40:	add	x0, x0, #0xf78
  429e44:	bl	419d28 <ferror@plt+0x15d98>
  429e48:	mov	x0, x21
  429e4c:	ldp	x21, x22, [sp, #32]
  429e50:	ldp	x29, x30, [sp], #80
  429e54:	ret
  429e58:	adrp	x19, 451000 <ferror@plt+0x4d070>
  429e5c:	adrp	x22, 44d000 <ferror@plt+0x49070>
  429e60:	add	x19, x19, #0x9e0
  429e64:	add	x22, x22, #0xf78
  429e68:	mov	x1, x19
  429e6c:	mov	x0, x22
  429e70:	adrp	x2, 451000 <ferror@plt+0x4d070>
  429e74:	add	x2, x2, #0x860
  429e78:	bl	419d28 <ferror@plt+0x15d98>
  429e7c:	b	429e18 <ferror@plt+0x25e88>
  429e80:	mov	x0, #0x1                   	// #1
  429e84:	bl	417c00 <ferror@plt+0x13c70>
  429e88:	strb	wzr, [x0]
  429e8c:	mov	x21, x0
  429e90:	mov	x0, x21
  429e94:	ldp	x19, x20, [sp, #16]
  429e98:	ldp	x21, x22, [sp, #32]
  429e9c:	ldp	x23, x24, [sp, #48]
  429ea0:	ldp	x29, x30, [sp], #80
  429ea4:	ret
  429ea8:	stp	x29, x30, [sp, #-160]!
  429eac:	mov	x29, sp
  429eb0:	stp	x21, x22, [sp, #32]
  429eb4:	stp	x23, x24, [sp, #48]
  429eb8:	stp	x1, x2, [sp, #104]
  429ebc:	stp	x3, x4, [sp, #120]
  429ec0:	stp	x5, x6, [sp, #136]
  429ec4:	str	x7, [sp, #152]
  429ec8:	cbz	x0, 42a074 <ferror@plt+0x260e4>
  429ecc:	mov	x22, x0
  429ed0:	bl	4034d0 <strlen@plt>
  429ed4:	mov	x21, x0
  429ed8:	ldr	x0, [sp, #104]
  429edc:	add	x23, sp, #0x60
  429ee0:	add	x2, sp, #0xa0
  429ee4:	mov	w1, #0xffffffd0            	// #-48
  429ee8:	stp	x2, x2, [sp, #64]
  429eec:	str	x23, [sp, #80]
  429ef0:	stp	w1, wzr, [sp, #88]
  429ef4:	cbz	x0, 42a050 <ferror@plt+0x260c0>
  429ef8:	stp	x19, x20, [sp, #16]
  429efc:	bl	4034d0 <strlen@plt>
  429f00:	add	x24, x0, #0x1
  429f04:	ldr	x0, [sp, #112]
  429f08:	mov	w19, #0xffffffd8            	// #-40
  429f0c:	str	w19, [sp, #88]
  429f10:	add	x20, sp, #0xa0
  429f14:	cbnz	x0, 429ffc <ferror@plt+0x2606c>
  429f18:	mov	x0, x24
  429f1c:	bl	417c00 <ferror@plt+0x13c70>
  429f20:	add	x2, sp, #0xa0
  429f24:	mov	w1, #0xffffffd0            	// #-48
  429f28:	stp	x2, x2, [sp, #64]
  429f2c:	mov	x24, x0
  429f30:	str	x23, [sp, #80]
  429f34:	stp	w1, wzr, [sp, #88]
  429f38:	ldr	x19, [sp, #104]
  429f3c:	cbz	x0, 42a084 <ferror@plt+0x260f4>
  429f40:	cbz	x19, 42a0a8 <ferror@plt+0x26118>
  429f44:	mov	x1, x19
  429f48:	bl	403720 <stpcpy@plt>
  429f4c:	mov	x19, x0
  429f50:	ldr	x0, [sp, #72]
  429f54:	mov	w21, #0xffffffd8            	// #-40
  429f58:	str	w21, [sp, #88]
  429f5c:	add	x20, sp, #0xa0
  429f60:	ldur	x23, [x0, #-48]
  429f64:	cbz	x23, 429fd0 <ferror@plt+0x26040>
  429f68:	cbnz	x19, 429f84 <ferror@plt+0x25ff4>
  429f6c:	b	42a0c8 <ferror@plt+0x26138>
  429f70:	mov	x1, x20
  429f74:	mov	x20, x3
  429f78:	str	x3, [sp, #64]
  429f7c:	ldr	x23, [x1]
  429f80:	cbz	x23, 429fd0 <ferror@plt+0x26040>
  429f84:	mov	x0, x19
  429f88:	mov	x1, x22
  429f8c:	bl	403720 <stpcpy@plt>
  429f90:	mov	x1, x23
  429f94:	bl	403720 <stpcpy@plt>
  429f98:	add	w2, w21, #0x8
  429f9c:	add	x3, x20, #0x8
  429fa0:	mov	x19, x0
  429fa4:	tbz	w21, #31, 429f70 <ferror@plt+0x25fe0>
  429fa8:	str	w2, [sp, #88]
  429fac:	add	x0, x20, #0x8
  429fb0:	cmp	w2, #0x0
  429fb4:	mov	x1, x20
  429fb8:	b.le	42a040 <ferror@plt+0x260b0>
  429fbc:	ldr	x23, [x1]
  429fc0:	str	x0, [sp, #64]
  429fc4:	mov	w21, w2
  429fc8:	mov	x20, x0
  429fcc:	cbnz	x23, 429f84 <ferror@plt+0x25ff4>
  429fd0:	mov	x0, x24
  429fd4:	ldp	x19, x20, [sp, #16]
  429fd8:	ldp	x21, x22, [sp, #32]
  429fdc:	ldp	x23, x24, [sp, #48]
  429fe0:	ldp	x29, x30, [sp], #160
  429fe4:	ret
  429fe8:	mov	x0, x20
  429fec:	mov	x20, x2
  429ff0:	str	x2, [sp, #64]
  429ff4:	ldr	x0, [x0]
  429ff8:	cbz	x0, 429f18 <ferror@plt+0x25f88>
  429ffc:	bl	4034d0 <strlen@plt>
  42a000:	add	x0, x0, x21
  42a004:	add	w1, w19, #0x8
  42a008:	add	x2, x20, #0x8
  42a00c:	add	x24, x24, x0
  42a010:	tbz	w19, #31, 429fe8 <ferror@plt+0x26058>
  42a014:	str	w1, [sp, #88]
  42a018:	add	x0, sp, #0xa0
  42a01c:	add	x0, x0, w19, sxtw
  42a020:	add	x2, x20, #0x8
  42a024:	mov	w19, w1
  42a028:	cmp	w1, #0x0
  42a02c:	b.le	429ff4 <ferror@plt+0x26064>
  42a030:	mov	x0, x20
  42a034:	mov	x20, x2
  42a038:	str	x2, [sp, #64]
  42a03c:	b	429ff4 <ferror@plt+0x26064>
  42a040:	ldr	x1, [sp, #72]
  42a044:	add	x1, x1, w21, sxtw
  42a048:	mov	w21, w2
  42a04c:	b	429f7c <ferror@plt+0x25fec>
  42a050:	mov	x0, #0x1                   	// #1
  42a054:	bl	417c00 <ferror@plt+0x13c70>
  42a058:	strb	wzr, [x0]
  42a05c:	mov	x24, x0
  42a060:	mov	x0, x24
  42a064:	ldp	x21, x22, [sp, #32]
  42a068:	ldp	x23, x24, [sp, #48]
  42a06c:	ldp	x29, x30, [sp], #160
  42a070:	ret
  42a074:	adrp	x22, 44b000 <ferror@plt+0x47070>
  42a078:	mov	x21, #0x0                   	// #0
  42a07c:	add	x22, x22, #0xc80
  42a080:	b	429ed8 <ferror@plt+0x25f48>
  42a084:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a088:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a08c:	add	x2, x2, #0x860
  42a090:	add	x1, x1, #0x9e0
  42a094:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a098:	mov	x19, #0x0                   	// #0
  42a09c:	add	x0, x0, #0xf78
  42a0a0:	bl	419d28 <ferror@plt+0x15d98>
  42a0a4:	b	429f50 <ferror@plt+0x25fc0>
  42a0a8:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  42a0ac:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a0b0:	add	x2, x2, #0x220
  42a0b4:	add	x1, x1, #0x9e0
  42a0b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a0bc:	add	x0, x0, #0xf78
  42a0c0:	bl	419d28 <ferror@plt+0x15d98>
  42a0c4:	b	429f50 <ferror@plt+0x25fc0>
  42a0c8:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a0cc:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a0d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a0d4:	add	x23, x2, #0x860
  42a0d8:	add	x22, x1, #0x9e0
  42a0dc:	add	x19, x0, #0xf78
  42a0e0:	b	42a0f8 <ferror@plt+0x26168>
  42a0e4:	mov	x3, x20
  42a0e8:	mov	x20, x5
  42a0ec:	str	x5, [sp, #64]
  42a0f0:	ldr	x3, [x3]
  42a0f4:	cbz	x3, 429fd0 <ferror@plt+0x26040>
  42a0f8:	mov	x2, x23
  42a0fc:	mov	x1, x22
  42a100:	mov	x0, x19
  42a104:	bl	419d28 <ferror@plt+0x15d98>
  42a108:	mov	x2, x23
  42a10c:	mov	x1, x22
  42a110:	mov	x0, x19
  42a114:	bl	419d28 <ferror@plt+0x15d98>
  42a118:	add	w4, w21, #0x8
  42a11c:	add	x5, x20, #0x8
  42a120:	tbz	w21, #31, 42a0e4 <ferror@plt+0x26154>
  42a124:	str	w4, [sp, #88]
  42a128:	add	x0, x20, #0x8
  42a12c:	cmp	w4, #0x0
  42a130:	mov	x3, x20
  42a134:	b.le	42a148 <ferror@plt+0x261b8>
  42a138:	mov	w21, w4
  42a13c:	mov	x20, x0
  42a140:	str	x0, [sp, #64]
  42a144:	b	42a0f0 <ferror@plt+0x26160>
  42a148:	ldr	x3, [sp, #72]
  42a14c:	add	x3, x3, w21, sxtw
  42a150:	mov	w21, w4
  42a154:	b	42a0f0 <ferror@plt+0x26160>
  42a158:	stp	x29, x30, [sp, #-48]!
  42a15c:	mov	x29, sp
  42a160:	cbz	x0, 42a1f8 <ferror@plt+0x26268>
  42a164:	stp	x19, x20, [sp, #16]
  42a168:	mov	x20, x2
  42a16c:	cbz	x2, 42a224 <ferror@plt+0x26294>
  42a170:	str	x21, [sp, #32]
  42a174:	mov	x21, x1
  42a178:	tbnz	x1, #63, 42a274 <ferror@plt+0x262e4>
  42a17c:	mov	x19, x0
  42a180:	mov	x0, x2
  42a184:	bl	4034d0 <strlen@plt>
  42a188:	mov	x2, x0
  42a18c:	mov	x0, x19
  42a190:	cbz	x2, 42a1e8 <ferror@plt+0x26258>
  42a194:	cmp	x21, x2
  42a198:	b.cc	42a260 <ferror@plt+0x262d0>  // b.lo, b.ul, b.last
  42a19c:	sub	x21, x21, x2
  42a1a0:	adds	x21, x19, x21
  42a1a4:	b.cs	42a260 <ferror@plt+0x262d0>  // b.hs, b.nlast
  42a1a8:	ldrb	w0, [x19]
  42a1ac:	cbz	w0, 42a260 <ferror@plt+0x262d0>
  42a1b0:	mov	x3, #0x0                   	// #0
  42a1b4:	nop
  42a1b8:	ldrb	w5, [x19, x3]
  42a1bc:	ldrb	w4, [x20, x3]
  42a1c0:	add	x3, x3, #0x1
  42a1c4:	cmp	w5, w4
  42a1c8:	b.ne	42a254 <ferror@plt+0x262c4>  // b.any
  42a1cc:	cmp	x2, x3
  42a1d0:	b.ne	42a1b8 <ferror@plt+0x26228>  // b.any
  42a1d4:	mov	x0, x19
  42a1d8:	ldp	x19, x20, [sp, #16]
  42a1dc:	ldr	x21, [sp, #32]
  42a1e0:	ldp	x29, x30, [sp], #48
  42a1e4:	ret
  42a1e8:	ldp	x19, x20, [sp, #16]
  42a1ec:	ldr	x21, [sp, #32]
  42a1f0:	ldp	x29, x30, [sp], #48
  42a1f4:	ret
  42a1f8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a1fc:	add	x1, x1, #0x9e0
  42a200:	add	x1, x1, #0x368
  42a204:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a208:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a20c:	add	x2, x2, #0x980
  42a210:	add	x0, x0, #0xf78
  42a214:	bl	419d28 <ferror@plt+0x15d98>
  42a218:	mov	x0, #0x0                   	// #0
  42a21c:	ldp	x29, x30, [sp], #48
  42a220:	ret
  42a224:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a228:	add	x1, x1, #0x9e0
  42a22c:	add	x1, x1, #0x368
  42a230:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a234:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a238:	add	x2, x2, #0x998
  42a23c:	add	x0, x0, #0xf78
  42a240:	bl	419d28 <ferror@plt+0x15d98>
  42a244:	mov	x0, #0x0                   	// #0
  42a248:	ldp	x19, x20, [sp, #16]
  42a24c:	ldp	x29, x30, [sp], #48
  42a250:	ret
  42a254:	add	x19, x19, #0x1
  42a258:	cmp	x21, x19
  42a25c:	b.cs	42a1a8 <ferror@plt+0x26218>  // b.hs, b.nlast
  42a260:	mov	x0, #0x0                   	// #0
  42a264:	ldp	x19, x20, [sp, #16]
  42a268:	ldr	x21, [sp, #32]
  42a26c:	ldp	x29, x30, [sp], #48
  42a270:	ret
  42a274:	ldp	x19, x20, [sp, #16]
  42a278:	mov	x1, x2
  42a27c:	ldr	x21, [sp, #32]
  42a280:	ldp	x29, x30, [sp], #48
  42a284:	b	403dd0 <strstr@plt>
  42a288:	stp	x29, x30, [sp, #-48]!
  42a28c:	mov	x29, sp
  42a290:	stp	x19, x20, [sp, #16]
  42a294:	cbz	x0, 42a334 <ferror@plt+0x263a4>
  42a298:	mov	x20, x1
  42a29c:	cbz	x1, 42a368 <ferror@plt+0x263d8>
  42a2a0:	stp	x21, x22, [sp, #32]
  42a2a4:	mov	x22, x0
  42a2a8:	mov	x19, x22
  42a2ac:	mov	x0, x1
  42a2b0:	bl	4034d0 <strlen@plt>
  42a2b4:	mov	x21, x0
  42a2b8:	cbz	x0, 42a2fc <ferror@plt+0x2636c>
  42a2bc:	mov	x0, x22
  42a2c0:	bl	4034d0 <strlen@plt>
  42a2c4:	cmp	x21, x0
  42a2c8:	b.hi	42a31c <ferror@plt+0x2638c>  // b.pmore
  42a2cc:	sub	x0, x0, x21
  42a2d0:	add	x19, x22, x0
  42a2d4:	cmp	x22, x19
  42a2d8:	b.hi	42a31c <ferror@plt+0x2638c>  // b.pmore
  42a2dc:	mov	x2, #0x0                   	// #0
  42a2e0:	ldrb	w4, [x19, x2]
  42a2e4:	ldrb	w3, [x20, x2]
  42a2e8:	add	x2, x2, #0x1
  42a2ec:	cmp	w4, w3
  42a2f0:	b.ne	42a310 <ferror@plt+0x26380>  // b.any
  42a2f4:	cmp	x21, x2
  42a2f8:	b.ne	42a2e0 <ferror@plt+0x26350>  // b.any
  42a2fc:	mov	x0, x19
  42a300:	ldp	x19, x20, [sp, #16]
  42a304:	ldp	x21, x22, [sp, #32]
  42a308:	ldp	x29, x30, [sp], #48
  42a30c:	ret
  42a310:	sub	x19, x19, #0x1
  42a314:	cmp	x22, x19
  42a318:	b.ls	42a2dc <ferror@plt+0x2634c>  // b.plast
  42a31c:	mov	x19, #0x0                   	// #0
  42a320:	mov	x0, x19
  42a324:	ldp	x19, x20, [sp, #16]
  42a328:	ldp	x21, x22, [sp, #32]
  42a32c:	ldp	x29, x30, [sp], #48
  42a330:	ret
  42a334:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a338:	add	x1, x1, #0x9e0
  42a33c:	add	x1, x1, #0x378
  42a340:	mov	x19, #0x0                   	// #0
  42a344:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a348:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a34c:	add	x2, x2, #0x980
  42a350:	add	x0, x0, #0xf78
  42a354:	bl	419d28 <ferror@plt+0x15d98>
  42a358:	mov	x0, x19
  42a35c:	ldp	x19, x20, [sp, #16]
  42a360:	ldp	x29, x30, [sp], #48
  42a364:	ret
  42a368:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a36c:	add	x1, x1, #0x9e0
  42a370:	add	x1, x1, #0x378
  42a374:	mov	x19, #0x0                   	// #0
  42a378:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a37c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a380:	add	x2, x2, #0x998
  42a384:	add	x0, x0, #0xf78
  42a388:	bl	419d28 <ferror@plt+0x15d98>
  42a38c:	mov	x0, x19
  42a390:	ldp	x19, x20, [sp, #16]
  42a394:	ldp	x29, x30, [sp], #48
  42a398:	ret
  42a39c:	nop
  42a3a0:	stp	x29, x30, [sp, #-48]!
  42a3a4:	mov	x29, sp
  42a3a8:	cbz	x0, 42a45c <ferror@plt+0x264cc>
  42a3ac:	stp	x19, x20, [sp, #16]
  42a3b0:	mov	x19, x2
  42a3b4:	cbz	x2, 42a488 <ferror@plt+0x264f8>
  42a3b8:	mov	x20, x1
  42a3bc:	tbnz	x1, #63, 42a4b8 <ferror@plt+0x26528>
  42a3c0:	str	x21, [sp, #32]
  42a3c4:	mov	x21, x0
  42a3c8:	mov	x0, x2
  42a3cc:	bl	4034d0 <strlen@plt>
  42a3d0:	add	x4, x21, x20
  42a3d4:	mov	x1, x0
  42a3d8:	cmp	x21, x4
  42a3dc:	mov	x3, x21
  42a3e0:	b.cc	42a3f4 <ferror@plt+0x26464>  // b.lo, b.ul, b.last
  42a3e4:	b	42a3fc <ferror@plt+0x2646c>
  42a3e8:	add	x3, x3, #0x1
  42a3ec:	cmp	x4, x3
  42a3f0:	b.eq	42a3fc <ferror@plt+0x2646c>  // b.none
  42a3f4:	ldrb	w2, [x3]
  42a3f8:	cbnz	w2, 42a3e8 <ferror@plt+0x26458>
  42a3fc:	add	x0, x21, x1
  42a400:	cmp	x3, x0
  42a404:	b.cc	42a448 <ferror@plt+0x264b8>  // b.lo, b.ul, b.last
  42a408:	sub	x0, x3, x1
  42a40c:	cmp	x21, x0
  42a410:	b.hi	42a448 <ferror@plt+0x264b8>  // b.pmore
  42a414:	cbz	x1, 42a44c <ferror@plt+0x264bc>
  42a418:	mov	x3, #0x0                   	// #0
  42a41c:	b	42a428 <ferror@plt+0x26498>
  42a420:	cmp	x1, x3
  42a424:	b.eq	42a44c <ferror@plt+0x264bc>  // b.none
  42a428:	ldrb	w5, [x0, x3]
  42a42c:	ldrb	w4, [x19, x3]
  42a430:	add	x3, x3, #0x1
  42a434:	cmp	w5, w4
  42a438:	b.eq	42a420 <ferror@plt+0x26490>  // b.none
  42a43c:	sub	x0, x0, #0x1
  42a440:	cmp	x21, x0
  42a444:	b.ls	42a414 <ferror@plt+0x26484>  // b.plast
  42a448:	mov	x0, #0x0                   	// #0
  42a44c:	ldp	x19, x20, [sp, #16]
  42a450:	ldr	x21, [sp, #32]
  42a454:	ldp	x29, x30, [sp], #48
  42a458:	ret
  42a45c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a460:	add	x1, x1, #0x9e0
  42a464:	add	x1, x1, #0x388
  42a468:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a46c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a470:	add	x2, x2, #0x980
  42a474:	add	x0, x0, #0xf78
  42a478:	bl	419d28 <ferror@plt+0x15d98>
  42a47c:	mov	x0, #0x0                   	// #0
  42a480:	ldp	x29, x30, [sp], #48
  42a484:	ret
  42a488:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a48c:	add	x1, x1, #0x9e0
  42a490:	add	x1, x1, #0x388
  42a494:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a498:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a49c:	add	x2, x2, #0x998
  42a4a0:	add	x0, x0, #0xf78
  42a4a4:	bl	419d28 <ferror@plt+0x15d98>
  42a4a8:	mov	x0, #0x0                   	// #0
  42a4ac:	ldp	x19, x20, [sp, #16]
  42a4b0:	ldp	x29, x30, [sp], #48
  42a4b4:	ret
  42a4b8:	ldp	x19, x20, [sp, #16]
  42a4bc:	mov	x1, x2
  42a4c0:	ldp	x29, x30, [sp], #48
  42a4c4:	b	42a288 <ferror@plt+0x262f8>
  42a4c8:	stp	x29, x30, [sp, #-48]!
  42a4cc:	mov	x29, sp
  42a4d0:	cbz	x0, 42a534 <ferror@plt+0x265a4>
  42a4d4:	stp	x19, x20, [sp, #16]
  42a4d8:	mov	x20, x1
  42a4dc:	cbz	x1, 42a570 <ferror@plt+0x265e0>
  42a4e0:	str	x21, [sp, #32]
  42a4e4:	mov	x21, x0
  42a4e8:	bl	4034d0 <strlen@plt>
  42a4ec:	mov	x19, x0
  42a4f0:	mov	x0, x20
  42a4f4:	bl	4034d0 <strlen@plt>
  42a4f8:	mov	x2, x0
  42a4fc:	mov	w0, #0x0                   	// #0
  42a500:	cmp	w19, w2
  42a504:	b.lt	42a560 <ferror@plt+0x265d0>  // b.tstop
  42a508:	sxtw	x19, w19
  42a50c:	mov	x1, x20
  42a510:	sub	x19, x19, w2, sxtw
  42a514:	add	x0, x21, x19
  42a518:	bl	403ad0 <strcmp@plt>
  42a51c:	cmp	w0, #0x0
  42a520:	cset	w0, eq  // eq = none
  42a524:	ldp	x19, x20, [sp, #16]
  42a528:	ldr	x21, [sp, #32]
  42a52c:	ldp	x29, x30, [sp], #48
  42a530:	ret
  42a534:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a538:	add	x1, x1, #0x9e0
  42a53c:	add	x1, x1, #0x398
  42a540:	adrp	x2, 44c000 <ferror@plt+0x48070>
  42a544:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a548:	add	x2, x2, #0x3c8
  42a54c:	add	x0, x0, #0xf78
  42a550:	bl	419d28 <ferror@plt+0x15d98>
  42a554:	mov	w0, #0x0                   	// #0
  42a558:	ldp	x29, x30, [sp], #48
  42a55c:	ret
  42a560:	ldp	x19, x20, [sp, #16]
  42a564:	ldr	x21, [sp, #32]
  42a568:	ldp	x29, x30, [sp], #48
  42a56c:	ret
  42a570:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a574:	add	x1, x1, #0x9e0
  42a578:	add	x1, x1, #0x398
  42a57c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a580:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a584:	add	x2, x2, #0x9a8
  42a588:	add	x0, x0, #0xf78
  42a58c:	bl	419d28 <ferror@plt+0x15d98>
  42a590:	mov	w0, #0x0                   	// #0
  42a594:	ldp	x19, x20, [sp, #16]
  42a598:	ldp	x29, x30, [sp], #48
  42a59c:	ret
  42a5a0:	stp	x29, x30, [sp, #-48]!
  42a5a4:	mov	x29, sp
  42a5a8:	cbz	x0, 42a608 <ferror@plt+0x26678>
  42a5ac:	stp	x19, x20, [sp, #16]
  42a5b0:	mov	x19, x1
  42a5b4:	cbz	x1, 42a644 <ferror@plt+0x266b4>
  42a5b8:	mov	x20, x0
  42a5bc:	str	x21, [sp, #32]
  42a5c0:	bl	4034d0 <strlen@plt>
  42a5c4:	mov	x21, x0
  42a5c8:	mov	x0, x19
  42a5cc:	bl	4034d0 <strlen@plt>
  42a5d0:	mov	x2, x0
  42a5d4:	mov	w0, #0x0                   	// #0
  42a5d8:	cmp	w2, w21
  42a5dc:	b.gt	42a634 <ferror@plt+0x266a4>
  42a5e0:	mov	x1, x19
  42a5e4:	sxtw	x2, w2
  42a5e8:	mov	x0, x20
  42a5ec:	bl	403830 <strncmp@plt>
  42a5f0:	cmp	w0, #0x0
  42a5f4:	cset	w0, eq  // eq = none
  42a5f8:	ldp	x19, x20, [sp, #16]
  42a5fc:	ldr	x21, [sp, #32]
  42a600:	ldp	x29, x30, [sp], #48
  42a604:	ret
  42a608:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a60c:	add	x1, x1, #0x9e0
  42a610:	add	x1, x1, #0x3b0
  42a614:	adrp	x2, 44c000 <ferror@plt+0x48070>
  42a618:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a61c:	add	x2, x2, #0x3c8
  42a620:	add	x0, x0, #0xf78
  42a624:	bl	419d28 <ferror@plt+0x15d98>
  42a628:	mov	w0, #0x0                   	// #0
  42a62c:	ldp	x29, x30, [sp], #48
  42a630:	ret
  42a634:	ldp	x19, x20, [sp, #16]
  42a638:	ldr	x21, [sp, #32]
  42a63c:	ldp	x29, x30, [sp], #48
  42a640:	ret
  42a644:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a648:	add	x1, x1, #0x9e0
  42a64c:	add	x1, x1, #0x3b0
  42a650:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a654:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a658:	add	x2, x2, #0x9b8
  42a65c:	add	x0, x0, #0xf78
  42a660:	bl	419d28 <ferror@plt+0x15d98>
  42a664:	mov	w0, #0x0                   	// #0
  42a668:	ldp	x19, x20, [sp, #16]
  42a66c:	ldp	x29, x30, [sp], #48
  42a670:	ret
  42a674:	nop
  42a678:	cbz	x0, 42a6a0 <ferror@plt+0x26710>
  42a67c:	mov	x2, x0
  42a680:	mov	w0, #0x0                   	// #0
  42a684:	ldr	x1, [x2]
  42a688:	cbz	x1, 42a6d4 <ferror@plt+0x26744>
  42a68c:	nop
  42a690:	add	w0, w0, #0x1
  42a694:	ldr	x1, [x2, w0, uxtw #3]
  42a698:	cbnz	x1, 42a690 <ferror@plt+0x26700>
  42a69c:	ret
  42a6a0:	stp	x29, x30, [sp, #-16]!
  42a6a4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a6a8:	add	x1, x1, #0x9e0
  42a6ac:	mov	x29, sp
  42a6b0:	add	x1, x1, #0x3c8
  42a6b4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42a6b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a6bc:	add	x2, x2, #0x968
  42a6c0:	add	x0, x0, #0xf78
  42a6c4:	bl	419d28 <ferror@plt+0x15d98>
  42a6c8:	mov	w0, #0x0                   	// #0
  42a6cc:	ldp	x29, x30, [sp], #16
  42a6d0:	ret
  42a6d4:	ret
  42a6d8:	stp	x29, x30, [sp, #-32]!
  42a6dc:	mov	x29, sp
  42a6e0:	stp	x19, x20, [sp, #16]
  42a6e4:	mov	x19, x0
  42a6e8:	mov	x0, #0x18                  	// #24
  42a6ec:	bl	426140 <ferror@plt+0x221b0>
  42a6f0:	mov	x20, x0
  42a6f4:	cmp	x19, #0x2
  42a6f8:	mov	x0, #0x2                   	// #2
  42a6fc:	csel	x19, x19, x0, cs  // cs = hs, nlast
  42a700:	mov	x1, #0xffffffffffffffff    	// #-1
  42a704:	stp	xzr, xzr, [x20]
  42a708:	adds	x19, x19, #0x1
  42a70c:	b.mi	42a72c <ferror@plt+0x2679c>  // b.first
  42a710:	cmp	x19, #0x1
  42a714:	mov	x1, #0x1                   	// #1
  42a718:	b.ls	42a72c <ferror@plt+0x2679c>  // b.plast
  42a71c:	nop
  42a720:	lsl	x1, x1, #1
  42a724:	cmp	x19, x1
  42a728:	b.hi	42a720 <ferror@plt+0x26790>  // b.pmore
  42a72c:	mov	x0, #0x0                   	// #0
  42a730:	str	x1, [x20, #16]
  42a734:	bl	417cc8 <ferror@plt+0x13d38>
  42a738:	mov	x1, x0
  42a73c:	str	x1, [x20]
  42a740:	mov	x0, x20
  42a744:	strb	wzr, [x1]
  42a748:	ldp	x19, x20, [sp, #16]
  42a74c:	ldp	x29, x30, [sp], #32
  42a750:	ret
  42a754:	nop
  42a758:	stp	x29, x30, [sp, #-32]!
  42a75c:	mov	x29, sp
  42a760:	stp	x19, x20, [sp, #16]
  42a764:	cbz	x0, 42a790 <ferror@plt+0x26800>
  42a768:	mov	x19, x0
  42a76c:	ldr	x20, [x0]
  42a770:	cbnz	w1, 42a7c0 <ferror@plt+0x26830>
  42a774:	mov	x1, x19
  42a778:	mov	x0, #0x18                  	// #24
  42a77c:	bl	426730 <ferror@plt+0x227a0>
  42a780:	mov	x0, x20
  42a784:	ldp	x19, x20, [sp, #16]
  42a788:	ldp	x29, x30, [sp], #32
  42a78c:	ret
  42a790:	mov	x20, #0x0                   	// #0
  42a794:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42a798:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a79c:	add	x2, x2, #0xc58
  42a7a0:	add	x1, x1, #0xe60
  42a7a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a7a8:	add	x0, x0, #0xf78
  42a7ac:	bl	419d28 <ferror@plt+0x15d98>
  42a7b0:	mov	x0, x20
  42a7b4:	ldp	x19, x20, [sp, #16]
  42a7b8:	ldp	x29, x30, [sp], #32
  42a7bc:	ret
  42a7c0:	mov	x0, x20
  42a7c4:	mov	x20, #0x0                   	// #0
  42a7c8:	bl	417d40 <ferror@plt+0x13db0>
  42a7cc:	b	42a774 <ferror@plt+0x267e4>
  42a7d0:	stp	x29, x30, [sp, #-32]!
  42a7d4:	mov	x29, sp
  42a7d8:	cbz	x0, 42a804 <ferror@plt+0x26874>
  42a7dc:	stp	x19, x20, [sp, #16]
  42a7e0:	mov	x1, x0
  42a7e4:	ldp	x19, x20, [x0]
  42a7e8:	mov	x0, #0x18                  	// #24
  42a7ec:	bl	426730 <ferror@plt+0x227a0>
  42a7f0:	mov	x1, x20
  42a7f4:	mov	x0, x19
  42a7f8:	ldp	x19, x20, [sp, #16]
  42a7fc:	ldp	x29, x30, [sp], #32
  42a800:	b	441d18 <ferror@plt+0x3dd88>
  42a804:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a808:	add	x1, x1, #0xe60
  42a80c:	add	x1, x1, #0x10
  42a810:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42a814:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a818:	add	x2, x2, #0xc58
  42a81c:	add	x0, x0, #0xf78
  42a820:	bl	419d28 <ferror@plt+0x15d98>
  42a824:	mov	x0, #0x0                   	// #0
  42a828:	ldp	x29, x30, [sp], #32
  42a82c:	ret
  42a830:	ldr	x3, [x0, #8]
  42a834:	ldr	x2, [x1, #8]
  42a838:	cmp	x2, x3
  42a83c:	b.ne	42a870 <ferror@plt+0x268e0>  // b.any
  42a840:	ldr	x4, [x0]
  42a844:	ldr	x5, [x1]
  42a848:	cbz	x3, 42a878 <ferror@plt+0x268e8>
  42a84c:	mov	x0, #0x0                   	// #0
  42a850:	b	42a85c <ferror@plt+0x268cc>
  42a854:	cmp	x0, x3
  42a858:	b.eq	42a878 <ferror@plt+0x268e8>  // b.none
  42a85c:	ldrb	w2, [x4, x0]
  42a860:	ldrb	w1, [x5, x0]
  42a864:	add	x0, x0, #0x1
  42a868:	cmp	w2, w1
  42a86c:	b.eq	42a854 <ferror@plt+0x268c4>  // b.none
  42a870:	mov	w0, #0x0                   	// #0
  42a874:	ret
  42a878:	mov	w0, #0x1                   	// #1
  42a87c:	ret
  42a880:	ldp	x1, x4, [x0]
  42a884:	cbz	x4, 42a8ac <ferror@plt+0x2691c>
  42a888:	add	x4, x1, x4
  42a88c:	mov	w0, #0x0                   	// #0
  42a890:	ldrb	w2, [x1], #1
  42a894:	lsl	w3, w0, #5
  42a898:	sub	w0, w3, w0
  42a89c:	add	w0, w2, w0
  42a8a0:	cmp	x1, x4
  42a8a4:	b.ne	42a890 <ferror@plt+0x26900>  // b.any
  42a8a8:	ret
  42a8ac:	mov	w0, #0x0                   	// #0
  42a8b0:	ret
  42a8b4:	nop
  42a8b8:	stp	x29, x30, [sp, #-64]!
  42a8bc:	mov	x29, sp
  42a8c0:	stp	x19, x20, [sp, #16]
  42a8c4:	mov	x19, x0
  42a8c8:	cbz	x0, 42a9c0 <ferror@plt+0x26a30>
  42a8cc:	mov	x20, x1
  42a8d0:	cbz	x1, 42a9f0 <ferror@plt+0x26a60>
  42a8d4:	ldr	x1, [x0]
  42a8d8:	cmp	x1, x20
  42a8dc:	b.eq	42a9b0 <ferror@plt+0x26a20>  // b.none
  42a8e0:	stp	x21, x22, [sp, #32]
  42a8e4:	mov	x0, x20
  42a8e8:	stp	x23, x24, [sp, #48]
  42a8ec:	str	xzr, [x19, #8]
  42a8f0:	strb	wzr, [x1]
  42a8f4:	bl	4034d0 <strlen@plt>
  42a8f8:	mov	x21, x0
  42a8fc:	ldp	x3, x22, [x19]
  42a900:	cmp	x20, x3
  42a904:	b.cc	42aad0 <ferror@plt+0x26b40>  // b.lo, b.ul, b.last
  42a908:	add	x0, x3, x22
  42a90c:	add	x23, x21, x22
  42a910:	cmp	x20, x0
  42a914:	ldr	x0, [x19, #16]
  42a918:	b.ls	42aa34 <ferror@plt+0x26aa4>  // b.plast
  42a91c:	cmp	x0, x23
  42a920:	b.hi	42a980 <ferror@plt+0x269f0>  // b.pmore
  42a924:	adds	x0, x23, #0x1
  42a928:	mov	x1, #0xffffffffffffffff    	// #-1
  42a92c:	b.mi	42a94c <ferror@plt+0x269bc>  // b.first
  42a930:	cmp	x0, #0x1
  42a934:	mov	x1, #0x1                   	// #1
  42a938:	b.ls	42a94c <ferror@plt+0x269bc>  // b.plast
  42a93c:	nop
  42a940:	lsl	x1, x1, #1
  42a944:	cmp	x0, x1
  42a948:	b.hi	42a940 <ferror@plt+0x269b0>  // b.pmore
  42a94c:	str	x1, [x19, #16]
  42a950:	mov	x0, x3
  42a954:	bl	417cc8 <ferror@plt+0x13d38>
  42a958:	str	x0, [x19]
  42a95c:	ldr	x2, [x19, #8]
  42a960:	mov	x3, x0
  42a964:	cmp	x22, x2
  42a968:	b.cs	42a980 <ferror@plt+0x269f0>  // b.hs, b.nlast
  42a96c:	add	x1, x3, x22
  42a970:	sub	x2, x2, x22
  42a974:	add	x0, x0, x23
  42a978:	bl	403480 <memmove@plt>
  42a97c:	ldr	x3, [x19]
  42a980:	cmp	x21, #0x1
  42a984:	add	x0, x3, x22
  42a988:	b.ne	42aa20 <ferror@plt+0x26a90>  // b.any
  42a98c:	ldrb	w0, [x20]
  42a990:	strb	w0, [x3, x22]
  42a994:	ldr	x3, [x19]
  42a998:	ldr	x0, [x19, #8]
  42a99c:	add	x21, x21, x0
  42a9a0:	str	x21, [x19, #8]
  42a9a4:	strb	wzr, [x3, x21]
  42a9a8:	ldp	x21, x22, [sp, #32]
  42a9ac:	ldp	x23, x24, [sp, #48]
  42a9b0:	mov	x0, x19
  42a9b4:	ldp	x19, x20, [sp, #16]
  42a9b8:	ldp	x29, x30, [sp], #64
  42a9bc:	ret
  42a9c0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a9c4:	add	x1, x1, #0xe60
  42a9c8:	add	x1, x1, #0x28
  42a9cc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42a9d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42a9d4:	add	x2, x2, #0xc58
  42a9d8:	add	x0, x0, #0xf78
  42a9dc:	bl	419d28 <ferror@plt+0x15d98>
  42a9e0:	mov	x0, x19
  42a9e4:	ldp	x19, x20, [sp, #16]
  42a9e8:	ldp	x29, x30, [sp], #64
  42a9ec:	ret
  42a9f0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42a9f4:	add	x1, x1, #0xe60
  42a9f8:	add	x1, x1, #0x28
  42a9fc:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42aa00:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42aa04:	add	x2, x2, #0xdc0
  42aa08:	add	x0, x0, #0xf78
  42aa0c:	bl	419d28 <ferror@plt+0x15d98>
  42aa10:	mov	x0, x19
  42aa14:	ldp	x19, x20, [sp, #16]
  42aa18:	ldp	x29, x30, [sp], #64
  42aa1c:	ret
  42aa20:	mov	x1, x20
  42aa24:	mov	x2, x21
  42aa28:	bl	403460 <memcpy@plt>
  42aa2c:	ldr	x3, [x19]
  42aa30:	b	42a998 <ferror@plt+0x26a08>
  42aa34:	cmp	x23, x0
  42aa38:	sub	x24, x20, x3
  42aa3c:	b.cc	42aa9c <ferror@plt+0x26b0c>  // b.lo, b.ul, b.last
  42aa40:	adds	x0, x23, #0x1
  42aa44:	mov	x1, #0xffffffffffffffff    	// #-1
  42aa48:	b.mi	42aa64 <ferror@plt+0x26ad4>  // b.first
  42aa4c:	cmp	x0, #0x1
  42aa50:	mov	x1, #0x1                   	// #1
  42aa54:	b.ls	42aa64 <ferror@plt+0x26ad4>  // b.plast
  42aa58:	lsl	x1, x1, #1
  42aa5c:	cmp	x0, x1
  42aa60:	b.hi	42aa58 <ferror@plt+0x26ac8>  // b.pmore
  42aa64:	str	x1, [x19, #16]
  42aa68:	mov	x0, x3
  42aa6c:	bl	417cc8 <ferror@plt+0x13d38>
  42aa70:	str	x0, [x19]
  42aa74:	ldr	x2, [x19, #8]
  42aa78:	mov	x3, x0
  42aa7c:	add	x20, x0, x24
  42aa80:	cmp	x22, x2
  42aa84:	b.cs	42aa9c <ferror@plt+0x26b0c>  // b.hs, b.nlast
  42aa88:	add	x1, x3, x22
  42aa8c:	sub	x2, x2, x22
  42aa90:	add	x0, x0, x23
  42aa94:	bl	403480 <memmove@plt>
  42aa98:	ldr	x3, [x19]
  42aa9c:	cmp	x22, x24
  42aaa0:	mov	x23, #0x0                   	// #0
  42aaa4:	b.hi	42aae4 <ferror@plt+0x26b54>  // b.pmore
  42aaa8:	cmp	x21, x23
  42aaac:	b.ls	42a998 <ferror@plt+0x26a08>  // b.plast
  42aab0:	add	x0, x22, x23
  42aab4:	add	x1, x21, x23
  42aab8:	add	x0, x3, x0
  42aabc:	add	x1, x20, x1
  42aac0:	sub	x2, x21, x23
  42aac4:	bl	403460 <memcpy@plt>
  42aac8:	ldr	x3, [x19]
  42aacc:	b	42a998 <ferror@plt+0x26a08>
  42aad0:	add	x23, x0, x22
  42aad4:	ldr	x0, [x19, #16]
  42aad8:	cmp	x0, x23
  42aadc:	b.hi	42a980 <ferror@plt+0x269f0>  // b.pmore
  42aae0:	b	42a924 <ferror@plt+0x26994>
  42aae4:	sub	x24, x22, x24
  42aae8:	add	x0, x3, x22
  42aaec:	cmp	x24, x21
  42aaf0:	mov	x1, x20
  42aaf4:	csel	x23, x24, x21, ls  // ls = plast
  42aaf8:	mov	x2, x23
  42aafc:	bl	403460 <memcpy@plt>
  42ab00:	ldr	x3, [x19]
  42ab04:	b	42aaa8 <ferror@plt+0x26b18>
  42ab08:	stp	x29, x30, [sp, #-32]!
  42ab0c:	mov	x29, sp
  42ab10:	str	x19, [sp, #16]
  42ab14:	mov	x19, x0
  42ab18:	cbz	x0, 42ab40 <ferror@plt+0x26bb0>
  42ab1c:	ldp	x2, x0, [x0]
  42ab20:	cmp	x0, x1
  42ab24:	csel	x1, x0, x1, ls  // ls = plast
  42ab28:	str	x1, [x19, #8]
  42ab2c:	mov	x0, x19
  42ab30:	strb	wzr, [x2, x1]
  42ab34:	ldr	x19, [sp, #16]
  42ab38:	ldp	x29, x30, [sp], #32
  42ab3c:	ret
  42ab40:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ab44:	add	x1, x1, #0xe60
  42ab48:	add	x1, x1, #0x38
  42ab4c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42ab50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ab54:	add	x2, x2, #0xc58
  42ab58:	add	x0, x0, #0xf78
  42ab5c:	bl	419d28 <ferror@plt+0x15d98>
  42ab60:	mov	x0, x19
  42ab64:	ldr	x19, [sp, #16]
  42ab68:	ldp	x29, x30, [sp], #32
  42ab6c:	ret
  42ab70:	stp	x29, x30, [sp, #-32]!
  42ab74:	mov	x29, sp
  42ab78:	stp	x19, x20, [sp, #16]
  42ab7c:	mov	x19, x0
  42ab80:	cbz	x0, 42abb0 <ferror@plt+0x26c20>
  42ab84:	mov	x20, x1
  42ab88:	ldr	x1, [x19, #16]
  42ab8c:	ldr	x0, [x0]
  42ab90:	cmp	x1, x20
  42ab94:	b.ls	42abe0 <ferror@plt+0x26c50>  // b.plast
  42ab98:	str	x20, [x19, #8]
  42ab9c:	strb	wzr, [x0, x20]
  42aba0:	mov	x0, x19
  42aba4:	ldp	x19, x20, [sp, #16]
  42aba8:	ldp	x29, x30, [sp], #32
  42abac:	ret
  42abb0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42abb4:	add	x1, x1, #0xe60
  42abb8:	add	x1, x1, #0x50
  42abbc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42abc0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42abc4:	add	x2, x2, #0xc58
  42abc8:	add	x0, x0, #0xf78
  42abcc:	bl	419d28 <ferror@plt+0x15d98>
  42abd0:	mov	x0, x19
  42abd4:	ldp	x19, x20, [sp, #16]
  42abd8:	ldp	x29, x30, [sp], #32
  42abdc:	ret
  42abe0:	adds	x2, x20, #0x1
  42abe4:	mov	x1, #0xffffffffffffffff    	// #-1
  42abe8:	b.mi	42ac04 <ferror@plt+0x26c74>  // b.first
  42abec:	cmp	x2, #0x1
  42abf0:	mov	x1, #0x1                   	// #1
  42abf4:	b.ls	42ac04 <ferror@plt+0x26c74>  // b.plast
  42abf8:	lsl	x1, x1, #1
  42abfc:	cmp	x2, x1
  42ac00:	b.hi	42abf8 <ferror@plt+0x26c68>  // b.pmore
  42ac04:	str	x1, [x19, #16]
  42ac08:	bl	417cc8 <ferror@plt+0x13d38>
  42ac0c:	str	x0, [x19]
  42ac10:	b	42ab98 <ferror@plt+0x26c08>
  42ac14:	nop
  42ac18:	stp	x29, x30, [sp, #-64]!
  42ac1c:	mov	x29, sp
  42ac20:	stp	x21, x22, [sp, #32]
  42ac24:	mov	x22, x0
  42ac28:	cbz	x0, 42ad54 <ferror@plt+0x26dc4>
  42ac2c:	stp	x19, x20, [sp, #16]
  42ac30:	cmp	x3, #0x0
  42ac34:	mov	x21, x2
  42ac38:	mov	x19, x3
  42ac3c:	ccmp	x2, #0x0, #0x0, ne  // ne = any
  42ac40:	b.eq	42ac98 <ferror@plt+0x26d08>  // b.none
  42ac44:	cmp	x3, #0x0
  42ac48:	cbz	x3, 42ad84 <ferror@plt+0x26df4>
  42ac4c:	mov	x20, x1
  42ac50:	b.lt	42ad3c <ferror@plt+0x26dac>  // b.tstop
  42ac54:	ldr	x2, [x22, #8]
  42ac58:	tbnz	x20, #63, 42accc <ferror@plt+0x26d3c>
  42ac5c:	cmp	x20, x2
  42ac60:	b.ls	42acd0 <ferror@plt+0x26d40>  // b.plast
  42ac64:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ac68:	add	x1, x1, #0xe60
  42ac6c:	add	x1, x1, #0x68
  42ac70:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42ac74:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ac78:	add	x2, x2, #0xde8
  42ac7c:	add	x0, x0, #0xf78
  42ac80:	bl	419d28 <ferror@plt+0x15d98>
  42ac84:	mov	x0, x22
  42ac88:	ldp	x19, x20, [sp, #16]
  42ac8c:	ldp	x21, x22, [sp, #32]
  42ac90:	ldp	x29, x30, [sp], #64
  42ac94:	ret
  42ac98:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ac9c:	add	x1, x1, #0xe60
  42aca0:	add	x1, x1, #0x68
  42aca4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42aca8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42acac:	add	x2, x2, #0xdd0
  42acb0:	add	x0, x0, #0xf78
  42acb4:	bl	419d28 <ferror@plt+0x15d98>
  42acb8:	mov	x0, x22
  42acbc:	ldp	x19, x20, [sp, #16]
  42acc0:	ldp	x21, x22, [sp, #32]
  42acc4:	ldp	x29, x30, [sp], #64
  42acc8:	ret
  42accc:	mov	x20, x2
  42acd0:	ldr	x3, [x22]
  42acd4:	add	x1, x19, x2
  42acd8:	ldr	x0, [x22, #16]
  42acdc:	cmp	x21, x3
  42ace0:	b.cc	42acf0 <ferror@plt+0x26d60>  // b.lo, b.ul, b.last
  42ace4:	add	x4, x3, x2
  42ace8:	cmp	x21, x4
  42acec:	b.ls	42ae18 <ferror@plt+0x26e88>  // b.plast
  42acf0:	cmp	x1, x0
  42acf4:	b.cs	42ad98 <ferror@plt+0x26e08>  // b.hs, b.nlast
  42acf8:	cmp	x20, x2
  42acfc:	add	x0, x3, x20
  42ad00:	b.cc	42ade0 <ferror@plt+0x26e50>  // b.lo, b.ul, b.last
  42ad04:	cmp	x19, #0x1
  42ad08:	b.ne	42ae04 <ferror@plt+0x26e74>  // b.any
  42ad0c:	ldrb	w1, [x21]
  42ad10:	strb	w1, [x0]
  42ad14:	ldr	x3, [x22]
  42ad18:	ldr	x0, [x22, #8]
  42ad1c:	add	x19, x19, x0
  42ad20:	str	x19, [x22, #8]
  42ad24:	mov	x0, x22
  42ad28:	strb	wzr, [x3, x19]
  42ad2c:	ldp	x19, x20, [sp, #16]
  42ad30:	ldp	x21, x22, [sp, #32]
  42ad34:	ldp	x29, x30, [sp], #64
  42ad38:	ret
  42ad3c:	mov	x0, x2
  42ad40:	bl	4034d0 <strlen@plt>
  42ad44:	mov	x19, x0
  42ad48:	ldr	x2, [x22, #8]
  42ad4c:	tbz	x20, #63, 42ac5c <ferror@plt+0x26ccc>
  42ad50:	b	42accc <ferror@plt+0x26d3c>
  42ad54:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ad58:	add	x1, x1, #0xe60
  42ad5c:	add	x1, x1, #0x68
  42ad60:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42ad64:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ad68:	add	x2, x2, #0xc58
  42ad6c:	add	x0, x0, #0xf78
  42ad70:	bl	419d28 <ferror@plt+0x15d98>
  42ad74:	mov	x0, x22
  42ad78:	ldp	x21, x22, [sp, #32]
  42ad7c:	ldp	x29, x30, [sp], #64
  42ad80:	ret
  42ad84:	mov	x0, x22
  42ad88:	ldp	x19, x20, [sp, #16]
  42ad8c:	ldp	x21, x22, [sp, #32]
  42ad90:	ldp	x29, x30, [sp], #64
  42ad94:	ret
  42ad98:	adds	x2, x1, #0x1
  42ad9c:	mov	x1, #0xffffffffffffffff    	// #-1
  42ada0:	b.mi	42adbc <ferror@plt+0x26e2c>  // b.first
  42ada4:	cmp	x2, #0x1
  42ada8:	mov	x1, #0x1                   	// #1
  42adac:	b.ls	42adbc <ferror@plt+0x26e2c>  // b.plast
  42adb0:	lsl	x1, x1, #1
  42adb4:	cmp	x2, x1
  42adb8:	b.hi	42adb0 <ferror@plt+0x26e20>  // b.pmore
  42adbc:	str	x1, [x22, #16]
  42adc0:	mov	x0, x3
  42adc4:	bl	417cc8 <ferror@plt+0x13d38>
  42adc8:	str	x0, [x22]
  42adcc:	ldr	x2, [x22, #8]
  42add0:	mov	x3, x0
  42add4:	add	x0, x3, x20
  42add8:	cmp	x20, x2
  42addc:	b.cs	42ad04 <ferror@plt+0x26d74>  // b.hs, b.nlast
  42ade0:	add	x4, x19, x20
  42ade4:	mov	x1, x0
  42ade8:	sub	x2, x2, x20
  42adec:	add	x0, x3, x4
  42adf0:	bl	403480 <memmove@plt>
  42adf4:	ldr	x0, [x22]
  42adf8:	cmp	x19, #0x1
  42adfc:	add	x0, x0, x20
  42ae00:	b.eq	42ad0c <ferror@plt+0x26d7c>  // b.none
  42ae04:	mov	x1, x21
  42ae08:	mov	x2, x19
  42ae0c:	bl	403460 <memcpy@plt>
  42ae10:	ldr	x3, [x22]
  42ae14:	b	42ad18 <ferror@plt+0x26d88>
  42ae18:	stp	x23, x24, [sp, #48]
  42ae1c:	cmp	x1, x0
  42ae20:	sub	x23, x21, x3
  42ae24:	b.cc	42ae68 <ferror@plt+0x26ed8>  // b.lo, b.ul, b.last
  42ae28:	adds	x2, x1, #0x1
  42ae2c:	mov	x1, #0xffffffffffffffff    	// #-1
  42ae30:	b.mi	42ae4c <ferror@plt+0x26ebc>  // b.first
  42ae34:	cmp	x2, #0x1
  42ae38:	mov	x1, #0x1                   	// #1
  42ae3c:	b.ls	42ae4c <ferror@plt+0x26ebc>  // b.plast
  42ae40:	lsl	x1, x1, #1
  42ae44:	cmp	x2, x1
  42ae48:	b.hi	42ae40 <ferror@plt+0x26eb0>  // b.pmore
  42ae4c:	str	x1, [x22, #16]
  42ae50:	mov	x0, x3
  42ae54:	bl	417cc8 <ferror@plt+0x13d38>
  42ae58:	mov	x3, x0
  42ae5c:	ldr	x2, [x22, #8]
  42ae60:	add	x21, x0, x23
  42ae64:	str	x0, [x22]
  42ae68:	cmp	x2, x20
  42ae6c:	b.hi	42aed4 <ferror@plt+0x26f44>  // b.pmore
  42ae70:	cmp	x23, x20
  42ae74:	mov	x24, #0x0                   	// #0
  42ae78:	b.cc	42aeb0 <ferror@plt+0x26f20>  // b.lo, b.ul, b.last
  42ae7c:	cmp	x24, x19
  42ae80:	b.cc	42ae8c <ferror@plt+0x26efc>  // b.lo, b.ul, b.last
  42ae84:	ldp	x23, x24, [sp, #48]
  42ae88:	b	42ad18 <ferror@plt+0x26d88>
  42ae8c:	add	x20, x24, x20
  42ae90:	add	x1, x24, x19
  42ae94:	add	x0, x3, x20
  42ae98:	sub	x2, x19, x24
  42ae9c:	add	x1, x21, x1
  42aea0:	bl	403460 <memcpy@plt>
  42aea4:	ldr	x3, [x22]
  42aea8:	ldp	x23, x24, [sp, #48]
  42aeac:	b	42ad18 <ferror@plt+0x26d88>
  42aeb0:	sub	x23, x20, x23
  42aeb4:	add	x0, x3, x20
  42aeb8:	cmp	x23, x19
  42aebc:	mov	x1, x21
  42aec0:	csel	x24, x23, x19, ls  // ls = plast
  42aec4:	mov	x2, x24
  42aec8:	bl	403460 <memcpy@plt>
  42aecc:	ldr	x3, [x22]
  42aed0:	b	42ae7c <ferror@plt+0x26eec>
  42aed4:	add	x0, x19, x20
  42aed8:	add	x1, x3, x20
  42aedc:	add	x0, x3, x0
  42aee0:	sub	x2, x2, x20
  42aee4:	bl	403480 <memmove@plt>
  42aee8:	ldr	x3, [x22]
  42aeec:	b	42ae70 <ferror@plt+0x26ee0>
  42aef0:	stp	x29, x30, [sp, #-48]!
  42aef4:	mov	x29, sp
  42aef8:	stp	x19, x20, [sp, #16]
  42aefc:	cbz	x0, 42af0c <ferror@plt+0x26f7c>
  42af00:	ldrb	w1, [x0]
  42af04:	mov	x20, x0
  42af08:	cbnz	w1, 42af44 <ferror@plt+0x26fb4>
  42af0c:	mov	x0, #0x18                  	// #24
  42af10:	bl	426140 <ferror@plt+0x221b0>
  42af14:	mov	x19, x0
  42af18:	mov	x1, #0x4                   	// #4
  42af1c:	mov	x0, #0x0                   	// #0
  42af20:	stp	xzr, xzr, [x19]
  42af24:	str	x1, [x19, #16]
  42af28:	bl	417cc8 <ferror@plt+0x13d38>
  42af2c:	str	x0, [x19]
  42af30:	strb	wzr, [x0]
  42af34:	mov	x0, x19
  42af38:	ldp	x19, x20, [sp, #16]
  42af3c:	ldp	x29, x30, [sp], #48
  42af40:	ret
  42af44:	str	x21, [sp, #32]
  42af48:	bl	4034d0 <strlen@plt>
  42af4c:	mov	x21, x0
  42af50:	mov	x0, #0x18                  	// #24
  42af54:	bl	426140 <ferror@plt+0x221b0>
  42af58:	mov	x19, x0
  42af5c:	add	w2, w21, #0x2
  42af60:	mov	x0, #0x2                   	// #2
  42af64:	mov	x1, #0xffffffffffffffff    	// #-1
  42af68:	sxtw	x2, w2
  42af6c:	stp	xzr, xzr, [x19]
  42af70:	cmp	x2, x0
  42af74:	csel	x2, x2, x0, cs  // cs = hs, nlast
  42af78:	adds	x2, x2, #0x1
  42af7c:	b.mi	42af9c <ferror@plt+0x2700c>  // b.first
  42af80:	cmp	x2, #0x1
  42af84:	mov	x1, #0x1                   	// #1
  42af88:	b.ls	42af9c <ferror@plt+0x2700c>  // b.plast
  42af8c:	nop
  42af90:	lsl	x1, x1, #1
  42af94:	cmp	x2, x1
  42af98:	b.hi	42af90 <ferror@plt+0x27000>  // b.pmore
  42af9c:	str	x1, [x19, #16]
  42afa0:	mov	x0, #0x0                   	// #0
  42afa4:	bl	417cc8 <ferror@plt+0x13d38>
  42afa8:	mov	x4, x0
  42afac:	str	x4, [x19]
  42afb0:	sxtw	x3, w21
  42afb4:	mov	x2, x20
  42afb8:	mov	x0, x19
  42afbc:	strb	wzr, [x4]
  42afc0:	mov	x1, #0xffffffffffffffff    	// #-1
  42afc4:	bl	42ac18 <ferror@plt+0x26c88>
  42afc8:	mov	x0, x19
  42afcc:	ldp	x19, x20, [sp, #16]
  42afd0:	ldr	x21, [sp, #32]
  42afd4:	ldp	x29, x30, [sp], #48
  42afd8:	ret
  42afdc:	nop
  42afe0:	stp	x29, x30, [sp, #-48]!
  42afe4:	mov	x29, sp
  42afe8:	stp	x19, x20, [sp, #16]
  42afec:	str	x21, [sp, #32]
  42aff0:	mov	x21, x0
  42aff4:	tbnz	x1, #63, 42b074 <ferror@plt+0x270e4>
  42aff8:	mov	x20, x1
  42affc:	mov	x0, #0x18                  	// #24
  42b000:	bl	426140 <ferror@plt+0x221b0>
  42b004:	stp	xzr, xzr, [x0]
  42b008:	cmp	x20, #0x2
  42b00c:	mov	x3, #0x2                   	// #2
  42b010:	csel	x3, x20, x3, cs  // cs = hs, nlast
  42b014:	mov	x19, x0
  42b018:	adds	x3, x3, #0x1
  42b01c:	mov	x1, #0xffffffffffffffff    	// #-1
  42b020:	b.mi	42b034 <ferror@plt+0x270a4>  // b.first
  42b024:	mov	x1, #0x1                   	// #1
  42b028:	lsl	x1, x1, #1
  42b02c:	cmp	x3, x1
  42b030:	b.hi	42b028 <ferror@plt+0x27098>  // b.pmore
  42b034:	str	x1, [x19, #16]
  42b038:	mov	x0, #0x0                   	// #0
  42b03c:	bl	417cc8 <ferror@plt+0x13d38>
  42b040:	str	x0, [x19]
  42b044:	strb	wzr, [x0]
  42b048:	cbz	x21, 42b060 <ferror@plt+0x270d0>
  42b04c:	mov	x3, x20
  42b050:	mov	x2, x21
  42b054:	mov	x0, x19
  42b058:	mov	x1, #0xffffffffffffffff    	// #-1
  42b05c:	bl	42ac18 <ferror@plt+0x26c88>
  42b060:	mov	x0, x19
  42b064:	ldp	x19, x20, [sp, #16]
  42b068:	ldr	x21, [sp, #32]
  42b06c:	ldp	x29, x30, [sp], #48
  42b070:	ret
  42b074:	cbz	x0, 42b080 <ferror@plt+0x270f0>
  42b078:	ldrb	w1, [x0]
  42b07c:	cbnz	w1, 42b0bc <ferror@plt+0x2712c>
  42b080:	mov	x0, #0x18                  	// #24
  42b084:	bl	426140 <ferror@plt+0x221b0>
  42b088:	mov	x19, x0
  42b08c:	mov	x1, #0x4                   	// #4
  42b090:	mov	x0, #0x0                   	// #0
  42b094:	stp	xzr, xzr, [x19]
  42b098:	str	x1, [x19, #16]
  42b09c:	bl	417cc8 <ferror@plt+0x13d38>
  42b0a0:	str	x0, [x19]
  42b0a4:	strb	wzr, [x0]
  42b0a8:	mov	x0, x19
  42b0ac:	ldp	x19, x20, [sp, #16]
  42b0b0:	ldr	x21, [sp, #32]
  42b0b4:	ldp	x29, x30, [sp], #48
  42b0b8:	ret
  42b0bc:	bl	4034d0 <strlen@plt>
  42b0c0:	mov	x20, x0
  42b0c4:	mov	x0, #0x18                  	// #24
  42b0c8:	bl	426140 <ferror@plt+0x221b0>
  42b0cc:	add	w2, w20, #0x2
  42b0d0:	mov	x19, x0
  42b0d4:	mov	x0, #0x2                   	// #2
  42b0d8:	mov	x1, #0xffffffffffffffff    	// #-1
  42b0dc:	sxtw	x2, w2
  42b0e0:	cmp	x2, x0
  42b0e4:	stp	xzr, xzr, [x19]
  42b0e8:	csel	x2, x2, x0, cs  // cs = hs, nlast
  42b0ec:	adds	x2, x2, #0x1
  42b0f0:	b.mi	42b10c <ferror@plt+0x2717c>  // b.first
  42b0f4:	cmp	x2, #0x1
  42b0f8:	mov	x1, #0x1                   	// #1
  42b0fc:	b.ls	42b10c <ferror@plt+0x2717c>  // b.plast
  42b100:	lsl	x1, x1, #1
  42b104:	cmp	x2, x1
  42b108:	b.hi	42b100 <ferror@plt+0x27170>  // b.pmore
  42b10c:	str	x1, [x19, #16]
  42b110:	mov	x0, #0x0                   	// #0
  42b114:	bl	417cc8 <ferror@plt+0x13d38>
  42b118:	mov	x4, x0
  42b11c:	str	x4, [x19]
  42b120:	sxtw	x3, w20
  42b124:	mov	x2, x21
  42b128:	mov	x0, x19
  42b12c:	strb	wzr, [x4]
  42b130:	mov	x1, #0xffffffffffffffff    	// #-1
  42b134:	bl	42ac18 <ferror@plt+0x26c88>
  42b138:	mov	x0, x19
  42b13c:	ldp	x19, x20, [sp, #16]
  42b140:	ldr	x21, [sp, #32]
  42b144:	ldp	x29, x30, [sp], #48
  42b148:	ret
  42b14c:	nop
  42b150:	stp	x29, x30, [sp, #-64]!
  42b154:	mov	x29, sp
  42b158:	stp	x19, x20, [sp, #16]
  42b15c:	mov	x19, x0
  42b160:	cbz	x0, 42b248 <ferror@plt+0x272b8>
  42b164:	stp	x21, x22, [sp, #32]
  42b168:	mov	x21, x1
  42b16c:	cbz	x1, 42b278 <ferror@plt+0x272e8>
  42b170:	mov	x0, x1
  42b174:	stp	x23, x24, [sp, #48]
  42b178:	bl	4034d0 <strlen@plt>
  42b17c:	ldp	x3, x22, [x19]
  42b180:	mov	x20, x0
  42b184:	ldr	x1, [x19, #16]
  42b188:	cmp	x21, x3
  42b18c:	b.cc	42b240 <ferror@plt+0x272b0>  // b.lo, b.ul, b.last
  42b190:	add	x0, x3, x22
  42b194:	add	x23, x20, x22
  42b198:	cmp	x21, x0
  42b19c:	b.ls	42b2c0 <ferror@plt+0x27330>  // b.plast
  42b1a0:	cmp	x1, x23
  42b1a4:	b.hi	42b200 <ferror@plt+0x27270>  // b.pmore
  42b1a8:	adds	x0, x23, #0x1
  42b1ac:	mov	x1, #0xffffffffffffffff    	// #-1
  42b1b0:	b.mi	42b1cc <ferror@plt+0x2723c>  // b.first
  42b1b4:	cmp	x0, #0x1
  42b1b8:	mov	x1, #0x1                   	// #1
  42b1bc:	b.ls	42b1cc <ferror@plt+0x2723c>  // b.plast
  42b1c0:	lsl	x1, x1, #1
  42b1c4:	cmp	x0, x1
  42b1c8:	b.hi	42b1c0 <ferror@plt+0x27230>  // b.pmore
  42b1cc:	str	x1, [x19, #16]
  42b1d0:	mov	x0, x3
  42b1d4:	bl	417cc8 <ferror@plt+0x13d38>
  42b1d8:	str	x0, [x19]
  42b1dc:	ldr	x2, [x19, #8]
  42b1e0:	mov	x3, x0
  42b1e4:	cmp	x22, x2
  42b1e8:	b.cs	42b200 <ferror@plt+0x27270>  // b.hs, b.nlast
  42b1ec:	add	x1, x3, x22
  42b1f0:	sub	x2, x2, x22
  42b1f4:	add	x0, x0, x23
  42b1f8:	bl	403480 <memmove@plt>
  42b1fc:	ldr	x3, [x19]
  42b200:	cmp	x20, #0x1
  42b204:	add	x0, x3, x22
  42b208:	b.ne	42b2ac <ferror@plt+0x2731c>  // b.any
  42b20c:	ldrb	w0, [x21]
  42b210:	strb	w0, [x3, x22]
  42b214:	ldr	x3, [x19]
  42b218:	ldr	x0, [x19, #8]
  42b21c:	add	x20, x20, x0
  42b220:	str	x20, [x19, #8]
  42b224:	mov	x0, x19
  42b228:	strb	wzr, [x3, x20]
  42b22c:	ldp	x19, x20, [sp, #16]
  42b230:	ldp	x21, x22, [sp, #32]
  42b234:	ldp	x23, x24, [sp, #48]
  42b238:	ldp	x29, x30, [sp], #64
  42b23c:	ret
  42b240:	add	x23, x0, x22
  42b244:	b	42b1a0 <ferror@plt+0x27210>
  42b248:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42b24c:	add	x1, x1, #0xe60
  42b250:	add	x1, x1, #0x80
  42b254:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42b258:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42b25c:	add	x2, x2, #0xc58
  42b260:	add	x0, x0, #0xf78
  42b264:	bl	419d28 <ferror@plt+0x15d98>
  42b268:	mov	x0, x19
  42b26c:	ldp	x19, x20, [sp, #16]
  42b270:	ldp	x29, x30, [sp], #64
  42b274:	ret
  42b278:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42b27c:	add	x1, x1, #0xe60
  42b280:	add	x1, x1, #0x80
  42b284:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42b288:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42b28c:	add	x2, x2, #0xe00
  42b290:	add	x0, x0, #0xf78
  42b294:	bl	419d28 <ferror@plt+0x15d98>
  42b298:	mov	x0, x19
  42b29c:	ldp	x19, x20, [sp, #16]
  42b2a0:	ldp	x21, x22, [sp, #32]
  42b2a4:	ldp	x29, x30, [sp], #64
  42b2a8:	ret
  42b2ac:	mov	x1, x21
  42b2b0:	mov	x2, x20
  42b2b4:	bl	403460 <memcpy@plt>
  42b2b8:	ldr	x3, [x19]
  42b2bc:	b	42b218 <ferror@plt+0x27288>
  42b2c0:	cmp	x1, x23
  42b2c4:	sub	x24, x21, x3
  42b2c8:	b.hi	42b32c <ferror@plt+0x2739c>  // b.pmore
  42b2cc:	adds	x0, x23, #0x1
  42b2d0:	mov	x1, #0xffffffffffffffff    	// #-1
  42b2d4:	b.mi	42b2f4 <ferror@plt+0x27364>  // b.first
  42b2d8:	cmp	x0, #0x1
  42b2dc:	mov	x1, #0x1                   	// #1
  42b2e0:	b.ls	42b2f4 <ferror@plt+0x27364>  // b.plast
  42b2e4:	nop
  42b2e8:	lsl	x1, x1, #1
  42b2ec:	cmp	x0, x1
  42b2f0:	b.hi	42b2e8 <ferror@plt+0x27358>  // b.pmore
  42b2f4:	str	x1, [x19, #16]
  42b2f8:	mov	x0, x3
  42b2fc:	bl	417cc8 <ferror@plt+0x13d38>
  42b300:	str	x0, [x19]
  42b304:	ldr	x2, [x19, #8]
  42b308:	mov	x3, x0
  42b30c:	add	x21, x0, x24
  42b310:	cmp	x22, x2
  42b314:	b.cs	42b32c <ferror@plt+0x2739c>  // b.hs, b.nlast
  42b318:	add	x1, x3, x22
  42b31c:	sub	x2, x2, x22
  42b320:	add	x0, x0, x23
  42b324:	bl	403480 <memmove@plt>
  42b328:	ldr	x3, [x19]
  42b32c:	cmp	x22, x24
  42b330:	mov	x23, #0x0                   	// #0
  42b334:	b.hi	42b360 <ferror@plt+0x273d0>  // b.pmore
  42b338:	cmp	x20, x23
  42b33c:	b.ls	42b218 <ferror@plt+0x27288>  // b.plast
  42b340:	add	x0, x22, x23
  42b344:	add	x1, x20, x23
  42b348:	add	x0, x3, x0
  42b34c:	add	x1, x21, x1
  42b350:	sub	x2, x20, x23
  42b354:	bl	403460 <memcpy@plt>
  42b358:	ldr	x3, [x19]
  42b35c:	b	42b218 <ferror@plt+0x27288>
  42b360:	sub	x24, x22, x24
  42b364:	add	x0, x3, x22
  42b368:	cmp	x24, x20
  42b36c:	mov	x1, x21
  42b370:	csel	x23, x24, x20, ls  // ls = plast
  42b374:	mov	x2, x23
  42b378:	bl	403460 <memcpy@plt>
  42b37c:	ldr	x3, [x19]
  42b380:	b	42b338 <ferror@plt+0x273a8>
  42b384:	nop
  42b388:	stp	x29, x30, [sp, #-64]!
  42b38c:	mov	x29, sp
  42b390:	stp	x19, x20, [sp, #16]
  42b394:	mov	x19, x0
  42b398:	cbz	x0, 42b4e4 <ferror@plt+0x27554>
  42b39c:	stp	x21, x22, [sp, #32]
  42b3a0:	cmp	x2, #0x0
  42b3a4:	mov	x21, x1
  42b3a8:	mov	x20, x2
  42b3ac:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  42b3b0:	b.ne	42b3e8 <ferror@plt+0x27458>  // b.any
  42b3b4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42b3b8:	add	x1, x1, #0xe60
  42b3bc:	add	x1, x1, #0x90
  42b3c0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42b3c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42b3c8:	add	x2, x2, #0xdd0
  42b3cc:	add	x0, x0, #0xf78
  42b3d0:	bl	419d28 <ferror@plt+0x15d98>
  42b3d4:	mov	x0, x19
  42b3d8:	ldp	x19, x20, [sp, #16]
  42b3dc:	ldp	x21, x22, [sp, #32]
  42b3e0:	ldp	x29, x30, [sp], #64
  42b3e4:	ret
  42b3e8:	cmp	x2, #0x0
  42b3ec:	cbz	x2, 42b4d0 <ferror@plt+0x27540>
  42b3f0:	stp	x23, x24, [sp, #48]
  42b3f4:	mov	x22, x2
  42b3f8:	b.ge	42b40c <ferror@plt+0x2747c>  // b.tcont
  42b3fc:	mov	x0, x1
  42b400:	bl	4034d0 <strlen@plt>
  42b404:	mov	x22, x0
  42b408:	mov	x20, x0
  42b40c:	ldp	x3, x23, [x19]
  42b410:	ldr	x0, [x19, #16]
  42b414:	cmp	x21, x3
  42b418:	add	x24, x23, x22
  42b41c:	b.cc	42b42c <ferror@plt+0x2749c>  // b.lo, b.ul, b.last
  42b420:	add	x1, x3, x23
  42b424:	cmp	x21, x1
  42b428:	b.ls	42b528 <ferror@plt+0x27598>  // b.plast
  42b42c:	cmp	x24, x0
  42b430:	b.cc	42b490 <ferror@plt+0x27500>  // b.lo, b.ul, b.last
  42b434:	adds	x0, x24, #0x1
  42b438:	mov	x1, #0xffffffffffffffff    	// #-1
  42b43c:	b.mi	42b45c <ferror@plt+0x274cc>  // b.first
  42b440:	cmp	x0, #0x1
  42b444:	mov	x1, #0x1                   	// #1
  42b448:	b.ls	42b45c <ferror@plt+0x274cc>  // b.plast
  42b44c:	nop
  42b450:	lsl	x1, x1, #1
  42b454:	cmp	x0, x1
  42b458:	b.hi	42b450 <ferror@plt+0x274c0>  // b.pmore
  42b45c:	str	x1, [x19, #16]
  42b460:	mov	x0, x3
  42b464:	bl	417cc8 <ferror@plt+0x13d38>
  42b468:	str	x0, [x19]
  42b46c:	ldr	x2, [x19, #8]
  42b470:	mov	x3, x0
  42b474:	cmp	x23, x2
  42b478:	b.cs	42b490 <ferror@plt+0x27500>  // b.hs, b.nlast
  42b47c:	add	x1, x3, x23
  42b480:	sub	x2, x2, x23
  42b484:	add	x0, x0, x24
  42b488:	bl	403480 <memmove@plt>
  42b48c:	ldr	x3, [x19]
  42b490:	cmp	x20, #0x1
  42b494:	add	x0, x3, x23
  42b498:	b.ne	42b514 <ferror@plt+0x27584>  // b.any
  42b49c:	ldrb	w0, [x21]
  42b4a0:	strb	w0, [x3, x23]
  42b4a4:	ldr	x3, [x19]
  42b4a8:	ldr	x0, [x19, #8]
  42b4ac:	add	x22, x22, x0
  42b4b0:	str	x22, [x19, #8]
  42b4b4:	mov	x0, x19
  42b4b8:	strb	wzr, [x3, x22]
  42b4bc:	ldp	x19, x20, [sp, #16]
  42b4c0:	ldp	x21, x22, [sp, #32]
  42b4c4:	ldp	x23, x24, [sp, #48]
  42b4c8:	ldp	x29, x30, [sp], #64
  42b4cc:	ret
  42b4d0:	mov	x0, x19
  42b4d4:	ldp	x19, x20, [sp, #16]
  42b4d8:	ldp	x21, x22, [sp, #32]
  42b4dc:	ldp	x29, x30, [sp], #64
  42b4e0:	ret
  42b4e4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42b4e8:	add	x1, x1, #0xe60
  42b4ec:	add	x1, x1, #0x90
  42b4f0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42b4f4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42b4f8:	add	x2, x2, #0xc58
  42b4fc:	add	x0, x0, #0xf78
  42b500:	bl	419d28 <ferror@plt+0x15d98>
  42b504:	mov	x0, x19
  42b508:	ldp	x19, x20, [sp, #16]
  42b50c:	ldp	x29, x30, [sp], #64
  42b510:	ret
  42b514:	mov	x1, x21
  42b518:	mov	x2, x22
  42b51c:	bl	403460 <memcpy@plt>
  42b520:	ldr	x3, [x19]
  42b524:	b	42b4a8 <ferror@plt+0x27518>
  42b528:	cmp	x24, x0
  42b52c:	sub	x20, x21, x3
  42b530:	b.cc	42b594 <ferror@plt+0x27604>  // b.lo, b.ul, b.last
  42b534:	adds	x0, x24, #0x1
  42b538:	mov	x1, #0xffffffffffffffff    	// #-1
  42b53c:	b.mi	42b55c <ferror@plt+0x275cc>  // b.first
  42b540:	cmp	x0, #0x1
  42b544:	mov	x1, #0x1                   	// #1
  42b548:	b.ls	42b55c <ferror@plt+0x275cc>  // b.plast
  42b54c:	nop
  42b550:	lsl	x1, x1, #1
  42b554:	cmp	x0, x1
  42b558:	b.hi	42b550 <ferror@plt+0x275c0>  // b.pmore
  42b55c:	str	x1, [x19, #16]
  42b560:	mov	x0, x3
  42b564:	bl	417cc8 <ferror@plt+0x13d38>
  42b568:	str	x0, [x19]
  42b56c:	ldr	x2, [x19, #8]
  42b570:	mov	x3, x0
  42b574:	add	x21, x0, x20
  42b578:	cmp	x23, x2
  42b57c:	b.cs	42b594 <ferror@plt+0x27604>  // b.hs, b.nlast
  42b580:	add	x1, x3, x23
  42b584:	sub	x2, x2, x23
  42b588:	add	x0, x0, x24
  42b58c:	bl	403480 <memmove@plt>
  42b590:	ldr	x3, [x19]
  42b594:	cmp	x23, x20
  42b598:	mov	x24, #0x0                   	// #0
  42b59c:	b.hi	42b5c8 <ferror@plt+0x27638>  // b.pmore
  42b5a0:	cmp	x24, x22
  42b5a4:	b.cs	42b4a8 <ferror@plt+0x27518>  // b.hs, b.nlast
  42b5a8:	add	x0, x23, x24
  42b5ac:	add	x1, x24, x22
  42b5b0:	add	x0, x3, x0
  42b5b4:	add	x1, x21, x1
  42b5b8:	sub	x2, x22, x24
  42b5bc:	bl	403460 <memcpy@plt>
  42b5c0:	ldr	x3, [x19]
  42b5c4:	b	42b4a8 <ferror@plt+0x27518>
  42b5c8:	sub	x20, x23, x20
  42b5cc:	add	x0, x3, x23
  42b5d0:	cmp	x20, x22
  42b5d4:	mov	x1, x21
  42b5d8:	csel	x24, x20, x22, ls  // ls = plast
  42b5dc:	mov	x2, x24
  42b5e0:	bl	403460 <memcpy@plt>
  42b5e4:	ldr	x3, [x19]
  42b5e8:	b	42b5a0 <ferror@plt+0x27610>
  42b5ec:	nop
  42b5f0:	stp	x29, x30, [sp, #-32]!
  42b5f4:	mov	x29, sp
  42b5f8:	stp	x19, x20, [sp, #16]
  42b5fc:	mov	x19, x0
  42b600:	cbz	x0, 42b678 <ferror@plt+0x276e8>
  42b604:	and	w20, w1, #0xff
  42b608:	ldp	x0, x1, [x0]
  42b60c:	ldr	x2, [x19, #16]
  42b610:	add	x3, x1, #0x1
  42b614:	cmp	x3, x2
  42b618:	b.cc	42b654 <ferror@plt+0x276c4>  // b.lo, b.ul, b.last
  42b61c:	adds	x2, x1, #0x2
  42b620:	mov	x1, #0xffffffffffffffff    	// #-1
  42b624:	b.mi	42b644 <ferror@plt+0x276b4>  // b.first
  42b628:	cmp	x2, #0x1
  42b62c:	mov	x1, #0x1                   	// #1
  42b630:	b.ls	42b644 <ferror@plt+0x276b4>  // b.plast
  42b634:	nop
  42b638:	lsl	x1, x1, #1
  42b63c:	cmp	x2, x1
  42b640:	b.hi	42b638 <ferror@plt+0x276a8>  // b.pmore
  42b644:	str	x1, [x19, #16]
  42b648:	bl	417cc8 <ferror@plt+0x13d38>
  42b64c:	str	x0, [x19]
  42b650:	ldr	x1, [x19, #8]
  42b654:	strb	w20, [x0, x1]
  42b658:	ldp	x1, x0, [x19]
  42b65c:	add	x0, x0, #0x1
  42b660:	str	x0, [x19, #8]
  42b664:	strb	wzr, [x1, x0]
  42b668:	mov	x0, x19
  42b66c:	ldp	x19, x20, [sp, #16]
  42b670:	ldp	x29, x30, [sp], #32
  42b674:	ret
  42b678:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42b67c:	add	x1, x1, #0xe60
  42b680:	add	x1, x1, #0xa8
  42b684:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42b688:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42b68c:	add	x2, x2, #0xc58
  42b690:	add	x0, x0, #0xf78
  42b694:	bl	419d28 <ferror@plt+0x15d98>
  42b698:	mov	x0, x19
  42b69c:	ldp	x19, x20, [sp, #16]
  42b6a0:	ldp	x29, x30, [sp], #32
  42b6a4:	ret
  42b6a8:	stp	x29, x30, [sp, #-64]!
  42b6ac:	mov	x29, sp
  42b6b0:	stp	x19, x20, [sp, #16]
  42b6b4:	mov	x19, x0
  42b6b8:	cbz	x0, 42b81c <ferror@plt+0x2788c>
  42b6bc:	mov	w20, w1
  42b6c0:	cmp	w1, #0x7f
  42b6c4:	stp	x21, x22, [sp, #32]
  42b6c8:	ldp	x0, x1, [x0]
  42b6cc:	ldr	x4, [x19, #16]
  42b6d0:	str	x23, [sp, #48]
  42b6d4:	b.hi	42b7cc <ferror@plt+0x2783c>  // b.pmore
  42b6d8:	add	x2, x1, #0x1
  42b6dc:	cmp	x2, x4
  42b6e0:	b.cc	42b8a0 <ferror@plt+0x27910>  // b.lo, b.ul, b.last
  42b6e4:	adds	x3, x1, #0x2
  42b6e8:	b.mi	42b908 <ferror@plt+0x27978>  // b.first
  42b6ec:	cmp	x3, #0x1
  42b6f0:	b.ls	42b8d4 <ferror@plt+0x27944>  // b.plast
  42b6f4:	mov	w23, #0x0                   	// #0
  42b6f8:	mov	w21, #0x0                   	// #0
  42b6fc:	mov	x22, #0x1                   	// #1
  42b700:	mov	x1, #0x1                   	// #1
  42b704:	nop
  42b708:	lsl	x1, x1, #1
  42b70c:	cmp	x1, x3
  42b710:	b.cc	42b708 <ferror@plt+0x27778>  // b.lo, b.ul, b.last
  42b714:	str	x1, [x19, #16]
  42b718:	bl	417cc8 <ferror@plt+0x13d38>
  42b71c:	str	x0, [x19]
  42b720:	ldr	x1, [x19, #8]
  42b724:	add	x0, x0, x1
  42b728:	cbz	w21, 42b900 <ferror@plt+0x27970>
  42b72c:	and	w1, w20, #0x3f
  42b730:	lsr	w2, w20, #6
  42b734:	orr	w1, w1, #0xffffff80
  42b738:	strb	w1, [x0, w21, sxtw]
  42b73c:	subs	w1, w21, #0x1
  42b740:	b.eq	42b79c <ferror@plt+0x2780c>  // b.none
  42b744:	and	w3, w2, #0x3f
  42b748:	subs	w4, w21, #0x2
  42b74c:	orr	w3, w3, #0xffffff80
  42b750:	strb	w3, [x0, w1, sxtw]
  42b754:	lsr	w2, w20, #12
  42b758:	b.eq	42b79c <ferror@plt+0x2780c>  // b.none
  42b75c:	and	w3, w2, #0x3f
  42b760:	subs	w21, w21, #0x3
  42b764:	orr	w3, w3, #0xffffff80
  42b768:	strb	w3, [x0, w4, sxtw]
  42b76c:	lsr	w2, w20, #18
  42b770:	b.eq	42b79c <ferror@plt+0x2780c>  // b.none
  42b774:	and	w3, w2, #0x3f
  42b778:	cmp	w21, #0x1
  42b77c:	orr	w3, w3, #0xffffff80
  42b780:	strb	w3, [x0, w21, sxtw]
  42b784:	lsr	w2, w20, #24
  42b788:	b.eq	42b79c <ferror@plt+0x2780c>  // b.none
  42b78c:	and	w1, w2, #0x3f
  42b790:	lsr	w2, w20, #30
  42b794:	orr	w1, w1, #0xffffff80
  42b798:	strb	w1, [x0, #1]
  42b79c:	orr	w2, w23, w2
  42b7a0:	strb	w2, [x0]
  42b7a4:	ldp	x1, x0, [x19]
  42b7a8:	add	x0, x22, x0
  42b7ac:	str	x0, [x19, #8]
  42b7b0:	strb	wzr, [x1, x0]
  42b7b4:	mov	x0, x19
  42b7b8:	ldp	x19, x20, [sp, #16]
  42b7bc:	ldp	x21, x22, [sp, #32]
  42b7c0:	ldr	x23, [sp, #48]
  42b7c4:	ldp	x29, x30, [sp], #64
  42b7c8:	ret
  42b7cc:	cmp	w20, #0x7ff
  42b7d0:	b.ls	42b84c <ferror@plt+0x278bc>  // b.plast
  42b7d4:	mov	w2, #0xffff                	// #65535
  42b7d8:	cmp	w20, w2
  42b7dc:	b.ls	42b890 <ferror@plt+0x27900>  // b.plast
  42b7e0:	mov	w2, #0x1fffff              	// #2097151
  42b7e4:	cmp	w20, w2
  42b7e8:	b.ls	42b8b4 <ferror@plt+0x27924>  // b.plast
  42b7ec:	mov	w2, #0xfc                  	// #252
  42b7f0:	mov	w3, #0x3ffffff             	// #67108863
  42b7f4:	cmp	w20, w3
  42b7f8:	mov	w23, #0xf8                  	// #248
  42b7fc:	csel	w23, w23, w2, ls  // ls = plast
  42b800:	mov	w2, #0x5                   	// #5
  42b804:	mov	w21, #0x4                   	// #4
  42b808:	mov	x22, #0x5                   	// #5
  42b80c:	csel	w21, w21, w2, ls  // ls = plast
  42b810:	mov	x2, #0x6                   	// #6
  42b814:	csel	x22, x22, x2, ls  // ls = plast
  42b818:	b	42b858 <ferror@plt+0x278c8>
  42b81c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42b820:	add	x1, x1, #0xe60
  42b824:	add	x1, x1, #0xc0
  42b828:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42b82c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42b830:	add	x2, x2, #0xc58
  42b834:	add	x0, x0, #0xf78
  42b838:	bl	419d28 <ferror@plt+0x15d98>
  42b83c:	mov	x0, x19
  42b840:	ldp	x19, x20, [sp, #16]
  42b844:	ldp	x29, x30, [sp], #64
  42b848:	ret
  42b84c:	mov	w23, #0xc0                  	// #192
  42b850:	mov	w21, #0x1                   	// #1
  42b854:	mov	x22, #0x2                   	// #2
  42b858:	add	x3, x1, x22
  42b85c:	cmp	x3, x4
  42b860:	b.cs	42b86c <ferror@plt+0x278dc>  // b.hs, b.nlast
  42b864:	add	x0, x0, x1
  42b868:	b	42b72c <ferror@plt+0x2779c>
  42b86c:	adds	x3, x3, #0x1
  42b870:	mov	x1, #0xffffffffffffffff    	// #-1
  42b874:	b.pl	42b8c4 <ferror@plt+0x27934>  // b.nfrst
  42b878:	str	x1, [x19, #16]
  42b87c:	bl	417cc8 <ferror@plt+0x13d38>
  42b880:	str	x0, [x19]
  42b884:	ldr	x1, [x19, #8]
  42b888:	add	x0, x0, x1
  42b88c:	b	42b72c <ferror@plt+0x2779c>
  42b890:	mov	w23, #0xe0                  	// #224
  42b894:	mov	w21, #0x2                   	// #2
  42b898:	mov	x22, #0x3                   	// #3
  42b89c:	b	42b858 <ferror@plt+0x278c8>
  42b8a0:	add	x0, x0, x1
  42b8a4:	mov	w2, w20
  42b8a8:	mov	w23, #0x0                   	// #0
  42b8ac:	mov	x22, #0x1                   	// #1
  42b8b0:	b	42b79c <ferror@plt+0x2780c>
  42b8b4:	mov	w23, #0xf0                  	// #240
  42b8b8:	mov	w21, #0x3                   	// #3
  42b8bc:	mov	x22, #0x4                   	// #4
  42b8c0:	b	42b858 <ferror@plt+0x278c8>
  42b8c4:	cmp	x3, #0x1
  42b8c8:	mov	x1, #0x1                   	// #1
  42b8cc:	b.ls	42b878 <ferror@plt+0x278e8>  // b.plast
  42b8d0:	b	42b700 <ferror@plt+0x27770>
  42b8d4:	mov	x22, #0x1                   	// #1
  42b8d8:	str	x22, [x19, #16]
  42b8dc:	mov	x1, x22
  42b8e0:	mov	w23, #0x0                   	// #0
  42b8e4:	bl	417cc8 <ferror@plt+0x13d38>
  42b8e8:	mov	x4, x0
  42b8ec:	ldr	x3, [x19, #8]
  42b8f0:	mov	w2, w20
  42b8f4:	str	x4, [x19]
  42b8f8:	add	x0, x0, x3
  42b8fc:	b	42b79c <ferror@plt+0x2780c>
  42b900:	mov	w2, w20
  42b904:	b	42b79c <ferror@plt+0x2780c>
  42b908:	mov	x1, #0xffffffffffffffff    	// #-1
  42b90c:	str	x1, [x19, #16]
  42b910:	mov	w23, #0x0                   	// #0
  42b914:	mov	x22, #0x1                   	// #1
  42b918:	bl	417cc8 <ferror@plt+0x13d38>
  42b91c:	mov	x3, x0
  42b920:	ldr	x1, [x19, #8]
  42b924:	mov	w2, w20
  42b928:	str	x3, [x19]
  42b92c:	add	x0, x0, x1
  42b930:	b	42b79c <ferror@plt+0x2780c>
  42b934:	nop
  42b938:	stp	x29, x30, [sp, #-64]!
  42b93c:	mov	x29, sp
  42b940:	stp	x19, x20, [sp, #16]
  42b944:	mov	x19, x0
  42b948:	cbz	x0, 42ba10 <ferror@plt+0x27a80>
  42b94c:	stp	x21, x22, [sp, #32]
  42b950:	mov	x21, x1
  42b954:	cbz	x1, 42ba40 <ferror@plt+0x27ab0>
  42b958:	mov	x0, x1
  42b95c:	bl	4034d0 <strlen@plt>
  42b960:	ldp	x22, x2, [x19]
  42b964:	mov	x20, x0
  42b968:	ldr	x1, [x19, #16]
  42b96c:	cmp	x21, x22
  42b970:	b.cc	42ba08 <ferror@plt+0x27a78>  // b.lo, b.ul, b.last
  42b974:	add	x0, x22, x2
  42b978:	add	x3, x20, x2
  42b97c:	cmp	x21, x0
  42b980:	b.ls	42baa0 <ferror@plt+0x27b10>  // b.plast
  42b984:	cmp	x1, x3
  42b988:	b.hi	42b9cc <ferror@plt+0x27a3c>  // b.pmore
  42b98c:	adds	x3, x3, #0x1
  42b990:	mov	x1, #0xffffffffffffffff    	// #-1
  42b994:	b.mi	42b9b4 <ferror@plt+0x27a24>  // b.first
  42b998:	cmp	x3, #0x1
  42b99c:	mov	x1, #0x1                   	// #1
  42b9a0:	b.ls	42b9b4 <ferror@plt+0x27a24>  // b.plast
  42b9a4:	nop
  42b9a8:	lsl	x1, x1, #1
  42b9ac:	cmp	x3, x1
  42b9b0:	b.hi	42b9a8 <ferror@plt+0x27a18>  // b.pmore
  42b9b4:	str	x1, [x19, #16]
  42b9b8:	mov	x0, x22
  42b9bc:	bl	417cc8 <ferror@plt+0x13d38>
  42b9c0:	mov	x22, x0
  42b9c4:	ldr	x2, [x19, #8]
  42b9c8:	str	x0, [x19]
  42b9cc:	cbnz	x2, 42ba8c <ferror@plt+0x27afc>
  42b9d0:	cmp	x20, #0x1
  42b9d4:	b.ne	42ba74 <ferror@plt+0x27ae4>  // b.any
  42b9d8:	ldrb	w0, [x21]
  42b9dc:	strb	w0, [x22]
  42b9e0:	ldr	x0, [x19]
  42b9e4:	ldr	x1, [x19, #8]
  42b9e8:	add	x20, x20, x1
  42b9ec:	str	x20, [x19, #8]
  42b9f0:	strb	wzr, [x0, x20]
  42b9f4:	mov	x0, x19
  42b9f8:	ldp	x19, x20, [sp, #16]
  42b9fc:	ldp	x21, x22, [sp, #32]
  42ba00:	ldp	x29, x30, [sp], #64
  42ba04:	ret
  42ba08:	add	x3, x0, x2
  42ba0c:	b	42b984 <ferror@plt+0x279f4>
  42ba10:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ba14:	add	x1, x1, #0xe60
  42ba18:	add	x1, x1, #0xd8
  42ba1c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42ba20:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ba24:	add	x2, x2, #0xc58
  42ba28:	add	x0, x0, #0xf78
  42ba2c:	bl	419d28 <ferror@plt+0x15d98>
  42ba30:	mov	x0, x19
  42ba34:	ldp	x19, x20, [sp, #16]
  42ba38:	ldp	x29, x30, [sp], #64
  42ba3c:	ret
  42ba40:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ba44:	add	x1, x1, #0xe60
  42ba48:	add	x1, x1, #0xd8
  42ba4c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42ba50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ba54:	add	x2, x2, #0xe00
  42ba58:	add	x0, x0, #0xf78
  42ba5c:	bl	419d28 <ferror@plt+0x15d98>
  42ba60:	mov	x0, x19
  42ba64:	ldp	x19, x20, [sp, #16]
  42ba68:	ldp	x21, x22, [sp, #32]
  42ba6c:	ldp	x29, x30, [sp], #64
  42ba70:	ret
  42ba74:	mov	x1, x21
  42ba78:	mov	x0, x22
  42ba7c:	mov	x2, x20
  42ba80:	bl	403460 <memcpy@plt>
  42ba84:	ldr	x0, [x19]
  42ba88:	b	42b9e4 <ferror@plt+0x27a54>
  42ba8c:	mov	x1, x22
  42ba90:	add	x0, x22, x20
  42ba94:	bl	403480 <memmove@plt>
  42ba98:	ldr	x22, [x19]
  42ba9c:	b	42b9d0 <ferror@plt+0x27a40>
  42baa0:	str	x23, [sp, #48]
  42baa4:	cmp	x3, x1
  42baa8:	mov	x23, x22
  42baac:	b.cc	42baec <ferror@plt+0x27b5c>  // b.lo, b.ul, b.last
  42bab0:	adds	x3, x3, #0x1
  42bab4:	mov	x1, #0xffffffffffffffff    	// #-1
  42bab8:	b.mi	42bad4 <ferror@plt+0x27b44>  // b.first
  42babc:	cmp	x3, #0x1
  42bac0:	mov	x1, #0x1                   	// #1
  42bac4:	b.ls	42bad4 <ferror@plt+0x27b44>  // b.plast
  42bac8:	lsl	x1, x1, #1
  42bacc:	cmp	x3, x1
  42bad0:	b.hi	42bac8 <ferror@plt+0x27b38>  // b.pmore
  42bad4:	str	x1, [x19, #16]
  42bad8:	mov	x0, x22
  42badc:	bl	417cc8 <ferror@plt+0x13d38>
  42bae0:	mov	x23, x0
  42bae4:	ldr	x2, [x19, #8]
  42bae8:	str	x0, [x19]
  42baec:	mov	x0, x23
  42baf0:	cbnz	x2, 42bb00 <ferror@plt+0x27b70>
  42baf4:	cbnz	x20, 42bb14 <ferror@plt+0x27b84>
  42baf8:	ldr	x23, [sp, #48]
  42bafc:	b	42b9e4 <ferror@plt+0x27a54>
  42bb00:	mov	x1, x23
  42bb04:	add	x0, x23, x20
  42bb08:	bl	403480 <memmove@plt>
  42bb0c:	ldr	x0, [x19]
  42bb10:	b	42baf4 <ferror@plt+0x27b64>
  42bb14:	sub	x21, x21, x22
  42bb18:	mov	x2, x20
  42bb1c:	add	x21, x21, x20
  42bb20:	add	x1, x23, x21
  42bb24:	bl	403460 <memcpy@plt>
  42bb28:	ldr	x0, [x19]
  42bb2c:	ldr	x23, [sp, #48]
  42bb30:	b	42b9e4 <ferror@plt+0x27a54>
  42bb34:	nop
  42bb38:	stp	x29, x30, [sp, #-80]!
  42bb3c:	mov	x29, sp
  42bb40:	stp	x19, x20, [sp, #16]
  42bb44:	mov	x19, x0
  42bb48:	cbz	x0, 42bc38 <ferror@plt+0x27ca8>
  42bb4c:	stp	x21, x22, [sp, #32]
  42bb50:	mov	x21, x1
  42bb54:	cbz	x1, 42bc68 <ferror@plt+0x27cd8>
  42bb58:	mov	x20, x2
  42bb5c:	cmp	x2, #0x0
  42bb60:	cbz	x2, 42bc24 <ferror@plt+0x27c94>
  42bb64:	stp	x23, x24, [sp, #48]
  42bb68:	mov	x22, x2
  42bb6c:	b.ge	42bb80 <ferror@plt+0x27bf0>  // b.tcont
  42bb70:	mov	x0, x1
  42bb74:	bl	4034d0 <strlen@plt>
  42bb78:	mov	x22, x0
  42bb7c:	mov	x20, x0
  42bb80:	ldp	x23, x2, [x19]
  42bb84:	ldr	x0, [x19, #16]
  42bb88:	cmp	x21, x23
  42bb8c:	add	x4, x2, x22
  42bb90:	b.cc	42bba0 <ferror@plt+0x27c10>  // b.lo, b.ul, b.last
  42bb94:	add	x1, x23, x2
  42bb98:	cmp	x21, x1
  42bb9c:	b.ls	42bcb4 <ferror@plt+0x27d24>  // b.plast
  42bba0:	cmp	x4, x0
  42bba4:	b.cc	42bbe4 <ferror@plt+0x27c54>  // b.lo, b.ul, b.last
  42bba8:	adds	x4, x4, #0x1
  42bbac:	mov	x1, #0xffffffffffffffff    	// #-1
  42bbb0:	b.mi	42bbcc <ferror@plt+0x27c3c>  // b.first
  42bbb4:	cmp	x4, #0x1
  42bbb8:	mov	x1, #0x1                   	// #1
  42bbbc:	b.ls	42bbcc <ferror@plt+0x27c3c>  // b.plast
  42bbc0:	lsl	x1, x1, #1
  42bbc4:	cmp	x4, x1
  42bbc8:	b.hi	42bbc0 <ferror@plt+0x27c30>  // b.pmore
  42bbcc:	str	x1, [x19, #16]
  42bbd0:	mov	x0, x23
  42bbd4:	bl	417cc8 <ferror@plt+0x13d38>
  42bbd8:	mov	x23, x0
  42bbdc:	ldr	x2, [x19, #8]
  42bbe0:	str	x0, [x19]
  42bbe4:	cbnz	x2, 42bd28 <ferror@plt+0x27d98>
  42bbe8:	cmp	x20, #0x1
  42bbec:	b.ne	42bc9c <ferror@plt+0x27d0c>  // b.any
  42bbf0:	ldrb	w0, [x21]
  42bbf4:	strb	w0, [x23]
  42bbf8:	ldr	x0, [x19]
  42bbfc:	ldr	x1, [x19, #8]
  42bc00:	add	x22, x22, x1
  42bc04:	str	x22, [x19, #8]
  42bc08:	strb	wzr, [x0, x22]
  42bc0c:	mov	x0, x19
  42bc10:	ldp	x19, x20, [sp, #16]
  42bc14:	ldp	x21, x22, [sp, #32]
  42bc18:	ldp	x23, x24, [sp, #48]
  42bc1c:	ldp	x29, x30, [sp], #80
  42bc20:	ret
  42bc24:	mov	x0, x19
  42bc28:	ldp	x19, x20, [sp, #16]
  42bc2c:	ldp	x21, x22, [sp, #32]
  42bc30:	ldp	x29, x30, [sp], #80
  42bc34:	ret
  42bc38:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42bc3c:	add	x1, x1, #0xe60
  42bc40:	add	x1, x1, #0xf0
  42bc44:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42bc48:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42bc4c:	add	x2, x2, #0xc58
  42bc50:	add	x0, x0, #0xf78
  42bc54:	bl	419d28 <ferror@plt+0x15d98>
  42bc58:	mov	x0, x19
  42bc5c:	ldp	x19, x20, [sp, #16]
  42bc60:	ldp	x29, x30, [sp], #80
  42bc64:	ret
  42bc68:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42bc6c:	add	x1, x1, #0xe60
  42bc70:	add	x1, x1, #0xf0
  42bc74:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42bc78:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42bc7c:	add	x2, x2, #0xe00
  42bc80:	add	x0, x0, #0xf78
  42bc84:	bl	419d28 <ferror@plt+0x15d98>
  42bc88:	mov	x0, x19
  42bc8c:	ldp	x19, x20, [sp, #16]
  42bc90:	ldp	x21, x22, [sp, #32]
  42bc94:	ldp	x29, x30, [sp], #80
  42bc98:	ret
  42bc9c:	mov	x1, x21
  42bca0:	mov	x0, x23
  42bca4:	mov	x2, x22
  42bca8:	bl	403460 <memcpy@plt>
  42bcac:	ldr	x0, [x19]
  42bcb0:	b	42bbfc <ferror@plt+0x27c6c>
  42bcb4:	cmp	x4, x0
  42bcb8:	mov	x24, x23
  42bcbc:	b.cc	42bd00 <ferror@plt+0x27d70>  // b.lo, b.ul, b.last
  42bcc0:	adds	x4, x4, #0x1
  42bcc4:	mov	x1, #0xffffffffffffffff    	// #-1
  42bcc8:	b.mi	42bce4 <ferror@plt+0x27d54>  // b.first
  42bccc:	cmp	x4, #0x1
  42bcd0:	mov	x1, #0x1                   	// #1
  42bcd4:	b.ls	42bce4 <ferror@plt+0x27d54>  // b.plast
  42bcd8:	lsl	x1, x1, #1
  42bcdc:	cmp	x4, x1
  42bce0:	b.hi	42bcd8 <ferror@plt+0x27d48>  // b.pmore
  42bce4:	str	x1, [x19, #16]
  42bce8:	mov	x0, x23
  42bcec:	bl	417cc8 <ferror@plt+0x13d38>
  42bcf0:	mov	x24, x0
  42bcf4:	ldr	x2, [x19, #8]
  42bcf8:	str	x0, [x19]
  42bcfc:	str	x0, [sp, #72]
  42bd00:	mov	x0, x24
  42bd04:	cbnz	x2, 42bd3c <ferror@plt+0x27dac>
  42bd08:	cbz	x20, 42bbfc <ferror@plt+0x27c6c>
  42bd0c:	sub	x3, x21, x23
  42bd10:	mov	x2, x22
  42bd14:	add	x3, x3, x22
  42bd18:	add	x1, x24, x3
  42bd1c:	bl	403460 <memcpy@plt>
  42bd20:	ldr	x0, [x19]
  42bd24:	b	42bbfc <ferror@plt+0x27c6c>
  42bd28:	mov	x1, x23
  42bd2c:	add	x0, x23, x22
  42bd30:	bl	403480 <memmove@plt>
  42bd34:	ldr	x23, [x19]
  42bd38:	b	42bbe8 <ferror@plt+0x27c58>
  42bd3c:	mov	x1, x24
  42bd40:	add	x0, x24, x22
  42bd44:	bl	403480 <memmove@plt>
  42bd48:	ldr	x0, [x19]
  42bd4c:	cbz	x20, 42bbfc <ferror@plt+0x27c6c>
  42bd50:	b	42bd0c <ferror@plt+0x27d7c>
  42bd54:	nop
  42bd58:	stp	x29, x30, [sp, #-32]!
  42bd5c:	mov	x29, sp
  42bd60:	stp	x19, x20, [sp, #16]
  42bd64:	mov	x19, x0
  42bd68:	cbz	x0, 42bde4 <ferror@plt+0x27e54>
  42bd6c:	ldp	x0, x2, [x0]
  42bd70:	and	w20, w1, #0xff
  42bd74:	ldr	x1, [x19, #16]
  42bd78:	add	x3, x2, #0x1
  42bd7c:	cmp	x3, x1
  42bd80:	b.cc	42bdbc <ferror@plt+0x27e2c>  // b.lo, b.ul, b.last
  42bd84:	adds	x2, x2, #0x2
  42bd88:	mov	x1, #0xffffffffffffffff    	// #-1
  42bd8c:	b.mi	42bdac <ferror@plt+0x27e1c>  // b.first
  42bd90:	cmp	x2, #0x1
  42bd94:	mov	x1, #0x1                   	// #1
  42bd98:	b.ls	42bdac <ferror@plt+0x27e1c>  // b.plast
  42bd9c:	nop
  42bda0:	lsl	x1, x1, #1
  42bda4:	cmp	x2, x1
  42bda8:	b.hi	42bda0 <ferror@plt+0x27e10>  // b.pmore
  42bdac:	str	x1, [x19, #16]
  42bdb0:	bl	417cc8 <ferror@plt+0x13d38>
  42bdb4:	str	x0, [x19]
  42bdb8:	ldr	x2, [x19, #8]
  42bdbc:	cbnz	x2, 42be14 <ferror@plt+0x27e84>
  42bdc0:	strb	w20, [x0]
  42bdc4:	ldp	x1, x0, [x19]
  42bdc8:	add	x0, x0, #0x1
  42bdcc:	str	x0, [x19, #8]
  42bdd0:	strb	wzr, [x1, x0]
  42bdd4:	mov	x0, x19
  42bdd8:	ldp	x19, x20, [sp, #16]
  42bddc:	ldp	x29, x30, [sp], #32
  42bde0:	ret
  42bde4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42bde8:	add	x1, x1, #0xe60
  42bdec:	add	x1, x1, #0x108
  42bdf0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42bdf4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42bdf8:	add	x2, x2, #0xc58
  42bdfc:	add	x0, x0, #0xf78
  42be00:	bl	419d28 <ferror@plt+0x15d98>
  42be04:	mov	x0, x19
  42be08:	ldp	x19, x20, [sp, #16]
  42be0c:	ldp	x29, x30, [sp], #32
  42be10:	ret
  42be14:	mov	x1, x0
  42be18:	add	x0, x0, #0x1
  42be1c:	bl	403480 <memmove@plt>
  42be20:	ldr	x0, [x19]
  42be24:	b	42bdc0 <ferror@plt+0x27e30>
  42be28:	stp	x29, x30, [sp, #-64]!
  42be2c:	mov	x29, sp
  42be30:	stp	x19, x20, [sp, #16]
  42be34:	mov	x19, x0
  42be38:	cbz	x0, 42bfb0 <ferror@plt+0x28020>
  42be3c:	stp	x21, x22, [sp, #32]
  42be40:	mov	w20, w1
  42be44:	cmp	w1, #0x7f
  42be48:	str	x23, [sp, #48]
  42be4c:	b.hi	42bf4c <ferror@plt+0x27fbc>  // b.pmore
  42be50:	mov	w23, #0x0                   	// #0
  42be54:	mov	w21, #0x0                   	// #0
  42be58:	mov	x22, #0x1                   	// #1
  42be5c:	ldp	x0, x2, [x19]
  42be60:	ldr	x3, [x19, #16]
  42be64:	add	x1, x22, x2
  42be68:	cmp	x1, x3
  42be6c:	b.cc	42bea4 <ferror@plt+0x27f14>  // b.lo, b.ul, b.last
  42be70:	adds	x2, x1, #0x1
  42be74:	mov	x1, #0xffffffffffffffff    	// #-1
  42be78:	b.mi	42be94 <ferror@plt+0x27f04>  // b.first
  42be7c:	cmp	x2, #0x1
  42be80:	mov	x1, #0x1                   	// #1
  42be84:	b.ls	42be94 <ferror@plt+0x27f04>  // b.plast
  42be88:	lsl	x1, x1, #1
  42be8c:	cmp	x2, x1
  42be90:	b.hi	42be88 <ferror@plt+0x27ef8>  // b.pmore
  42be94:	str	x1, [x19, #16]
  42be98:	bl	417cc8 <ferror@plt+0x13d38>
  42be9c:	str	x0, [x19]
  42bea0:	ldr	x2, [x19, #8]
  42bea4:	cbnz	x2, 42bf9c <ferror@plt+0x2800c>
  42bea8:	cbz	w21, 42bf1c <ferror@plt+0x27f8c>
  42beac:	and	w1, w20, #0x3f
  42beb0:	lsr	w2, w20, #6
  42beb4:	orr	w1, w1, #0xffffff80
  42beb8:	strb	w1, [x0, w21, sxtw]
  42bebc:	subs	w3, w21, #0x1
  42bec0:	b.eq	42c008 <ferror@plt+0x28078>  // b.none
  42bec4:	and	w2, w2, #0x3f
  42bec8:	lsr	w1, w20, #12
  42becc:	orr	w2, w2, #0xffffff80
  42bed0:	strb	w2, [x0, w3, sxtw]
  42bed4:	subs	w2, w21, #0x2
  42bed8:	b.eq	42bfe0 <ferror@plt+0x28050>  // b.none
  42bedc:	and	w1, w1, #0x3f
  42bee0:	subs	w21, w21, #0x3
  42bee4:	orr	w1, w1, #0xffffff80
  42bee8:	strb	w1, [x0, w2, sxtw]
  42beec:	lsr	w1, w20, #18
  42bef0:	b.eq	42bfe0 <ferror@plt+0x28050>  // b.none
  42bef4:	and	w1, w1, #0x3f
  42bef8:	cmp	w21, #0x1
  42befc:	orr	w1, w1, #0xffffff80
  42bf00:	strb	w1, [x0, w21, sxtw]
  42bf04:	lsr	w1, w20, #24
  42bf08:	b.eq	42bfe0 <ferror@plt+0x28050>  // b.none
  42bf0c:	and	w1, w1, #0x3f
  42bf10:	lsr	w20, w20, #30
  42bf14:	orr	w1, w1, #0xffffff80
  42bf18:	strb	w1, [x0, #1]
  42bf1c:	orr	w20, w23, w20
  42bf20:	strb	w20, [x0]
  42bf24:	ldp	x1, x0, [x19]
  42bf28:	add	x0, x22, x0
  42bf2c:	str	x0, [x19, #8]
  42bf30:	strb	wzr, [x1, x0]
  42bf34:	mov	x0, x19
  42bf38:	ldp	x19, x20, [sp, #16]
  42bf3c:	ldp	x21, x22, [sp, #32]
  42bf40:	ldr	x23, [sp, #48]
  42bf44:	ldp	x29, x30, [sp], #64
  42bf48:	ret
  42bf4c:	cmp	w1, #0x7ff
  42bf50:	b.ls	42bfe8 <ferror@plt+0x28058>  // b.plast
  42bf54:	mov	w0, #0xffff                	// #65535
  42bf58:	cmp	w1, w0
  42bf5c:	b.ls	42bff8 <ferror@plt+0x28068>  // b.plast
  42bf60:	mov	w0, #0x1fffff              	// #2097151
  42bf64:	cmp	w1, w0
  42bf68:	b.ls	42c010 <ferror@plt+0x28080>  // b.plast
  42bf6c:	mov	w0, #0x3ffffff             	// #67108863
  42bf70:	cmp	w1, w0
  42bf74:	mov	w1, #0xfc                  	// #252
  42bf78:	mov	w23, #0xf8                  	// #248
  42bf7c:	mov	w21, #0x4                   	// #4
  42bf80:	csel	w23, w23, w1, ls  // ls = plast
  42bf84:	mov	x22, #0x5                   	// #5
  42bf88:	mov	w1, #0x5                   	// #5
  42bf8c:	mov	x0, #0x6                   	// #6
  42bf90:	csel	w21, w21, w1, ls  // ls = plast
  42bf94:	csel	x22, x22, x0, ls  // ls = plast
  42bf98:	b	42be5c <ferror@plt+0x27ecc>
  42bf9c:	mov	x1, x0
  42bfa0:	add	x0, x0, x22
  42bfa4:	bl	403480 <memmove@plt>
  42bfa8:	ldr	x0, [x19]
  42bfac:	b	42bea8 <ferror@plt+0x27f18>
  42bfb0:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42bfb4:	add	x1, x1, #0xe60
  42bfb8:	add	x1, x1, #0x120
  42bfbc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42bfc0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42bfc4:	add	x2, x2, #0xc58
  42bfc8:	add	x0, x0, #0xf78
  42bfcc:	bl	419d28 <ferror@plt+0x15d98>
  42bfd0:	mov	x0, x19
  42bfd4:	ldp	x19, x20, [sp, #16]
  42bfd8:	ldp	x29, x30, [sp], #64
  42bfdc:	ret
  42bfe0:	mov	w20, w1
  42bfe4:	b	42bf1c <ferror@plt+0x27f8c>
  42bfe8:	mov	w23, #0xc0                  	// #192
  42bfec:	mov	w21, #0x1                   	// #1
  42bff0:	mov	x22, #0x2                   	// #2
  42bff4:	b	42be5c <ferror@plt+0x27ecc>
  42bff8:	mov	w23, #0xe0                  	// #224
  42bffc:	mov	w21, #0x2                   	// #2
  42c000:	mov	x22, #0x3                   	// #3
  42c004:	b	42be5c <ferror@plt+0x27ecc>
  42c008:	mov	w20, w2
  42c00c:	b	42bf1c <ferror@plt+0x27f8c>
  42c010:	mov	w23, #0xf0                  	// #240
  42c014:	mov	w21, #0x3                   	// #3
  42c018:	mov	x22, #0x4                   	// #4
  42c01c:	b	42be5c <ferror@plt+0x27ecc>
  42c020:	stp	x29, x30, [sp, #-64]!
  42c024:	mov	x29, sp
  42c028:	stp	x19, x20, [sp, #16]
  42c02c:	mov	x19, x0
  42c030:	cbz	x0, 42c14c <ferror@plt+0x281bc>
  42c034:	mov	x20, x2
  42c038:	cbz	x2, 42c17c <ferror@plt+0x281ec>
  42c03c:	stp	x21, x22, [sp, #32]
  42c040:	stp	x23, x24, [sp, #48]
  42c044:	ldr	x22, [x0, #8]
  42c048:	tbnz	x1, #63, 42c1ac <ferror@plt+0x2821c>
  42c04c:	cmp	x1, x22
  42c050:	mov	x21, x1
  42c054:	b.hi	42c114 <ferror@plt+0x28184>  // b.pmore
  42c058:	mov	x0, x2
  42c05c:	bl	4034d0 <strlen@plt>
  42c060:	mov	x23, x0
  42c064:	ldr	x3, [x19]
  42c068:	add	x1, x22, x23
  42c06c:	ldr	x0, [x19, #16]
  42c070:	cmp	x20, x3
  42c074:	b.cc	42c084 <ferror@plt+0x280f4>  // b.lo, b.ul, b.last
  42c078:	add	x2, x3, x22
  42c07c:	cmp	x20, x2
  42c080:	b.ls	42c1f4 <ferror@plt+0x28264>  // b.plast
  42c084:	cmp	x0, x1
  42c088:	b.hi	42c0cc <ferror@plt+0x2813c>  // b.pmore
  42c08c:	adds	x2, x1, #0x1
  42c090:	mov	x1, #0xffffffffffffffff    	// #-1
  42c094:	b.mi	42c0b4 <ferror@plt+0x28124>  // b.first
  42c098:	cmp	x2, #0x1
  42c09c:	mov	x1, #0x1                   	// #1
  42c0a0:	b.ls	42c0b4 <ferror@plt+0x28124>  // b.plast
  42c0a4:	nop
  42c0a8:	lsl	x1, x1, #1
  42c0ac:	cmp	x2, x1
  42c0b0:	b.hi	42c0a8 <ferror@plt+0x28118>  // b.pmore
  42c0b4:	str	x1, [x19, #16]
  42c0b8:	mov	x0, x3
  42c0bc:	bl	417cc8 <ferror@plt+0x13d38>
  42c0c0:	mov	x3, x0
  42c0c4:	ldr	x22, [x19, #8]
  42c0c8:	str	x0, [x19]
  42c0cc:	cmp	x22, x21
  42c0d0:	add	x0, x3, x21
  42c0d4:	b.hi	42c1d4 <ferror@plt+0x28244>  // b.pmore
  42c0d8:	cmp	x23, #0x1
  42c0dc:	b.ne	42c1c0 <ferror@plt+0x28230>  // b.any
  42c0e0:	ldrb	w1, [x20]
  42c0e4:	strb	w1, [x0]
  42c0e8:	ldr	x3, [x19]
  42c0ec:	ldr	x1, [x19, #8]
  42c0f0:	add	x0, x23, x1
  42c0f4:	str	x0, [x19, #8]
  42c0f8:	strb	wzr, [x3, x0]
  42c0fc:	mov	x0, x19
  42c100:	ldp	x19, x20, [sp, #16]
  42c104:	ldp	x21, x22, [sp, #32]
  42c108:	ldp	x23, x24, [sp, #48]
  42c10c:	ldp	x29, x30, [sp], #64
  42c110:	ret
  42c114:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c118:	add	x1, x1, #0xe60
  42c11c:	add	x1, x1, #0x140
  42c120:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c124:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c128:	add	x2, x2, #0xde8
  42c12c:	add	x0, x0, #0xf78
  42c130:	bl	419d28 <ferror@plt+0x15d98>
  42c134:	mov	x0, x19
  42c138:	ldp	x19, x20, [sp, #16]
  42c13c:	ldp	x21, x22, [sp, #32]
  42c140:	ldp	x23, x24, [sp, #48]
  42c144:	ldp	x29, x30, [sp], #64
  42c148:	ret
  42c14c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c150:	add	x1, x1, #0xe60
  42c154:	add	x1, x1, #0x140
  42c158:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42c15c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c160:	add	x2, x2, #0xc58
  42c164:	add	x0, x0, #0xf78
  42c168:	bl	419d28 <ferror@plt+0x15d98>
  42c16c:	mov	x0, x19
  42c170:	ldp	x19, x20, [sp, #16]
  42c174:	ldp	x29, x30, [sp], #64
  42c178:	ret
  42c17c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c180:	add	x1, x1, #0xe60
  42c184:	add	x1, x1, #0x140
  42c188:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c18c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c190:	add	x2, x2, #0xe00
  42c194:	add	x0, x0, #0xf78
  42c198:	bl	419d28 <ferror@plt+0x15d98>
  42c19c:	mov	x0, x19
  42c1a0:	ldp	x19, x20, [sp, #16]
  42c1a4:	ldp	x29, x30, [sp], #64
  42c1a8:	ret
  42c1ac:	mov	x0, x2
  42c1b0:	mov	x21, x22
  42c1b4:	bl	4034d0 <strlen@plt>
  42c1b8:	mov	x23, x0
  42c1bc:	b	42c064 <ferror@plt+0x280d4>
  42c1c0:	mov	x1, x20
  42c1c4:	mov	x2, x23
  42c1c8:	bl	403460 <memcpy@plt>
  42c1cc:	ldr	x3, [x19]
  42c1d0:	b	42c0ec <ferror@plt+0x2815c>
  42c1d4:	add	x4, x21, x23
  42c1d8:	mov	x1, x0
  42c1dc:	sub	x2, x22, x21
  42c1e0:	add	x0, x3, x4
  42c1e4:	bl	403480 <memmove@plt>
  42c1e8:	ldr	x0, [x19]
  42c1ec:	add	x0, x0, x21
  42c1f0:	b	42c0d8 <ferror@plt+0x28148>
  42c1f4:	cmp	x0, x1
  42c1f8:	sub	x24, x20, x3
  42c1fc:	b.hi	42c240 <ferror@plt+0x282b0>  // b.pmore
  42c200:	adds	x2, x1, #0x1
  42c204:	mov	x1, #0xffffffffffffffff    	// #-1
  42c208:	b.mi	42c224 <ferror@plt+0x28294>  // b.first
  42c20c:	cmp	x2, #0x1
  42c210:	mov	x1, #0x1                   	// #1
  42c214:	b.ls	42c224 <ferror@plt+0x28294>  // b.plast
  42c218:	lsl	x1, x1, #1
  42c21c:	cmp	x2, x1
  42c220:	b.hi	42c218 <ferror@plt+0x28288>  // b.pmore
  42c224:	str	x1, [x19, #16]
  42c228:	mov	x0, x3
  42c22c:	bl	417cc8 <ferror@plt+0x13d38>
  42c230:	mov	x3, x0
  42c234:	ldr	x22, [x19, #8]
  42c238:	add	x20, x0, x24
  42c23c:	str	x0, [x19]
  42c240:	cmp	x22, x21
  42c244:	b.hi	42c2a0 <ferror@plt+0x28310>  // b.pmore
  42c248:	cmp	x24, x21
  42c24c:	mov	x22, #0x0                   	// #0
  42c250:	b.cc	42c27c <ferror@plt+0x282ec>  // b.lo, b.ul, b.last
  42c254:	cmp	x22, x23
  42c258:	b.cs	42c0ec <ferror@plt+0x2815c>  // b.hs, b.nlast
  42c25c:	add	x0, x22, x21
  42c260:	add	x1, x22, x23
  42c264:	add	x0, x3, x0
  42c268:	add	x1, x20, x1
  42c26c:	sub	x2, x23, x22
  42c270:	bl	403460 <memcpy@plt>
  42c274:	ldr	x3, [x19]
  42c278:	b	42c0ec <ferror@plt+0x2815c>
  42c27c:	sub	x24, x21, x24
  42c280:	add	x0, x3, x21
  42c284:	cmp	x24, x23
  42c288:	mov	x1, x20
  42c28c:	csel	x22, x24, x23, ls  // ls = plast
  42c290:	mov	x2, x22
  42c294:	bl	403460 <memcpy@plt>
  42c298:	ldr	x3, [x19]
  42c29c:	b	42c254 <ferror@plt+0x282c4>
  42c2a0:	add	x0, x21, x23
  42c2a4:	add	x1, x3, x21
  42c2a8:	add	x0, x3, x0
  42c2ac:	sub	x2, x22, x21
  42c2b0:	bl	403480 <memmove@plt>
  42c2b4:	ldr	x3, [x19]
  42c2b8:	b	42c248 <ferror@plt+0x282b8>
  42c2bc:	nop
  42c2c0:	stp	x29, x30, [sp, #-48]!
  42c2c4:	mov	x29, sp
  42c2c8:	stp	x19, x20, [sp, #16]
  42c2cc:	mov	x19, x0
  42c2d0:	cbz	x0, 42c3c8 <ferror@plt+0x28438>
  42c2d4:	ldr	x0, [x0, #16]
  42c2d8:	str	x21, [sp, #32]
  42c2dc:	and	w21, w2, #0xff
  42c2e0:	mov	x20, x1
  42c2e4:	ldr	x2, [x19, #8]
  42c2e8:	add	x1, x2, #0x1
  42c2ec:	cmp	x1, x0
  42c2f0:	b.cc	42c330 <ferror@plt+0x283a0>  // b.lo, b.ul, b.last
  42c2f4:	adds	x2, x2, #0x2
  42c2f8:	mov	x1, #0xffffffffffffffff    	// #-1
  42c2fc:	b.mi	42c31c <ferror@plt+0x2838c>  // b.first
  42c300:	cmp	x2, #0x1
  42c304:	mov	x1, #0x1                   	// #1
  42c308:	b.ls	42c31c <ferror@plt+0x2838c>  // b.plast
  42c30c:	nop
  42c310:	lsl	x1, x1, #1
  42c314:	cmp	x2, x1
  42c318:	b.hi	42c310 <ferror@plt+0x28380>  // b.pmore
  42c31c:	ldr	x0, [x19]
  42c320:	str	x1, [x19, #16]
  42c324:	bl	417cc8 <ferror@plt+0x13d38>
  42c328:	str	x0, [x19]
  42c32c:	ldr	x2, [x19, #8]
  42c330:	tbnz	x20, #63, 42c3bc <ferror@plt+0x2842c>
  42c334:	cmp	x20, x2
  42c338:	b.hi	42c388 <ferror@plt+0x283f8>  // b.pmore
  42c33c:	ldr	x0, [x19]
  42c340:	add	x1, x0, x20
  42c344:	b.cs	42c360 <ferror@plt+0x283d0>  // b.hs, b.nlast
  42c348:	add	x3, x20, #0x1
  42c34c:	sub	x2, x2, x20
  42c350:	add	x0, x0, x3
  42c354:	bl	403480 <memmove@plt>
  42c358:	ldr	x1, [x19]
  42c35c:	add	x1, x1, x20
  42c360:	strb	w21, [x1]
  42c364:	ldp	x1, x0, [x19]
  42c368:	add	x0, x0, #0x1
  42c36c:	str	x0, [x19, #8]
  42c370:	strb	wzr, [x1, x0]
  42c374:	mov	x0, x19
  42c378:	ldp	x19, x20, [sp, #16]
  42c37c:	ldr	x21, [sp, #32]
  42c380:	ldp	x29, x30, [sp], #48
  42c384:	ret
  42c388:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c38c:	add	x1, x1, #0xe60
  42c390:	add	x1, x1, #0x150
  42c394:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c398:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c39c:	add	x2, x2, #0xde8
  42c3a0:	add	x0, x0, #0xf78
  42c3a4:	bl	419d28 <ferror@plt+0x15d98>
  42c3a8:	mov	x0, x19
  42c3ac:	ldp	x19, x20, [sp, #16]
  42c3b0:	ldr	x21, [sp, #32]
  42c3b4:	ldp	x29, x30, [sp], #48
  42c3b8:	ret
  42c3bc:	ldr	x1, [x19]
  42c3c0:	add	x1, x1, x2
  42c3c4:	b	42c360 <ferror@plt+0x283d0>
  42c3c8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c3cc:	add	x1, x1, #0xe60
  42c3d0:	add	x1, x1, #0x150
  42c3d4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42c3d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c3dc:	add	x2, x2, #0xc58
  42c3e0:	add	x0, x0, #0xf78
  42c3e4:	bl	419d28 <ferror@plt+0x15d98>
  42c3e8:	mov	x0, x19
  42c3ec:	ldp	x19, x20, [sp, #16]
  42c3f0:	ldp	x29, x30, [sp], #48
  42c3f4:	ret
  42c3f8:	stp	x29, x30, [sp, #-96]!
  42c3fc:	mov	x29, sp
  42c400:	stp	x19, x20, [sp, #16]
  42c404:	mov	x19, x0
  42c408:	cbz	x0, 42c624 <ferror@plt+0x28694>
  42c40c:	stp	x27, x28, [sp, #80]
  42c410:	mov	x27, x1
  42c414:	cbz	x1, 42c654 <ferror@plt+0x286c4>
  42c418:	mov	x0, x1
  42c41c:	stp	x21, x22, [sp, #32]
  42c420:	mov	w21, w3
  42c424:	stp	x23, x24, [sp, #48]
  42c428:	mov	x24, x2
  42c42c:	stp	x25, x26, [sp, #64]
  42c430:	bl	4034d0 <strlen@plt>
  42c434:	ldrb	w20, [x27]
  42c438:	cmp	w21, #0x0
  42c43c:	add	x25, x27, x0
  42c440:	cset	w22, ne  // ne = any
  42c444:	cbz	w20, 42c4d0 <ferror@plt+0x28540>
  42c448:	adrp	x21, 451000 <ferror@plt+0x4d070>
  42c44c:	add	x21, x21, #0xe60
  42c450:	mov	w26, #0x25                  	// #37
  42c454:	adrp	x23, 451000 <ferror@plt+0x4d070>
  42c458:	tst	x20, #0x80
  42c45c:	and	x28, x20, #0xff
  42c460:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  42c464:	b.eq	42c4f0 <ferror@plt+0x28560>  // b.none
  42c468:	sub	x1, x25, x27
  42c46c:	mov	x0, x27
  42c470:	bl	435c00 <ferror@plt+0x31c70>
  42c474:	cmn	w0, #0x3
  42c478:	b.ls	42c5cc <ferror@plt+0x2863c>  // b.plast
  42c47c:	ldr	x1, [x23, #3512]
  42c480:	ubfiz	x0, x20, #1, #8
  42c484:	ldrh	w0, [x1, x0]
  42c488:	tbnz	w0, #0, 42c4a0 <ferror@plt+0x28510>
  42c48c:	cbz	x24, 42c544 <ferror@plt+0x285b4>
  42c490:	mov	w1, w20
  42c494:	mov	x0, x24
  42c498:	bl	403c40 <strchr@plt>
  42c49c:	cbz	x0, 42c544 <ferror@plt+0x285b4>
  42c4a0:	ldp	x0, x2, [x19, #8]
  42c4a4:	add	x1, x0, #0x1
  42c4a8:	cmp	x1, x2
  42c4ac:	b.cs	42c530 <ferror@plt+0x285a0>  // b.hs, b.nlast
  42c4b0:	ldr	x2, [x19]
  42c4b4:	str	x1, [x19, #8]
  42c4b8:	strb	w20, [x2, x0]
  42c4bc:	ldp	x1, x0, [x19]
  42c4c0:	strb	wzr, [x1, x0]
  42c4c4:	add	x27, x27, #0x1
  42c4c8:	ldrb	w20, [x27]
  42c4cc:	cbnz	w20, 42c458 <ferror@plt+0x284c8>
  42c4d0:	mov	x0, x19
  42c4d4:	ldp	x19, x20, [sp, #16]
  42c4d8:	ldp	x21, x22, [sp, #32]
  42c4dc:	ldp	x23, x24, [sp, #48]
  42c4e0:	ldp	x25, x26, [sp, #64]
  42c4e4:	ldp	x27, x28, [sp, #80]
  42c4e8:	ldp	x29, x30, [sp], #96
  42c4ec:	ret
  42c4f0:	ldr	x1, [x23, #3512]
  42c4f4:	ubfiz	x0, x20, #1, #8
  42c4f8:	ldrh	w0, [x1, x0]
  42c4fc:	tbnz	w0, #0, 42c4a0 <ferror@plt+0x28510>
  42c500:	sub	w0, w20, #0x2d
  42c504:	and	w0, w0, #0xff
  42c508:	cmp	w0, #0x1
  42c50c:	b.ls	42c4a0 <ferror@plt+0x28510>  // b.plast
  42c510:	cmp	w20, #0x5f
  42c514:	mov	w0, #0x7e                  	// #126
  42c518:	ccmp	w20, w0, #0x4, ne  // ne = any
  42c51c:	b.ne	42c48c <ferror@plt+0x284fc>  // b.any
  42c520:	ldp	x0, x2, [x19, #8]
  42c524:	add	x1, x0, #0x1
  42c528:	cmp	x1, x2
  42c52c:	b.cc	42c4b0 <ferror@plt+0x28520>  // b.lo, b.ul, b.last
  42c530:	mov	w2, w20
  42c534:	mov	x0, x19
  42c538:	mov	x1, #0xffffffffffffffff    	// #-1
  42c53c:	bl	42c2c0 <ferror@plt+0x28330>
  42c540:	b	42c4c4 <ferror@plt+0x28534>
  42c544:	ldp	x0, x2, [x19, #8]
  42c548:	add	x1, x0, #0x1
  42c54c:	cmp	x1, x2
  42c550:	b.cs	42c610 <ferror@plt+0x28680>  // b.hs, b.nlast
  42c554:	ldr	x2, [x19]
  42c558:	str	x1, [x19, #8]
  42c55c:	strb	w26, [x2, x0]
  42c560:	ldp	x1, x0, [x19]
  42c564:	strb	wzr, [x1, x0]
  42c568:	ldp	x0, x4, [x19, #8]
  42c56c:	ubfx	x3, x20, #4, #4
  42c570:	add	x3, x21, x3
  42c574:	ldrb	w2, [x3, #400]
  42c578:	add	x1, x0, #0x1
  42c57c:	cmp	x1, x4
  42c580:	b.cs	42c600 <ferror@plt+0x28670>  // b.hs, b.nlast
  42c584:	ldr	x3, [x19]
  42c588:	str	x1, [x19, #8]
  42c58c:	strb	w2, [x3, x0]
  42c590:	ldp	x1, x0, [x19]
  42c594:	strb	wzr, [x1, x0]
  42c598:	ldp	x0, x3, [x19, #8]
  42c59c:	and	x20, x20, #0xf
  42c5a0:	add	x20, x21, x20
  42c5a4:	ldrb	w2, [x20, #400]
  42c5a8:	add	x1, x0, #0x1
  42c5ac:	cmp	x1, x3
  42c5b0:	b.cs	42c5f0 <ferror@plt+0x28660>  // b.hs, b.nlast
  42c5b4:	ldr	x3, [x19]
  42c5b8:	str	x1, [x19, #8]
  42c5bc:	strb	w2, [x3, x0]
  42c5c0:	ldp	x1, x0, [x19]
  42c5c4:	strb	wzr, [x1, x0]
  42c5c8:	b	42c4c4 <ferror@plt+0x28534>
  42c5cc:	adrp	x3, 46a000 <ferror@plt+0x66070>
  42c5d0:	mov	x2, x27
  42c5d4:	mov	x0, x19
  42c5d8:	mov	x1, #0xffffffffffffffff    	// #-1
  42c5dc:	ldr	x3, [x3, #952]
  42c5e0:	ldrb	w3, [x3, x28]
  42c5e4:	add	x27, x27, x3
  42c5e8:	bl	42ac18 <ferror@plt+0x26c88>
  42c5ec:	b	42c4c8 <ferror@plt+0x28538>
  42c5f0:	mov	x0, x19
  42c5f4:	mov	x1, #0xffffffffffffffff    	// #-1
  42c5f8:	bl	42c2c0 <ferror@plt+0x28330>
  42c5fc:	b	42c4c4 <ferror@plt+0x28534>
  42c600:	mov	x0, x19
  42c604:	mov	x1, #0xffffffffffffffff    	// #-1
  42c608:	bl	42c2c0 <ferror@plt+0x28330>
  42c60c:	b	42c598 <ferror@plt+0x28608>
  42c610:	mov	x0, x19
  42c614:	mov	w2, #0x25                  	// #37
  42c618:	mov	x1, #0xffffffffffffffff    	// #-1
  42c61c:	bl	42c2c0 <ferror@plt+0x28330>
  42c620:	b	42c568 <ferror@plt+0x285d8>
  42c624:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c628:	add	x1, x1, #0xe60
  42c62c:	add	x1, x1, #0x168
  42c630:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42c634:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c638:	add	x2, x2, #0xc58
  42c63c:	add	x0, x0, #0xf78
  42c640:	bl	419d28 <ferror@plt+0x15d98>
  42c644:	mov	x0, x19
  42c648:	ldp	x19, x20, [sp, #16]
  42c64c:	ldp	x29, x30, [sp], #96
  42c650:	ret
  42c654:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c658:	add	x1, x1, #0xe60
  42c65c:	add	x1, x1, #0x168
  42c660:	mov	x19, #0x0                   	// #0
  42c664:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c668:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c66c:	add	x2, x2, #0xe10
  42c670:	add	x0, x0, #0xf78
  42c674:	bl	419d28 <ferror@plt+0x15d98>
  42c678:	mov	x0, x19
  42c67c:	ldp	x19, x20, [sp, #16]
  42c680:	ldp	x27, x28, [sp, #80]
  42c684:	ldp	x29, x30, [sp], #96
  42c688:	ret
  42c68c:	nop
  42c690:	stp	x29, x30, [sp, #-64]!
  42c694:	mov	x29, sp
  42c698:	stp	x19, x20, [sp, #16]
  42c69c:	mov	x19, x0
  42c6a0:	cbz	x0, 42c878 <ferror@plt+0x288e8>
  42c6a4:	stp	x21, x22, [sp, #32]
  42c6a8:	mov	w20, w2
  42c6ac:	mov	x22, x1
  42c6b0:	stp	x23, x24, [sp, #48]
  42c6b4:	cmp	w2, #0x7f
  42c6b8:	b.hi	42c754 <ferror@plt+0x287c4>  // b.pmore
  42c6bc:	mov	w21, #0x0                   	// #0
  42c6c0:	mov	w23, #0x0                   	// #0
  42c6c4:	mov	x24, #0x1                   	// #1
  42c6c8:	ldp	x2, x1, [x19, #8]
  42c6cc:	add	x0, x2, x24
  42c6d0:	cmp	x0, x1
  42c6d4:	b.cc	42c710 <ferror@plt+0x28780>  // b.lo, b.ul, b.last
  42c6d8:	adds	x0, x0, #0x1
  42c6dc:	mov	x1, #0xffffffffffffffff    	// #-1
  42c6e0:	b.mi	42c6fc <ferror@plt+0x2876c>  // b.first
  42c6e4:	cmp	x0, #0x1
  42c6e8:	mov	x1, #0x1                   	// #1
  42c6ec:	b.ls	42c6fc <ferror@plt+0x2876c>  // b.plast
  42c6f0:	lsl	x1, x1, #1
  42c6f4:	cmp	x0, x1
  42c6f8:	b.hi	42c6f0 <ferror@plt+0x28760>  // b.pmore
  42c6fc:	ldr	x0, [x19]
  42c700:	str	x1, [x19, #16]
  42c704:	bl	417cc8 <ferror@plt+0x13d38>
  42c708:	str	x0, [x19]
  42c70c:	ldr	x2, [x19, #8]
  42c710:	tbnz	x22, #63, 42c86c <ferror@plt+0x288dc>
  42c714:	cmp	x22, x2
  42c718:	b.ls	42c7a4 <ferror@plt+0x28814>  // b.plast
  42c71c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c720:	add	x1, x1, #0xe60
  42c724:	add	x1, x1, #0x1a0
  42c728:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c72c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c730:	add	x2, x2, #0xde8
  42c734:	add	x0, x0, #0xf78
  42c738:	bl	419d28 <ferror@plt+0x15d98>
  42c73c:	mov	x0, x19
  42c740:	ldp	x19, x20, [sp, #16]
  42c744:	ldp	x21, x22, [sp, #32]
  42c748:	ldp	x23, x24, [sp, #48]
  42c74c:	ldp	x29, x30, [sp], #64
  42c750:	ret
  42c754:	cmp	w2, #0x7ff
  42c758:	b.ls	42c8b0 <ferror@plt+0x28920>  // b.plast
  42c75c:	mov	w0, #0xffff                	// #65535
  42c760:	cmp	w2, w0
  42c764:	b.ls	42c8c0 <ferror@plt+0x28930>  // b.plast
  42c768:	mov	w0, #0x1fffff              	// #2097151
  42c76c:	cmp	w2, w0
  42c770:	b.ls	42c8d8 <ferror@plt+0x28948>  // b.plast
  42c774:	mov	w0, #0x3ffffff             	// #67108863
  42c778:	mov	w1, #0x5                   	// #5
  42c77c:	cmp	w2, w0
  42c780:	mov	w21, #0x4                   	// #4
  42c784:	mov	w23, #0xf8                  	// #248
  42c788:	csel	w21, w21, w1, ls  // ls = plast
  42c78c:	mov	x24, #0x5                   	// #5
  42c790:	mov	w1, #0xfc                  	// #252
  42c794:	mov	x0, #0x6                   	// #6
  42c798:	csel	w23, w23, w1, ls  // ls = plast
  42c79c:	csel	x24, x24, x0, ls  // ls = plast
  42c7a0:	b	42c6c8 <ferror@plt+0x28738>
  42c7a4:	ldr	x0, [x19]
  42c7a8:	add	x1, x0, x22
  42c7ac:	b.cs	42c7c8 <ferror@plt+0x28838>  // b.hs, b.nlast
  42c7b0:	add	x3, x22, x24
  42c7b4:	sub	x2, x2, x22
  42c7b8:	add	x0, x0, x3
  42c7bc:	bl	403480 <memmove@plt>
  42c7c0:	ldr	x0, [x19]
  42c7c4:	add	x1, x0, x22
  42c7c8:	cbz	w21, 42c83c <ferror@plt+0x288ac>
  42c7cc:	and	w0, w20, #0x3f
  42c7d0:	lsr	w2, w20, #6
  42c7d4:	orr	w0, w0, #0xffffff80
  42c7d8:	strb	w0, [x1, w21, sxtw]
  42c7dc:	subs	w3, w21, #0x1
  42c7e0:	b.eq	42c8d0 <ferror@plt+0x28940>  // b.none
  42c7e4:	and	w2, w2, #0x3f
  42c7e8:	lsr	w0, w20, #12
  42c7ec:	orr	w2, w2, #0xffffff80
  42c7f0:	strb	w2, [x1, w3, sxtw]
  42c7f4:	subs	w2, w21, #0x2
  42c7f8:	b.eq	42c8a8 <ferror@plt+0x28918>  // b.none
  42c7fc:	and	w0, w0, #0x3f
  42c800:	subs	w21, w21, #0x3
  42c804:	orr	w0, w0, #0xffffff80
  42c808:	strb	w0, [x1, w2, sxtw]
  42c80c:	lsr	w0, w20, #18
  42c810:	b.eq	42c8a8 <ferror@plt+0x28918>  // b.none
  42c814:	and	w0, w0, #0x3f
  42c818:	cmp	w21, #0x1
  42c81c:	orr	w0, w0, #0xffffff80
  42c820:	strb	w0, [x1, w21, sxtw]
  42c824:	lsr	w0, w20, #24
  42c828:	b.eq	42c8a8 <ferror@plt+0x28918>  // b.none
  42c82c:	and	w0, w0, #0x3f
  42c830:	lsr	w20, w20, #30
  42c834:	orr	w0, w0, #0xffffff80
  42c838:	strb	w0, [x1, #1]
  42c83c:	orr	w20, w23, w20
  42c840:	strb	w20, [x1]
  42c844:	ldp	x1, x0, [x19]
  42c848:	add	x0, x24, x0
  42c84c:	str	x0, [x19, #8]
  42c850:	strb	wzr, [x1, x0]
  42c854:	mov	x0, x19
  42c858:	ldp	x19, x20, [sp, #16]
  42c85c:	ldp	x21, x22, [sp, #32]
  42c860:	ldp	x23, x24, [sp, #48]
  42c864:	ldp	x29, x30, [sp], #64
  42c868:	ret
  42c86c:	ldr	x1, [x19]
  42c870:	add	x1, x1, x2
  42c874:	b	42c7c8 <ferror@plt+0x28838>
  42c878:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c87c:	add	x1, x1, #0xe60
  42c880:	add	x1, x1, #0x1a0
  42c884:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42c888:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c88c:	add	x2, x2, #0xc58
  42c890:	add	x0, x0, #0xf78
  42c894:	bl	419d28 <ferror@plt+0x15d98>
  42c898:	mov	x0, x19
  42c89c:	ldp	x19, x20, [sp, #16]
  42c8a0:	ldp	x29, x30, [sp], #64
  42c8a4:	ret
  42c8a8:	mov	w20, w0
  42c8ac:	b	42c83c <ferror@plt+0x288ac>
  42c8b0:	mov	w21, #0x1                   	// #1
  42c8b4:	mov	w23, #0xc0                  	// #192
  42c8b8:	mov	x24, #0x2                   	// #2
  42c8bc:	b	42c6c8 <ferror@plt+0x28738>
  42c8c0:	mov	w21, #0x2                   	// #2
  42c8c4:	mov	w23, #0xe0                  	// #224
  42c8c8:	mov	x24, #0x3                   	// #3
  42c8cc:	b	42c6c8 <ferror@plt+0x28738>
  42c8d0:	mov	w20, w2
  42c8d4:	b	42c83c <ferror@plt+0x288ac>
  42c8d8:	mov	w21, #0x3                   	// #3
  42c8dc:	mov	w23, #0xf0                  	// #240
  42c8e0:	mov	x24, #0x4                   	// #4
  42c8e4:	b	42c6c8 <ferror@plt+0x28738>
  42c8e8:	stp	x29, x30, [sp, #-64]!
  42c8ec:	mov	x29, sp
  42c8f0:	stp	x19, x20, [sp, #16]
  42c8f4:	mov	x19, x0
  42c8f8:	cbz	x2, 42c9b8 <ferror@plt+0x28a28>
  42c8fc:	mov	x20, x2
  42c900:	mov	x0, x2
  42c904:	stp	x21, x22, [sp, #32]
  42c908:	mov	x21, x1
  42c90c:	bl	4034d0 <strlen@plt>
  42c910:	mov	x2, x0
  42c914:	cbz	x19, 42c9e8 <ferror@plt+0x28a58>
  42c918:	cbz	x0, 42c9a4 <ferror@plt+0x28a14>
  42c91c:	ldr	x0, [x19, #8]
  42c920:	cmp	x21, x0
  42c924:	b.hi	42c970 <ferror@plt+0x289e0>  // b.pmore
  42c928:	add	x22, x2, x21
  42c92c:	cmp	x0, x22
  42c930:	ldr	x0, [x19]
  42c934:	b.cc	42ca10 <ferror@plt+0x28a80>  // b.lo, b.ul, b.last
  42c938:	mov	x1, x20
  42c93c:	add	x0, x0, x21
  42c940:	bl	403460 <memcpy@plt>
  42c944:	ldr	x0, [x19, #8]
  42c948:	cmp	x22, x0
  42c94c:	b.ls	42c9a4 <ferror@plt+0x28a14>  // b.plast
  42c950:	ldr	x0, [x19]
  42c954:	strb	wzr, [x0, x22]
  42c958:	str	x22, [x19, #8]
  42c95c:	ldp	x21, x22, [sp, #32]
  42c960:	mov	x0, x19
  42c964:	ldp	x19, x20, [sp, #16]
  42c968:	ldp	x29, x30, [sp], #64
  42c96c:	ret
  42c970:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c974:	add	x1, x1, #0xe60
  42c978:	add	x1, x1, #0x1d0
  42c97c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c980:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c984:	add	x2, x2, #0xde8
  42c988:	add	x0, x0, #0xf78
  42c98c:	bl	419d28 <ferror@plt+0x15d98>
  42c990:	mov	x0, x19
  42c994:	ldp	x19, x20, [sp, #16]
  42c998:	ldp	x21, x22, [sp, #32]
  42c99c:	ldp	x29, x30, [sp], #64
  42c9a0:	ret
  42c9a4:	mov	x0, x19
  42c9a8:	ldp	x19, x20, [sp, #16]
  42c9ac:	ldp	x21, x22, [sp, #32]
  42c9b0:	ldp	x29, x30, [sp], #64
  42c9b4:	ret
  42c9b8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c9bc:	add	x1, x1, #0xe60
  42c9c0:	add	x1, x1, #0x1b8
  42c9c4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42c9c8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c9cc:	add	x2, x2, #0xe00
  42c9d0:	add	x0, x0, #0xf78
  42c9d4:	bl	419d28 <ferror@plt+0x15d98>
  42c9d8:	mov	x0, x19
  42c9dc:	ldp	x19, x20, [sp, #16]
  42c9e0:	ldp	x29, x30, [sp], #64
  42c9e4:	ret
  42c9e8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42c9ec:	add	x1, x1, #0xe60
  42c9f0:	add	x1, x1, #0x1d0
  42c9f4:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42c9f8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42c9fc:	add	x2, x2, #0xc58
  42ca00:	add	x0, x0, #0xf78
  42ca04:	bl	419d28 <ferror@plt+0x15d98>
  42ca08:	ldp	x21, x22, [sp, #32]
  42ca0c:	b	42c960 <ferror@plt+0x289d0>
  42ca10:	ldr	x1, [x19, #16]
  42ca14:	cmp	x22, x1
  42ca18:	b.cc	42c938 <ferror@plt+0x289a8>  // b.lo, b.ul, b.last
  42ca1c:	adds	x3, x22, #0x1
  42ca20:	mov	x1, #0xffffffffffffffff    	// #-1
  42ca24:	b.mi	42ca44 <ferror@plt+0x28ab4>  // b.first
  42ca28:	cmp	x3, #0x1
  42ca2c:	mov	x1, #0x1                   	// #1
  42ca30:	b.ls	42ca44 <ferror@plt+0x28ab4>  // b.plast
  42ca34:	nop
  42ca38:	lsl	x1, x1, #1
  42ca3c:	cmp	x3, x1
  42ca40:	b.hi	42ca38 <ferror@plt+0x28aa8>  // b.pmore
  42ca44:	str	x1, [x19, #16]
  42ca48:	str	x2, [sp, #56]
  42ca4c:	bl	417cc8 <ferror@plt+0x13d38>
  42ca50:	str	x0, [x19]
  42ca54:	ldr	x2, [sp, #56]
  42ca58:	b	42c938 <ferror@plt+0x289a8>
  42ca5c:	nop
  42ca60:	stp	x29, x30, [sp, #-80]!
  42ca64:	mov	x29, sp
  42ca68:	stp	x19, x20, [sp, #16]
  42ca6c:	mov	x19, x0
  42ca70:	cbz	x0, 42cb30 <ferror@plt+0x28ba0>
  42ca74:	cbz	x3, 42cae8 <ferror@plt+0x28b58>
  42ca78:	stp	x21, x22, [sp, #32]
  42ca7c:	mov	x21, x2
  42ca80:	cbz	x2, 42cb78 <ferror@plt+0x28be8>
  42ca84:	str	x23, [sp, #48]
  42ca88:	mov	x20, x1
  42ca8c:	ldr	x23, [x0, #8]
  42ca90:	cmp	x1, x23
  42ca94:	b.hi	42caf8 <ferror@plt+0x28b68>  // b.pmore
  42ca98:	mov	x2, x3
  42ca9c:	tbz	x3, #63, 42caac <ferror@plt+0x28b1c>
  42caa0:	mov	x0, x21
  42caa4:	bl	4034d0 <strlen@plt>
  42caa8:	mov	x2, x0
  42caac:	add	x22, x20, x2
  42cab0:	cmp	x23, x22
  42cab4:	ldr	x0, [x19]
  42cab8:	b.cc	42cbac <ferror@plt+0x28c1c>  // b.lo, b.ul, b.last
  42cabc:	mov	x1, x21
  42cac0:	add	x0, x0, x20
  42cac4:	bl	403460 <memcpy@plt>
  42cac8:	ldr	x0, [x19, #8]
  42cacc:	cmp	x22, x0
  42cad0:	b.ls	42cb60 <ferror@plt+0x28bd0>  // b.plast
  42cad4:	ldr	x0, [x19]
  42cad8:	strb	wzr, [x0, x22]
  42cadc:	ldr	x23, [sp, #48]
  42cae0:	str	x22, [x19, #8]
  42cae4:	ldp	x21, x22, [sp, #32]
  42cae8:	mov	x0, x19
  42caec:	ldp	x19, x20, [sp, #16]
  42caf0:	ldp	x29, x30, [sp], #80
  42caf4:	ret
  42caf8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cafc:	add	x1, x1, #0xe60
  42cb00:	add	x1, x1, #0x1d0
  42cb04:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42cb08:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cb0c:	add	x2, x2, #0xde8
  42cb10:	add	x0, x0, #0xf78
  42cb14:	bl	419d28 <ferror@plt+0x15d98>
  42cb18:	mov	x0, x19
  42cb1c:	ldp	x19, x20, [sp, #16]
  42cb20:	ldp	x21, x22, [sp, #32]
  42cb24:	ldr	x23, [sp, #48]
  42cb28:	ldp	x29, x30, [sp], #80
  42cb2c:	ret
  42cb30:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cb34:	add	x1, x1, #0xe60
  42cb38:	add	x1, x1, #0x1d0
  42cb3c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42cb40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cb44:	add	x2, x2, #0xc58
  42cb48:	add	x0, x0, #0xf78
  42cb4c:	bl	419d28 <ferror@plt+0x15d98>
  42cb50:	mov	x0, x19
  42cb54:	ldp	x19, x20, [sp, #16]
  42cb58:	ldp	x29, x30, [sp], #80
  42cb5c:	ret
  42cb60:	mov	x0, x19
  42cb64:	ldp	x19, x20, [sp, #16]
  42cb68:	ldp	x21, x22, [sp, #32]
  42cb6c:	ldr	x23, [sp, #48]
  42cb70:	ldp	x29, x30, [sp], #80
  42cb74:	ret
  42cb78:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cb7c:	add	x1, x1, #0xe60
  42cb80:	add	x1, x1, #0x1d0
  42cb84:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42cb88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cb8c:	add	x2, x2, #0xe00
  42cb90:	add	x0, x0, #0xf78
  42cb94:	bl	419d28 <ferror@plt+0x15d98>
  42cb98:	mov	x0, x19
  42cb9c:	ldp	x19, x20, [sp, #16]
  42cba0:	ldp	x21, x22, [sp, #32]
  42cba4:	ldp	x29, x30, [sp], #80
  42cba8:	ret
  42cbac:	ldr	x1, [x19, #16]
  42cbb0:	cmp	x22, x1
  42cbb4:	b.cc	42cabc <ferror@plt+0x28b2c>  // b.lo, b.ul, b.last
  42cbb8:	adds	x3, x22, #0x1
  42cbbc:	mov	x1, #0xffffffffffffffff    	// #-1
  42cbc0:	b.mi	42cbdc <ferror@plt+0x28c4c>  // b.first
  42cbc4:	cmp	x3, #0x1
  42cbc8:	mov	x1, #0x1                   	// #1
  42cbcc:	b.ls	42cbdc <ferror@plt+0x28c4c>  // b.plast
  42cbd0:	lsl	x1, x1, #1
  42cbd4:	cmp	x3, x1
  42cbd8:	b.hi	42cbd0 <ferror@plt+0x28c40>  // b.pmore
  42cbdc:	str	x1, [x19, #16]
  42cbe0:	str	x2, [sp, #72]
  42cbe4:	bl	417cc8 <ferror@plt+0x13d38>
  42cbe8:	str	x0, [x19]
  42cbec:	ldr	x2, [sp, #72]
  42cbf0:	b	42cabc <ferror@plt+0x28b2c>
  42cbf4:	nop
  42cbf8:	stp	x29, x30, [sp, #-32]!
  42cbfc:	mov	x29, sp
  42cc00:	stp	x19, x20, [sp, #16]
  42cc04:	mov	x19, x0
  42cc08:	cbz	x0, 42ccfc <ferror@plt+0x28d6c>
  42cc0c:	mov	x0, x1
  42cc10:	tbnz	x1, #63, 42ccd8 <ferror@plt+0x28d48>
  42cc14:	ldr	x3, [x19, #8]
  42cc18:	cmp	x3, x1
  42cc1c:	b.cc	42cc60 <ferror@plt+0x28cd0>  // b.lo, b.ul, b.last
  42cc20:	tbnz	x2, #63, 42cc90 <ferror@plt+0x28d00>
  42cc24:	add	x1, x1, x2
  42cc28:	cmp	x3, x1
  42cc2c:	b.cs	42ccb4 <ferror@plt+0x28d24>  // b.hs, b.nlast
  42cc30:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cc34:	add	x1, x1, #0xe60
  42cc38:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42cc3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cc40:	add	x1, x1, #0x1e8
  42cc44:	add	x2, x2, #0xe38
  42cc48:	add	x0, x0, #0xf78
  42cc4c:	bl	419d28 <ferror@plt+0x15d98>
  42cc50:	mov	x0, x19
  42cc54:	ldp	x19, x20, [sp, #16]
  42cc58:	ldp	x29, x30, [sp], #32
  42cc5c:	ret
  42cc60:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cc64:	add	x1, x1, #0xe60
  42cc68:	add	x1, x1, #0x1e8
  42cc6c:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42cc70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cc74:	add	x2, x2, #0xde8
  42cc78:	add	x0, x0, #0xf78
  42cc7c:	bl	419d28 <ferror@plt+0x15d98>
  42cc80:	mov	x0, x19
  42cc84:	ldp	x19, x20, [sp, #16]
  42cc88:	ldp	x29, x30, [sp], #32
  42cc8c:	ret
  42cc90:	ldr	x4, [x19]
  42cc94:	sub	x20, x3, x1
  42cc98:	sub	x2, x3, x20
  42cc9c:	str	x2, [x19, #8]
  42cca0:	mov	x0, x19
  42cca4:	strb	wzr, [x4, x2]
  42cca8:	ldp	x19, x20, [sp, #16]
  42ccac:	ldp	x29, x30, [sp], #32
  42ccb0:	ret
  42ccb4:	mov	x20, x2
  42ccb8:	ldr	x4, [x19]
  42ccbc:	b.ls	42cc98 <ferror@plt+0x28d08>  // b.plast
  42ccc0:	sub	x2, x3, x1
  42ccc4:	add	x0, x4, x0
  42ccc8:	add	x1, x4, x1
  42cccc:	bl	403480 <memmove@plt>
  42ccd0:	ldp	x4, x3, [x19]
  42ccd4:	b	42cc98 <ferror@plt+0x28d08>
  42ccd8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ccdc:	add	x1, x1, #0xe60
  42cce0:	add	x1, x1, #0x1e8
  42cce4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  42cce8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ccec:	add	x2, x2, #0xe28
  42ccf0:	add	x0, x0, #0xf78
  42ccf4:	bl	419d28 <ferror@plt+0x15d98>
  42ccf8:	b	42cc50 <ferror@plt+0x28cc0>
  42ccfc:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cd00:	add	x1, x1, #0xe60
  42cd04:	add	x1, x1, #0x1e8
  42cd08:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42cd0c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cd10:	add	x2, x2, #0xc58
  42cd14:	add	x0, x0, #0xf78
  42cd18:	bl	419d28 <ferror@plt+0x15d98>
  42cd1c:	b	42cc50 <ferror@plt+0x28cc0>
  42cd20:	stp	x29, x30, [sp, #-48]!
  42cd24:	mov	x29, sp
  42cd28:	str	x21, [sp, #32]
  42cd2c:	mov	x21, x0
  42cd30:	cbz	x0, 42cd78 <ferror@plt+0x28de8>
  42cd34:	stp	x19, x20, [sp, #16]
  42cd38:	ldp	x19, x1, [x0]
  42cd3c:	cbz	w1, 42cd64 <ferror@plt+0x28dd4>
  42cd40:	sub	w20, w1, #0x1
  42cd44:	add	x20, x20, #0x1
  42cd48:	add	x20, x19, x20
  42cd4c:	nop
  42cd50:	ldrb	w0, [x19]
  42cd54:	bl	428cd0 <ferror@plt+0x24d40>
  42cd58:	strb	w0, [x19], #1
  42cd5c:	cmp	x20, x19
  42cd60:	b.ne	42cd50 <ferror@plt+0x28dc0>  // b.any
  42cd64:	mov	x0, x21
  42cd68:	ldp	x19, x20, [sp, #16]
  42cd6c:	ldr	x21, [sp, #32]
  42cd70:	ldp	x29, x30, [sp], #48
  42cd74:	ret
  42cd78:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cd7c:	add	x1, x1, #0xe60
  42cd80:	add	x1, x1, #0x1f8
  42cd84:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42cd88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cd8c:	add	x2, x2, #0xc58
  42cd90:	add	x0, x0, #0xf78
  42cd94:	bl	419d28 <ferror@plt+0x15d98>
  42cd98:	mov	x0, x21
  42cd9c:	ldr	x21, [sp, #32]
  42cda0:	ldp	x29, x30, [sp], #48
  42cda4:	ret
  42cda8:	stp	x29, x30, [sp, #-48]!
  42cdac:	mov	x29, sp
  42cdb0:	str	x21, [sp, #32]
  42cdb4:	mov	x21, x0
  42cdb8:	cbz	x0, 42ce00 <ferror@plt+0x28e70>
  42cdbc:	stp	x19, x20, [sp, #16]
  42cdc0:	ldp	x19, x1, [x0]
  42cdc4:	cbz	w1, 42cdec <ferror@plt+0x28e5c>
  42cdc8:	sub	w20, w1, #0x1
  42cdcc:	add	x20, x20, #0x1
  42cdd0:	add	x20, x19, x20
  42cdd4:	nop
  42cdd8:	ldrb	w0, [x19]
  42cddc:	bl	428d00 <ferror@plt+0x24d70>
  42cde0:	strb	w0, [x19], #1
  42cde4:	cmp	x20, x19
  42cde8:	b.ne	42cdd8 <ferror@plt+0x28e48>  // b.any
  42cdec:	mov	x0, x21
  42cdf0:	ldp	x19, x20, [sp, #16]
  42cdf4:	ldr	x21, [sp, #32]
  42cdf8:	ldp	x29, x30, [sp], #48
  42cdfc:	ret
  42ce00:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42ce04:	add	x1, x1, #0xe60
  42ce08:	add	x1, x1, #0x210
  42ce0c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42ce10:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ce14:	add	x2, x2, #0xc58
  42ce18:	add	x0, x0, #0xf78
  42ce1c:	bl	419d28 <ferror@plt+0x15d98>
  42ce20:	mov	x0, x21
  42ce24:	ldr	x21, [sp, #32]
  42ce28:	ldp	x29, x30, [sp], #48
  42ce2c:	ret
  42ce30:	stp	x29, x30, [sp, #-64]!
  42ce34:	mov	x29, sp
  42ce38:	str	x23, [sp, #48]
  42ce3c:	mov	x23, x0
  42ce40:	cbz	x0, 42cea4 <ferror@plt+0x28f14>
  42ce44:	stp	x19, x20, [sp, #16]
  42ce48:	stp	x21, x22, [sp, #32]
  42ce4c:	ldp	x19, x21, [x0]
  42ce50:	cbz	x21, 42ce8c <ferror@plt+0x28efc>
  42ce54:	bl	403b00 <__ctype_b_loc@plt>
  42ce58:	add	x21, x19, x21
  42ce5c:	mov	x22, x0
  42ce60:	ldrb	w20, [x19]
  42ce64:	ldr	x1, [x22]
  42ce68:	ldrh	w1, [x1, x20, lsl #1]
  42ce6c:	tbz	w1, #8, 42ce80 <ferror@plt+0x28ef0>
  42ce70:	bl	403700 <__ctype_tolower_loc@plt>
  42ce74:	ldr	x0, [x0]
  42ce78:	ldr	w1, [x0, x20, lsl #2]
  42ce7c:	strb	w1, [x19]
  42ce80:	add	x19, x19, #0x1
  42ce84:	cmp	x19, x21
  42ce88:	b.ne	42ce60 <ferror@plt+0x28ed0>  // b.any
  42ce8c:	mov	x0, x23
  42ce90:	ldp	x19, x20, [sp, #16]
  42ce94:	ldp	x21, x22, [sp, #32]
  42ce98:	ldr	x23, [sp, #48]
  42ce9c:	ldp	x29, x30, [sp], #64
  42cea0:	ret
  42cea4:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cea8:	add	x1, x1, #0xe60
  42ceac:	add	x1, x1, #0x228
  42ceb0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42ceb4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ceb8:	add	x2, x2, #0xc58
  42cebc:	add	x0, x0, #0xf78
  42cec0:	bl	419d28 <ferror@plt+0x15d98>
  42cec4:	mov	x0, x23
  42cec8:	ldr	x23, [sp, #48]
  42cecc:	ldp	x29, x30, [sp], #64
  42ced0:	ret
  42ced4:	nop
  42ced8:	stp	x29, x30, [sp, #-64]!
  42cedc:	mov	x29, sp
  42cee0:	str	x23, [sp, #48]
  42cee4:	mov	x23, x0
  42cee8:	cbz	x0, 42cf4c <ferror@plt+0x28fbc>
  42ceec:	stp	x19, x20, [sp, #16]
  42cef0:	stp	x21, x22, [sp, #32]
  42cef4:	ldp	x19, x21, [x0]
  42cef8:	cbz	x21, 42cf34 <ferror@plt+0x28fa4>
  42cefc:	bl	403b00 <__ctype_b_loc@plt>
  42cf00:	add	x21, x19, x21
  42cf04:	mov	x22, x0
  42cf08:	ldrb	w20, [x19]
  42cf0c:	ldr	x1, [x22]
  42cf10:	ldrh	w1, [x1, x20, lsl #1]
  42cf14:	tbz	w1, #9, 42cf28 <ferror@plt+0x28f98>
  42cf18:	bl	403970 <__ctype_toupper_loc@plt>
  42cf1c:	ldr	x0, [x0]
  42cf20:	ldr	w1, [x0, x20, lsl #2]
  42cf24:	strb	w1, [x19]
  42cf28:	add	x19, x19, #0x1
  42cf2c:	cmp	x19, x21
  42cf30:	b.ne	42cf08 <ferror@plt+0x28f78>  // b.any
  42cf34:	mov	x0, x23
  42cf38:	ldp	x19, x20, [sp, #16]
  42cf3c:	ldp	x21, x22, [sp, #32]
  42cf40:	ldr	x23, [sp, #48]
  42cf44:	ldp	x29, x30, [sp], #64
  42cf48:	ret
  42cf4c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42cf50:	add	x1, x1, #0xe60
  42cf54:	add	x1, x1, #0x238
  42cf58:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42cf5c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42cf60:	add	x2, x2, #0xc58
  42cf64:	add	x0, x0, #0xf78
  42cf68:	bl	419d28 <ferror@plt+0x15d98>
  42cf6c:	mov	x0, x23
  42cf70:	ldr	x23, [sp, #48]
  42cf74:	ldp	x29, x30, [sp], #64
  42cf78:	ret
  42cf7c:	nop
  42cf80:	stp	x29, x30, [sp, #-96]!
  42cf84:	mov	x29, sp
  42cf88:	stp	x19, x20, [sp, #16]
  42cf8c:	mov	x19, x0
  42cf90:	cbz	x0, 42d054 <ferror@plt+0x290c4>
  42cf94:	mov	x0, x2
  42cf98:	cbz	x1, 42d080 <ferror@plt+0x290f0>
  42cf9c:	ldp	x6, x7, [x2]
  42cfa0:	add	x2, sp, #0x30
  42cfa4:	ldp	x4, x5, [x0, #16]
  42cfa8:	add	x0, sp, #0x58
  42cfac:	stp	x6, x7, [sp, #48]
  42cfb0:	stp	x4, x5, [sp, #64]
  42cfb4:	bl	43af58 <ferror@plt+0x36fc8>
  42cfb8:	mov	w20, w0
  42cfbc:	tbz	w0, #31, 42cfcc <ferror@plt+0x2903c>
  42cfc0:	ldp	x19, x20, [sp, #16]
  42cfc4:	ldp	x29, x30, [sp], #96
  42cfc8:	ret
  42cfcc:	ldp	x0, x3, [x19]
  42cfd0:	ldr	x1, [x19, #16]
  42cfd4:	str	x21, [sp, #32]
  42cfd8:	sxtw	x21, w20
  42cfdc:	add	x2, x21, x3
  42cfe0:	cmp	x2, x1
  42cfe4:	b.cc	42d01c <ferror@plt+0x2908c>  // b.lo, b.ul, b.last
  42cfe8:	adds	x2, x2, #0x1
  42cfec:	mov	x1, #0xffffffffffffffff    	// #-1
  42cff0:	b.mi	42d00c <ferror@plt+0x2907c>  // b.first
  42cff4:	cmp	x2, #0x1
  42cff8:	mov	x1, #0x1                   	// #1
  42cffc:	b.ls	42d00c <ferror@plt+0x2907c>  // b.plast
  42d000:	lsl	x1, x1, #1
  42d004:	cmp	x2, x1
  42d008:	b.hi	42d000 <ferror@plt+0x29070>  // b.pmore
  42d00c:	str	x1, [x19, #16]
  42d010:	bl	417cc8 <ferror@plt+0x13d38>
  42d014:	str	x0, [x19]
  42d018:	ldr	x3, [x19, #8]
  42d01c:	add	w2, w20, #0x1
  42d020:	ldr	x1, [sp, #88]
  42d024:	add	x0, x0, x3
  42d028:	sxtw	x2, w2
  42d02c:	bl	403460 <memcpy@plt>
  42d030:	ldr	x1, [x19, #8]
  42d034:	ldr	x0, [sp, #88]
  42d038:	add	x1, x1, x21
  42d03c:	str	x1, [x19, #8]
  42d040:	bl	417d40 <ferror@plt+0x13db0>
  42d044:	ldp	x19, x20, [sp, #16]
  42d048:	ldr	x21, [sp, #32]
  42d04c:	ldp	x29, x30, [sp], #96
  42d050:	ret
  42d054:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42d058:	add	x1, x1, #0xe60
  42d05c:	add	x1, x1, #0x248
  42d060:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42d064:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d068:	add	x2, x2, #0xc58
  42d06c:	add	x0, x0, #0xf78
  42d070:	bl	419d28 <ferror@plt+0x15d98>
  42d074:	ldp	x19, x20, [sp, #16]
  42d078:	ldp	x29, x30, [sp], #96
  42d07c:	ret
  42d080:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42d084:	add	x1, x1, #0xe60
  42d088:	add	x1, x1, #0x248
  42d08c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  42d090:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d094:	add	x2, x2, #0xc28
  42d098:	add	x0, x0, #0xf78
  42d09c:	bl	419d28 <ferror@plt+0x15d98>
  42d0a0:	ldp	x19, x20, [sp, #16]
  42d0a4:	ldp	x29, x30, [sp], #96
  42d0a8:	ret
  42d0ac:	nop
  42d0b0:	stp	x29, x30, [sp, #-128]!
  42d0b4:	mov	x29, sp
  42d0b8:	stp	x19, x20, [sp, #16]
  42d0bc:	mov	x19, x0
  42d0c0:	cbz	x0, 42d18c <ferror@plt+0x291fc>
  42d0c4:	ldr	x3, [x0]
  42d0c8:	str	xzr, [x0, #8]
  42d0cc:	ldp	x6, x7, [x2]
  42d0d0:	strb	wzr, [x3]
  42d0d4:	ldp	x4, x5, [x2, #16]
  42d0d8:	cbz	x1, 42d1d8 <ferror@plt+0x29248>
  42d0dc:	add	x2, sp, #0x30
  42d0e0:	add	x0, sp, #0x58
  42d0e4:	stp	x6, x7, [sp, #48]
  42d0e8:	stp	x4, x5, [sp, #64]
  42d0ec:	bl	43af58 <ferror@plt+0x36fc8>
  42d0f0:	mov	w20, w0
  42d0f4:	tbz	w0, #31, 42d104 <ferror@plt+0x29174>
  42d0f8:	ldp	x19, x20, [sp, #16]
  42d0fc:	ldp	x29, x30, [sp], #128
  42d100:	ret
  42d104:	ldp	x0, x3, [x19]
  42d108:	ldr	x1, [x19, #16]
  42d10c:	str	x21, [sp, #32]
  42d110:	sxtw	x21, w20
  42d114:	add	x2, x21, x3
  42d118:	cmp	x2, x1
  42d11c:	b.cc	42d154 <ferror@plt+0x291c4>  // b.lo, b.ul, b.last
  42d120:	adds	x2, x2, #0x1
  42d124:	mov	x1, #0xffffffffffffffff    	// #-1
  42d128:	b.mi	42d144 <ferror@plt+0x291b4>  // b.first
  42d12c:	cmp	x2, #0x1
  42d130:	mov	x1, #0x1                   	// #1
  42d134:	b.ls	42d144 <ferror@plt+0x291b4>  // b.plast
  42d138:	lsl	x1, x1, #1
  42d13c:	cmp	x2, x1
  42d140:	b.hi	42d138 <ferror@plt+0x291a8>  // b.pmore
  42d144:	str	x1, [x19, #16]
  42d148:	bl	417cc8 <ferror@plt+0x13d38>
  42d14c:	str	x0, [x19]
  42d150:	ldr	x3, [x19, #8]
  42d154:	add	w2, w20, #0x1
  42d158:	ldr	x1, [sp, #88]
  42d15c:	add	x0, x0, x3
  42d160:	sxtw	x2, w2
  42d164:	bl	403460 <memcpy@plt>
  42d168:	ldr	x1, [x19, #8]
  42d16c:	ldr	x0, [sp, #88]
  42d170:	add	x1, x1, x21
  42d174:	str	x1, [x19, #8]
  42d178:	bl	417d40 <ferror@plt+0x13db0>
  42d17c:	ldp	x19, x20, [sp, #16]
  42d180:	ldr	x21, [sp, #32]
  42d184:	ldp	x29, x30, [sp], #128
  42d188:	ret
  42d18c:	adrp	x20, 451000 <ferror@plt+0x4d070>
  42d190:	adrp	x19, 44d000 <ferror@plt+0x49070>
  42d194:	add	x20, x20, #0xe60
  42d198:	add	x19, x19, #0xf78
  42d19c:	str	x21, [sp, #32]
  42d1a0:	adrp	x21, 450000 <ferror@plt+0x4c070>
  42d1a4:	add	x21, x21, #0xc58
  42d1a8:	add	x1, x20, #0x38
  42d1ac:	mov	x0, x19
  42d1b0:	mov	x2, x21
  42d1b4:	bl	419d28 <ferror@plt+0x15d98>
  42d1b8:	mov	x2, x21
  42d1bc:	add	x1, x20, #0x248
  42d1c0:	mov	x0, x19
  42d1c4:	bl	419d28 <ferror@plt+0x15d98>
  42d1c8:	ldp	x19, x20, [sp, #16]
  42d1cc:	ldr	x21, [sp, #32]
  42d1d0:	ldp	x29, x30, [sp], #128
  42d1d4:	ret
  42d1d8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42d1dc:	add	x1, x1, #0xe60
  42d1e0:	add	x1, x1, #0x248
  42d1e4:	adrp	x2, 44c000 <ferror@plt+0x48070>
  42d1e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d1ec:	add	x2, x2, #0xc28
  42d1f0:	add	x0, x0, #0xf78
  42d1f4:	bl	419d28 <ferror@plt+0x15d98>
  42d1f8:	ldp	x19, x20, [sp, #16]
  42d1fc:	ldp	x29, x30, [sp], #128
  42d200:	ret
  42d204:	nop
  42d208:	stp	x29, x30, [sp, #-336]!
  42d20c:	mov	x29, sp
  42d210:	stp	x19, x20, [sp, #16]
  42d214:	mov	x19, x0
  42d218:	str	q0, [sp, #160]
  42d21c:	str	q1, [sp, #176]
  42d220:	str	q2, [sp, #192]
  42d224:	str	q3, [sp, #208]
  42d228:	str	q4, [sp, #224]
  42d22c:	str	q5, [sp, #240]
  42d230:	str	q6, [sp, #256]
  42d234:	str	q7, [sp, #272]
  42d238:	stp	x2, x3, [sp, #288]
  42d23c:	stp	x4, x5, [sp, #304]
  42d240:	stp	x6, x7, [sp, #320]
  42d244:	cbz	x0, 42d334 <ferror@plt+0x293a4>
  42d248:	ldr	x2, [x0]
  42d24c:	add	x5, sp, #0x120
  42d250:	add	x6, sp, #0x150
  42d254:	mov	w4, #0xffffffd0            	// #-48
  42d258:	mov	w3, #0xffffff80            	// #-128
  42d25c:	stp	x6, x6, [sp, #96]
  42d260:	str	x5, [sp, #112]
  42d264:	stp	w4, w3, [sp, #120]
  42d268:	str	xzr, [x0, #8]
  42d26c:	ldp	x6, x7, [sp, #96]
  42d270:	strb	wzr, [x2]
  42d274:	ldp	x4, x5, [sp, #112]
  42d278:	stp	x6, x7, [sp, #128]
  42d27c:	stp	x4, x5, [sp, #144]
  42d280:	cbz	x1, 42d39c <ferror@plt+0x2940c>
  42d284:	add	x2, sp, #0x30
  42d288:	add	x0, sp, #0x58
  42d28c:	stp	x6, x7, [sp, #48]
  42d290:	stp	x4, x5, [sp, #64]
  42d294:	bl	43af58 <ferror@plt+0x36fc8>
  42d298:	mov	w20, w0
  42d29c:	tbz	w0, #31, 42d2ac <ferror@plt+0x2931c>
  42d2a0:	ldp	x19, x20, [sp, #16]
  42d2a4:	ldp	x29, x30, [sp], #336
  42d2a8:	ret
  42d2ac:	ldp	x0, x3, [x19]
  42d2b0:	ldr	x1, [x19, #16]
  42d2b4:	str	x21, [sp, #32]
  42d2b8:	sxtw	x21, w20
  42d2bc:	add	x2, x21, x3
  42d2c0:	cmp	x2, x1
  42d2c4:	b.cc	42d2fc <ferror@plt+0x2936c>  // b.lo, b.ul, b.last
  42d2c8:	adds	x2, x2, #0x1
  42d2cc:	mov	x1, #0xffffffffffffffff    	// #-1
  42d2d0:	b.mi	42d2ec <ferror@plt+0x2935c>  // b.first
  42d2d4:	cmp	x2, #0x1
  42d2d8:	mov	x1, #0x1                   	// #1
  42d2dc:	b.ls	42d2ec <ferror@plt+0x2935c>  // b.plast
  42d2e0:	lsl	x1, x1, #1
  42d2e4:	cmp	x2, x1
  42d2e8:	b.hi	42d2e0 <ferror@plt+0x29350>  // b.pmore
  42d2ec:	str	x1, [x19, #16]
  42d2f0:	bl	417cc8 <ferror@plt+0x13d38>
  42d2f4:	str	x0, [x19]
  42d2f8:	ldr	x3, [x19, #8]
  42d2fc:	add	w2, w20, #0x1
  42d300:	ldr	x1, [sp, #88]
  42d304:	add	x0, x0, x3
  42d308:	sxtw	x2, w2
  42d30c:	bl	403460 <memcpy@plt>
  42d310:	ldr	x1, [x19, #8]
  42d314:	ldr	x0, [sp, #88]
  42d318:	add	x1, x1, x21
  42d31c:	str	x1, [x19, #8]
  42d320:	bl	417d40 <ferror@plt+0x13db0>
  42d324:	ldp	x19, x20, [sp, #16]
  42d328:	ldr	x21, [sp, #32]
  42d32c:	ldp	x29, x30, [sp], #336
  42d330:	ret
  42d334:	adrp	x20, 451000 <ferror@plt+0x4d070>
  42d338:	adrp	x19, 44d000 <ferror@plt+0x49070>
  42d33c:	add	x20, x20, #0xe60
  42d340:	add	x19, x19, #0xf78
  42d344:	str	x21, [sp, #32]
  42d348:	adrp	x21, 450000 <ferror@plt+0x4c070>
  42d34c:	add	x21, x21, #0xc58
  42d350:	add	x1, x20, #0x38
  42d354:	mov	x0, x19
  42d358:	mov	x2, x21
  42d35c:	bl	419d28 <ferror@plt+0x15d98>
  42d360:	add	x5, sp, #0x120
  42d364:	add	x6, sp, #0x150
  42d368:	mov	w4, #0xffffffd0            	// #-48
  42d36c:	mov	w3, #0xffffff80            	// #-128
  42d370:	mov	x2, x21
  42d374:	add	x1, x20, #0x248
  42d378:	mov	x0, x19
  42d37c:	stp	x6, x6, [sp, #96]
  42d380:	str	x5, [sp, #112]
  42d384:	stp	w4, w3, [sp, #120]
  42d388:	bl	419d28 <ferror@plt+0x15d98>
  42d38c:	ldp	x19, x20, [sp, #16]
  42d390:	ldr	x21, [sp, #32]
  42d394:	ldp	x29, x30, [sp], #336
  42d398:	ret
  42d39c:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42d3a0:	add	x1, x1, #0xe60
  42d3a4:	add	x1, x1, #0x248
  42d3a8:	adrp	x2, 44c000 <ferror@plt+0x48070>
  42d3ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d3b0:	add	x2, x2, #0xc28
  42d3b4:	add	x0, x0, #0xf78
  42d3b8:	bl	419d28 <ferror@plt+0x15d98>
  42d3bc:	ldp	x19, x20, [sp, #16]
  42d3c0:	ldp	x29, x30, [sp], #336
  42d3c4:	ret
  42d3c8:	stp	x29, x30, [sp, #-336]!
  42d3cc:	mov	w9, #0xffffffd0            	// #-48
  42d3d0:	mov	w8, #0xffffff80            	// #-128
  42d3d4:	mov	x29, sp
  42d3d8:	add	x10, sp, #0x120
  42d3dc:	add	x11, sp, #0x150
  42d3e0:	stp	x11, x11, [sp, #96]
  42d3e4:	str	x10, [sp, #112]
  42d3e8:	stp	w9, w8, [sp, #120]
  42d3ec:	ldp	x10, x11, [sp, #96]
  42d3f0:	stp	x19, x20, [sp, #16]
  42d3f4:	mov	x19, x0
  42d3f8:	ldp	x8, x9, [sp, #112]
  42d3fc:	stp	x10, x11, [sp, #128]
  42d400:	stp	x8, x9, [sp, #144]
  42d404:	str	q0, [sp, #160]
  42d408:	str	q1, [sp, #176]
  42d40c:	str	q2, [sp, #192]
  42d410:	str	q3, [sp, #208]
  42d414:	str	q4, [sp, #224]
  42d418:	str	q5, [sp, #240]
  42d41c:	str	q6, [sp, #256]
  42d420:	str	q7, [sp, #272]
  42d424:	stp	x2, x3, [sp, #288]
  42d428:	stp	x4, x5, [sp, #304]
  42d42c:	stp	x6, x7, [sp, #320]
  42d430:	cbz	x0, 42d4ec <ferror@plt+0x2955c>
  42d434:	cbz	x1, 42d518 <ferror@plt+0x29588>
  42d438:	add	x2, sp, #0x30
  42d43c:	add	x0, sp, #0x58
  42d440:	stp	x10, x11, [sp, #48]
  42d444:	stp	x8, x9, [sp, #64]
  42d448:	bl	43af58 <ferror@plt+0x36fc8>
  42d44c:	mov	w20, w0
  42d450:	tbz	w0, #31, 42d460 <ferror@plt+0x294d0>
  42d454:	ldp	x19, x20, [sp, #16]
  42d458:	ldp	x29, x30, [sp], #336
  42d45c:	ret
  42d460:	ldp	x0, x3, [x19]
  42d464:	ldr	x1, [x19, #16]
  42d468:	str	x21, [sp, #32]
  42d46c:	sxtw	x21, w20
  42d470:	add	x2, x21, x3
  42d474:	cmp	x2, x1
  42d478:	b.cc	42d4b4 <ferror@plt+0x29524>  // b.lo, b.ul, b.last
  42d47c:	adds	x2, x2, #0x1
  42d480:	mov	x1, #0xffffffffffffffff    	// #-1
  42d484:	b.mi	42d4a4 <ferror@plt+0x29514>  // b.first
  42d488:	cmp	x2, #0x1
  42d48c:	mov	x1, #0x1                   	// #1
  42d490:	b.ls	42d4a4 <ferror@plt+0x29514>  // b.plast
  42d494:	nop
  42d498:	lsl	x1, x1, #1
  42d49c:	cmp	x2, x1
  42d4a0:	b.hi	42d498 <ferror@plt+0x29508>  // b.pmore
  42d4a4:	str	x1, [x19, #16]
  42d4a8:	bl	417cc8 <ferror@plt+0x13d38>
  42d4ac:	str	x0, [x19]
  42d4b0:	ldr	x3, [x19, #8]
  42d4b4:	add	w2, w20, #0x1
  42d4b8:	ldr	x1, [sp, #88]
  42d4bc:	add	x0, x0, x3
  42d4c0:	sxtw	x2, w2
  42d4c4:	bl	403460 <memcpy@plt>
  42d4c8:	ldr	x1, [x19, #8]
  42d4cc:	ldr	x0, [sp, #88]
  42d4d0:	add	x1, x1, x21
  42d4d4:	str	x1, [x19, #8]
  42d4d8:	bl	417d40 <ferror@plt+0x13db0>
  42d4dc:	ldp	x19, x20, [sp, #16]
  42d4e0:	ldr	x21, [sp, #32]
  42d4e4:	ldp	x29, x30, [sp], #336
  42d4e8:	ret
  42d4ec:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42d4f0:	add	x1, x1, #0xe60
  42d4f4:	add	x1, x1, #0x248
  42d4f8:	adrp	x2, 450000 <ferror@plt+0x4c070>
  42d4fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d500:	add	x2, x2, #0xc58
  42d504:	add	x0, x0, #0xf78
  42d508:	bl	419d28 <ferror@plt+0x15d98>
  42d50c:	ldp	x19, x20, [sp, #16]
  42d510:	ldp	x29, x30, [sp], #336
  42d514:	ret
  42d518:	adrp	x1, 451000 <ferror@plt+0x4d070>
  42d51c:	add	x1, x1, #0xe60
  42d520:	add	x1, x1, #0x248
  42d524:	adrp	x2, 44c000 <ferror@plt+0x48070>
  42d528:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d52c:	add	x2, x2, #0xc28
  42d530:	add	x0, x0, #0xf78
  42d534:	bl	419d28 <ferror@plt+0x15d98>
  42d538:	ldp	x19, x20, [sp, #16]
  42d53c:	ldp	x29, x30, [sp], #336
  42d540:	ret
  42d544:	nop
  42d548:	ldr	x0, [x0]
  42d54c:	b	403ad0 <strcmp@plt>
  42d550:	cbz	x0, 42d55c <ferror@plt+0x295cc>
  42d554:	cbz	x1, 42d568 <ferror@plt+0x295d8>
  42d558:	b	403ad0 <strcmp@plt>
  42d55c:	cmp	x1, #0x0
  42d560:	csetm	w0, ne  // ne = any
  42d564:	ret
  42d568:	mov	w0, #0x1                   	// #1
  42d56c:	ret
  42d570:	stp	x29, x30, [sp, #-96]!
  42d574:	mov	x29, sp
  42d578:	stp	x21, x22, [sp, #32]
  42d57c:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  42d580:	stp	x19, x20, [sp, #16]
  42d584:	mov	x19, x0
  42d588:	ldr	x0, [x22, #3728]
  42d58c:	cbz	x0, 42d594 <ferror@plt+0x29604>
  42d590:	bl	423918 <ferror@plt+0x1f988>
  42d594:	adrp	x20, 452000 <ferror@plt+0x4e070>
  42d598:	str	xzr, [x22, #3728]
  42d59c:	add	x20, x20, #0xc0
  42d5a0:	b	42d5a8 <ferror@plt+0x29618>
  42d5a4:	add	x19, x19, #0x1
  42d5a8:	ldrb	w1, [x19]
  42d5ac:	mov	x0, x20
  42d5b0:	bl	403c40 <strchr@plt>
  42d5b4:	cbnz	x0, 42d5a4 <ferror@plt+0x29614>
  42d5b8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42d5bc:	mov	x0, x19
  42d5c0:	add	x1, x1, #0xc8
  42d5c4:	mov	x2, #0x4                   	// #4
  42d5c8:	bl	403830 <strncmp@plt>
  42d5cc:	cbnz	w0, 42d5e0 <ferror@plt+0x29650>
  42d5d0:	add	x0, x19, #0x4
  42d5d4:	bl	4034d0 <strlen@plt>
  42d5d8:	cmp	x0, #0x1f
  42d5dc:	b.hi	42d600 <ferror@plt+0x29670>  // b.pmore
  42d5e0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42d5e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42d5e8:	mov	x3, x19
  42d5ec:	add	x2, x2, #0xd0
  42d5f0:	add	x0, x0, #0xf78
  42d5f4:	mov	w1, #0x4                   	// #4
  42d5f8:	bl	4199b8 <ferror@plt+0x15a28>
  42d5fc:	b	42d5fc <ferror@plt+0x2966c>
  42d600:	ldur	x3, [x19, #4]
  42d604:	add	x1, sp, #0x38
  42d608:	add	x0, sp, #0x40
  42d60c:	mov	w2, #0x10                  	// #16
  42d610:	str	x3, [sp, #64]
  42d614:	strb	wzr, [sp, #72]
  42d618:	bl	428278 <ferror@plt+0x242e8>
  42d61c:	str	w0, [sp, #80]
  42d620:	ldr	x0, [sp, #56]
  42d624:	cbz	x0, 42d6ec <ferror@plt+0x2975c>
  42d628:	ldrb	w0, [x0]
  42d62c:	mov	w21, #0x2                   	// #2
  42d630:	cmp	w0, #0x0
  42d634:	csinc	w21, w21, wzr, ne  // ne = any
  42d638:	cset	w20, ne  // ne = any
  42d63c:	ldur	x3, [x19, #12]
  42d640:	add	x1, sp, #0x38
  42d644:	add	x0, sp, #0x40
  42d648:	mov	w2, #0x10                  	// #16
  42d64c:	str	x3, [sp, #64]
  42d650:	bl	428278 <ferror@plt+0x242e8>
  42d654:	str	w0, [sp, #84]
  42d658:	ldr	x0, [sp, #56]
  42d65c:	cbz	x0, 42d66c <ferror@plt+0x296dc>
  42d660:	ldrb	w0, [x0]
  42d664:	cmp	w0, #0x0
  42d668:	csel	w20, w20, w21, eq  // eq = none
  42d66c:	ldur	x3, [x19, #20]
  42d670:	add	x1, sp, #0x38
  42d674:	add	x0, sp, #0x40
  42d678:	mov	w2, #0x10                  	// #16
  42d67c:	str	x3, [sp, #64]
  42d680:	bl	428278 <ferror@plt+0x242e8>
  42d684:	str	w0, [sp, #88]
  42d688:	ldr	x0, [sp, #56]
  42d68c:	cbz	x0, 42d6f8 <ferror@plt+0x29768>
  42d690:	ldrb	w0, [x0]
  42d694:	ldur	x3, [x19, #28]
  42d698:	cbz	w0, 42d6fc <ferror@plt+0x2976c>
  42d69c:	add	x1, sp, #0x38
  42d6a0:	add	x0, sp, #0x40
  42d6a4:	mov	w2, #0x10                  	// #16
  42d6a8:	str	x3, [sp, #64]
  42d6ac:	bl	428278 <ferror@plt+0x242e8>
  42d6b0:	str	w0, [sp, #92]
  42d6b4:	ldr	x1, [sp, #56]
  42d6b8:	add	w20, w20, #0x1
  42d6bc:	cbz	x1, 42d5e0 <ferror@plt+0x29650>
  42d6c0:	ldrb	w0, [x1]
  42d6c4:	cbnz	w0, 42d5e0 <ferror@plt+0x29650>
  42d6c8:	cbnz	w20, 42d5e0 <ferror@plt+0x29650>
  42d6cc:	add	x0, sp, #0x50
  42d6d0:	mov	w1, #0x4                   	// #4
  42d6d4:	bl	423e10 <ferror@plt+0x1fe80>
  42d6d8:	str	x0, [x22, #3728]
  42d6dc:	ldp	x19, x20, [sp, #16]
  42d6e0:	ldp	x21, x22, [sp, #32]
  42d6e4:	ldp	x29, x30, [sp], #96
  42d6e8:	ret
  42d6ec:	mov	w21, #0x1                   	// #1
  42d6f0:	mov	w20, #0x0                   	// #0
  42d6f4:	b	42d63c <ferror@plt+0x296ac>
  42d6f8:	ldur	x3, [x19, #28]
  42d6fc:	add	x1, sp, #0x38
  42d700:	add	x0, sp, #0x40
  42d704:	mov	w2, #0x10                  	// #16
  42d708:	str	x3, [sp, #64]
  42d70c:	bl	428278 <ferror@plt+0x242e8>
  42d710:	ldr	x1, [sp, #56]
  42d714:	str	w0, [sp, #92]
  42d718:	cbnz	x1, 42d6c0 <ferror@plt+0x29730>
  42d71c:	cbnz	w20, 42d5e0 <ferror@plt+0x29650>
  42d720:	b	42d6cc <ferror@plt+0x2973c>
  42d724:	nop
  42d728:	stp	x29, x30, [sp, #-160]!
  42d72c:	mov	x29, sp
  42d730:	stp	x19, x20, [sp, #16]
  42d734:	mov	w20, w0
  42d738:	mov	w0, #0xffffffff            	// #-1
  42d73c:	stp	x21, x22, [sp, #32]
  42d740:	mov	w22, w1
  42d744:	stp	x23, x24, [sp, #48]
  42d748:	mov	x23, x5
  42d74c:	mov	w24, w3
  42d750:	stp	x25, x26, [sp, #64]
  42d754:	mov	w25, w4
  42d758:	mov	w26, w2
  42d75c:	str	w20, [sp, #88]
  42d760:	str	w0, [sp, #104]
  42d764:	bl	411128 <ferror@plt+0xd198>
  42d768:	mov	w1, #0x0                   	// #0
  42d76c:	mov	x19, x0
  42d770:	bl	414d20 <ferror@plt+0x10d90>
  42d774:	mov	x1, x0
  42d778:	mov	w0, w20
  42d77c:	str	x1, [sp, #96]
  42d780:	bl	4168a8 <ferror@plt+0x12918>
  42d784:	mov	x21, x0
  42d788:	mov	x3, #0x0                   	// #0
  42d78c:	add	x2, sp, #0x58
  42d790:	adrp	x1, 42d000 <ferror@plt+0x29070>
  42d794:	add	x1, x1, #0xd40
  42d798:	bl	4122b8 <ferror@plt+0xe328>
  42d79c:	mov	x1, x19
  42d7a0:	mov	x0, x21
  42d7a4:	bl	4118b0 <ferror@plt+0xd920>
  42d7a8:	mov	x0, x21
  42d7ac:	adrp	x21, 42d000 <ferror@plt+0x29070>
  42d7b0:	bl	412840 <ferror@plt+0xe8b0>
  42d7b4:	str	w26, [sp, #120]
  42d7b8:	mov	x0, #0x0                   	// #0
  42d7bc:	bl	42aef0 <ferror@plt+0x26f60>
  42d7c0:	mov	x1, x0
  42d7c4:	mov	w0, w22
  42d7c8:	str	x1, [sp, #128]
  42d7cc:	add	x21, x21, #0xb98
  42d7d0:	bl	43d5a8 <ferror@plt+0x39618>
  42d7d4:	str	x0, [sp, #112]
  42d7d8:	mov	w1, #0x1                   	// #1
  42d7dc:	bl	445dc8 <ferror@plt+0x41e38>
  42d7e0:	ldr	x0, [sp, #112]
  42d7e4:	mov	x2, #0x0                   	// #0
  42d7e8:	mov	x1, #0x0                   	// #0
  42d7ec:	bl	447258 <ferror@plt+0x432c8>
  42d7f0:	ldr	x0, [sp, #112]
  42d7f4:	mov	w1, #0x0                   	// #0
  42d7f8:	bl	447158 <ferror@plt+0x431c8>
  42d7fc:	ldr	x0, [sp, #112]
  42d800:	mov	w1, #0x19                  	// #25
  42d804:	bl	4457d0 <ferror@plt+0x41840>
  42d808:	mov	x22, x0
  42d80c:	mov	x3, #0x0                   	// #0
  42d810:	add	x2, sp, #0x58
  42d814:	mov	x1, x21
  42d818:	bl	4122b8 <ferror@plt+0xe328>
  42d81c:	mov	x1, x19
  42d820:	mov	x0, x22
  42d824:	bl	4118b0 <ferror@plt+0xd920>
  42d828:	mov	x0, x22
  42d82c:	bl	412840 <ferror@plt+0xe8b0>
  42d830:	str	w25, [sp, #144]
  42d834:	mov	x0, #0x0                   	// #0
  42d838:	bl	42aef0 <ferror@plt+0x26f60>
  42d83c:	mov	x1, x0
  42d840:	mov	w0, w24
  42d844:	str	x1, [sp, #152]
  42d848:	bl	43d5a8 <ferror@plt+0x39618>
  42d84c:	str	x0, [sp, #136]
  42d850:	mov	w1, #0x1                   	// #1
  42d854:	bl	445dc8 <ferror@plt+0x41e38>
  42d858:	ldr	x0, [sp, #136]
  42d85c:	mov	x2, #0x0                   	// #0
  42d860:	mov	x1, #0x0                   	// #0
  42d864:	bl	447258 <ferror@plt+0x432c8>
  42d868:	ldr	x0, [sp, #136]
  42d86c:	mov	w1, #0x0                   	// #0
  42d870:	bl	447158 <ferror@plt+0x431c8>
  42d874:	ldr	x0, [sp, #136]
  42d878:	mov	w1, #0x19                  	// #25
  42d87c:	bl	4457d0 <ferror@plt+0x41840>
  42d880:	mov	x1, x21
  42d884:	add	x2, sp, #0x58
  42d888:	mov	x21, x0
  42d88c:	mov	x3, #0x0                   	// #0
  42d890:	bl	4122b8 <ferror@plt+0xe328>
  42d894:	mov	x1, x19
  42d898:	mov	x0, x21
  42d89c:	bl	4118b0 <ferror@plt+0xd920>
  42d8a0:	mov	x0, x21
  42d8a4:	bl	412840 <ferror@plt+0xe8b0>
  42d8a8:	cbnz	x23, 42d970 <ferror@plt+0x299e0>
  42d8ac:	ldr	x0, [sp, #96]
  42d8b0:	bl	414fe8 <ferror@plt+0x11058>
  42d8b4:	ldr	x0, [sp, #96]
  42d8b8:	bl	414eb8 <ferror@plt+0x10f28>
  42d8bc:	mov	x0, x19
  42d8c0:	bl	4110a8 <ferror@plt+0xd118>
  42d8c4:	ldr	w2, [sp, #104]
  42d8c8:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42d8cc:	ldr	x0, [sp, #128]
  42d8d0:	add	x19, x19, #0xe90
  42d8d4:	mov	w1, #0x0                   	// #0
  42d8d8:	stp	w20, w2, [x19, #8]
  42d8dc:	bl	42a758 <ferror@plt+0x267c8>
  42d8e0:	mov	x2, x0
  42d8e4:	mov	w1, #0x0                   	// #0
  42d8e8:	ldr	x0, [sp, #152]
  42d8ec:	str	x2, [x19, #16]
  42d8f0:	bl	42a758 <ferror@plt+0x267c8>
  42d8f4:	str	x0, [x19, #24]
  42d8f8:	dmb	ish
  42d8fc:	ldr	x0, [sp, #112]
  42d900:	add	x2, sp, #0x70
  42d904:	ldxr	x1, [x2]
  42d908:	cmp	x1, x0
  42d90c:	b.ne	42d918 <ferror@plt+0x29988>  // b.any
  42d910:	stlxr	w3, xzr, [x2]
  42d914:	cbnz	w3, 42d904 <ferror@plt+0x29974>
  42d918:	dmb	ish
  42d91c:	b.ne	42d8f8 <ferror@plt+0x29968>  // b.any
  42d920:	cbz	x0, 42d928 <ferror@plt+0x29998>
  42d924:	bl	446340 <ferror@plt+0x423b0>
  42d928:	dmb	ish
  42d92c:	ldr	x0, [sp, #136]
  42d930:	add	x2, sp, #0x88
  42d934:	ldxr	x1, [x2]
  42d938:	cmp	x1, x0
  42d93c:	b.ne	42d948 <ferror@plt+0x299b8>  // b.any
  42d940:	stlxr	w3, xzr, [x2]
  42d944:	cbnz	w3, 42d934 <ferror@plt+0x299a4>
  42d948:	dmb	ish
  42d94c:	b.ne	42d928 <ferror@plt+0x29998>  // b.any
  42d950:	cbz	x0, 42d958 <ferror@plt+0x299c8>
  42d954:	bl	446340 <ferror@plt+0x423b0>
  42d958:	ldp	x19, x20, [sp, #16]
  42d95c:	ldp	x21, x22, [sp, #32]
  42d960:	ldp	x23, x24, [sp, #48]
  42d964:	ldp	x25, x26, [sp, #64]
  42d968:	ldp	x29, x30, [sp], #160
  42d96c:	ret
  42d970:	mov	w0, #0x0                   	// #0
  42d974:	bl	415ba8 <ferror@plt+0x11c18>
  42d978:	mov	x21, x0
  42d97c:	bl	413428 <ferror@plt+0xf498>
  42d980:	mov	x1, x0
  42d984:	mov	x0, x21
  42d988:	add	x1, x1, x23
  42d98c:	bl	412510 <ferror@plt+0xe580>
  42d990:	add	x2, sp, #0x58
  42d994:	mov	x0, x21
  42d998:	mov	x3, #0x0                   	// #0
  42d99c:	adrp	x1, 42d000 <ferror@plt+0x29070>
  42d9a0:	add	x1, x1, #0x9c0
  42d9a4:	bl	4122b8 <ferror@plt+0xe328>
  42d9a8:	mov	x1, x19
  42d9ac:	mov	x0, x21
  42d9b0:	bl	4118b0 <ferror@plt+0xd920>
  42d9b4:	mov	x0, x21
  42d9b8:	bl	412840 <ferror@plt+0xe8b0>
  42d9bc:	b	42d8ac <ferror@plt+0x2991c>
  42d9c0:	stp	x29, x30, [sp, #-16]!
  42d9c4:	mov	w1, #0xe                   	// #14
  42d9c8:	mov	x29, sp
  42d9cc:	ldr	w0, [x0]
  42d9d0:	bl	403680 <kill@plt>
  42d9d4:	mov	w0, #0x0                   	// #0
  42d9d8:	ldp	x29, x30, [sp], #16
  42d9dc:	ret
  42d9e0:	stp	x29, x30, [sp, #-64]!
  42d9e4:	mov	x29, sp
  42d9e8:	stp	x19, x20, [sp, #16]
  42d9ec:	add	x20, x2, #0x1
  42d9f0:	mov	x19, x0
  42d9f4:	mov	x0, x20
  42d9f8:	stp	x21, x22, [sp, #32]
  42d9fc:	mov	x21, x1
  42da00:	mov	w1, #0x2f                  	// #47
  42da04:	bl	403c40 <strchr@plt>
  42da08:	cbz	x0, 42da84 <ferror@plt+0x29af4>
  42da0c:	cbz	x19, 42dac0 <ferror@plt+0x29b30>
  42da10:	mov	x22, x0
  42da14:	str	x23, [sp, #48]
  42da18:	sub	x23, x0, x20
  42da1c:	b	42da28 <ferror@plt+0x29a98>
  42da20:	ldr	x19, [x19, #8]
  42da24:	cbz	x19, 42da6c <ferror@plt+0x29adc>
  42da28:	ldr	x21, [x19]
  42da2c:	mov	x2, x23
  42da30:	mov	x1, x20
  42da34:	ldr	x0, [x21]
  42da38:	bl	403830 <strncmp@plt>
  42da3c:	cbnz	w0, 42da20 <ferror@plt+0x29a90>
  42da40:	ldr	x0, [x21, #8]
  42da44:	add	x1, x21, #0x10
  42da48:	mov	x2, x22
  42da4c:	bl	42d9e0 <ferror@plt+0x29a50>
  42da50:	cbz	w0, 42da20 <ferror@plt+0x29a90>
  42da54:	mov	w0, #0x1                   	// #1
  42da58:	ldp	x19, x20, [sp, #16]
  42da5c:	ldp	x21, x22, [sp, #32]
  42da60:	ldr	x23, [sp, #48]
  42da64:	ldp	x29, x30, [sp], #64
  42da68:	ret
  42da6c:	mov	w0, #0x0                   	// #0
  42da70:	ldp	x19, x20, [sp, #16]
  42da74:	ldp	x21, x22, [sp, #32]
  42da78:	ldr	x23, [sp, #48]
  42da7c:	ldp	x29, x30, [sp], #64
  42da80:	ret
  42da84:	ldr	x19, [x21]
  42da88:	cbnz	x19, 42da98 <ferror@plt+0x29b08>
  42da8c:	b	42dac0 <ferror@plt+0x29b30>
  42da90:	ldr	x19, [x19, #8]
  42da94:	cbz	x19, 42dac0 <ferror@plt+0x29b30>
  42da98:	ldr	x0, [x19]
  42da9c:	mov	x1, x20
  42daa0:	ldr	x0, [x0]
  42daa4:	bl	403ad0 <strcmp@plt>
  42daa8:	cbnz	w0, 42da90 <ferror@plt+0x29b00>
  42daac:	mov	w0, #0x1                   	// #1
  42dab0:	ldp	x19, x20, [sp, #16]
  42dab4:	ldp	x21, x22, [sp, #32]
  42dab8:	ldp	x29, x30, [sp], #64
  42dabc:	ret
  42dac0:	mov	w0, #0x0                   	// #0
  42dac4:	ldp	x19, x20, [sp, #16]
  42dac8:	ldp	x21, x22, [sp, #32]
  42dacc:	ldp	x29, x30, [sp], #64
  42dad0:	ret
  42dad4:	nop
  42dad8:	stp	x29, x30, [sp, #-32]!
  42dadc:	mov	x29, sp
  42dae0:	str	x19, [sp, #16]
  42dae4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42dae8:	add	x19, x19, #0xe90
  42daec:	add	x1, x19, #0x20
  42daf0:	stp	wzr, wzr, [x19, #8]
  42daf4:	dmb	ish
  42daf8:	ldr	x0, [x19, #32]
  42dafc:	ldxr	x2, [x1]
  42db00:	cmp	x2, x0
  42db04:	b.ne	42db10 <ferror@plt+0x29b80>  // b.any
  42db08:	stlxr	w3, xzr, [x1]
  42db0c:	cbnz	w3, 42dafc <ferror@plt+0x29b6c>
  42db10:	dmb	ish
  42db14:	b.ne	42daf4 <ferror@plt+0x29b64>  // b.any
  42db18:	cbz	x0, 42db20 <ferror@plt+0x29b90>
  42db1c:	bl	417d40 <ferror@plt+0x13db0>
  42db20:	add	x1, x19, #0x10
  42db24:	dmb	ish
  42db28:	ldr	x0, [x19, #16]
  42db2c:	ldxr	x2, [x1]
  42db30:	cmp	x2, x0
  42db34:	b.ne	42db40 <ferror@plt+0x29bb0>  // b.any
  42db38:	stlxr	w3, xzr, [x1]
  42db3c:	cbnz	w3, 42db2c <ferror@plt+0x29b9c>
  42db40:	dmb	ish
  42db44:	b.ne	42db24 <ferror@plt+0x29b94>  // b.any
  42db48:	cbz	x0, 42db50 <ferror@plt+0x29bc0>
  42db4c:	bl	417d40 <ferror@plt+0x13db0>
  42db50:	add	x1, x19, #0x18
  42db54:	dmb	ish
  42db58:	ldr	x0, [x19, #24]
  42db5c:	ldxr	x2, [x1]
  42db60:	cmp	x2, x0
  42db64:	b.ne	42db70 <ferror@plt+0x29be0>  // b.any
  42db68:	stlxr	w3, xzr, [x1]
  42db6c:	cbnz	w3, 42db5c <ferror@plt+0x29bcc>
  42db70:	dmb	ish
  42db74:	b.ne	42db54 <ferror@plt+0x29bc4>  // b.any
  42db78:	cbz	x0, 42db88 <ferror@plt+0x29bf8>
  42db7c:	ldr	x19, [sp, #16]
  42db80:	ldp	x29, x30, [sp], #32
  42db84:	b	417d40 <ferror@plt+0x13db0>
  42db88:	ldr	x19, [sp, #16]
  42db8c:	ldp	x29, x30, [sp], #32
  42db90:	ret
  42db94:	nop
  42db98:	mov	x12, #0x1030                	// #4144
  42db9c:	sub	sp, sp, x12
  42dba0:	add	x1, sp, #0x30
  42dba4:	add	x3, sp, #0x28
  42dba8:	mov	x4, #0x0                   	// #0
  42dbac:	stp	x29, x30, [sp]
  42dbb0:	mov	x29, sp
  42dbb4:	stp	x19, x20, [sp, #16]
  42dbb8:	mov	x19, x2
  42dbbc:	mov	x20, x0
  42dbc0:	mov	x2, #0x1000                	// #4096
  42dbc4:	bl	447c38 <ferror@plt+0x43ca8>
  42dbc8:	tst	w0, #0xfffffffd
  42dbcc:	b.eq	42dc18 <ferror@plt+0x29c88>  // b.none
  42dbd0:	cmp	w0, #0x3
  42dbd4:	b.eq	42dbfc <ferror@plt+0x29c6c>  // b.none
  42dbd8:	ldr	x0, [x19, #24]
  42dbdc:	ldr	x2, [sp, #40]
  42dbe0:	cmp	x0, x20
  42dbe4:	b.eq	42dcf4 <ferror@plt+0x29d64>  // b.none
  42dbe8:	ldr	x0, [x19, #64]
  42dbec:	add	x1, sp, #0x30
  42dbf0:	bl	42b388 <ferror@plt+0x273f8>
  42dbf4:	ldr	w0, [x19, #56]
  42dbf8:	cbnz	w0, 42dc80 <ferror@plt+0x29cf0>
  42dbfc:	mov	w20, #0x1                   	// #1
  42dc00:	mov	w0, w20
  42dc04:	mov	x12, #0x1030                	// #4144
  42dc08:	ldp	x29, x30, [sp]
  42dc0c:	ldp	x19, x20, [sp, #16]
  42dc10:	add	sp, sp, x12
  42dc14:	ret
  42dc18:	ldr	x0, [x19, #24]
  42dc1c:	add	x1, x19, #0x30
  42dc20:	cmp	x0, x20
  42dc24:	b.eq	42dd14 <ferror@plt+0x29d84>  // b.none
  42dc28:	dmb	ish
  42dc2c:	ldr	x0, [x19, #48]
  42dc30:	ldxr	x2, [x1]
  42dc34:	cmp	x2, x0
  42dc38:	b.ne	42dc44 <ferror@plt+0x29cb4>  // b.any
  42dc3c:	stlxr	w3, xzr, [x1]
  42dc40:	cbnz	w3, 42dc30 <ferror@plt+0x29ca0>
  42dc44:	dmb	ish
  42dc48:	b.ne	42dc28 <ferror@plt+0x29c98>  // b.any
  42dc4c:	cbz	x0, 42dc54 <ferror@plt+0x29cc4>
  42dc50:	bl	446340 <ferror@plt+0x423b0>
  42dc54:	ldr	w0, [x19, #16]
  42dc58:	mov	w20, #0x0                   	// #0
  42dc5c:	cmn	w0, #0x1
  42dc60:	b.eq	42dc00 <ferror@plt+0x29c70>  // b.none
  42dc64:	ldr	x0, [x19, #24]
  42dc68:	cbnz	x0, 42dc00 <ferror@plt+0x29c70>
  42dc6c:	ldr	x0, [x19, #48]
  42dc70:	cbnz	x0, 42dc00 <ferror@plt+0x29c70>
  42dc74:	ldr	x0, [x19, #8]
  42dc78:	bl	415330 <ferror@plt+0x113a0>
  42dc7c:	b	42dc00 <ferror@plt+0x29c70>
  42dc80:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42dc84:	ldr	x20, [x0, #2416]
  42dc88:	cbz	x20, 42dbfc <ferror@plt+0x29c6c>
  42dc8c:	ldr	x2, [sp, #40]
  42dc90:	cbz	x2, 42dbfc <ferror@plt+0x29c6c>
  42dc94:	mov	x19, #0x0                   	// #0
  42dc98:	b	42dcac <ferror@plt+0x29d1c>
  42dc9c:	ldr	x2, [sp, #40]
  42dca0:	add	x19, x19, x0
  42dca4:	cmp	x2, x19
  42dca8:	b.ls	42dbfc <ferror@plt+0x29c6c>  // b.plast
  42dcac:	add	x0, sp, #0x30
  42dcb0:	sub	x2, x2, x19
  42dcb4:	mov	x3, x20
  42dcb8:	add	x0, x0, x19
  42dcbc:	mov	x1, #0x1                   	// #1
  42dcc0:	bl	403c80 <fwrite@plt>
  42dcc4:	cbnz	x0, 42dc9c <ferror@plt+0x29d0c>
  42dcc8:	bl	403e80 <__errno_location@plt>
  42dccc:	ldr	w0, [x0]
  42dcd0:	bl	4283c8 <ferror@plt+0x24438>
  42dcd4:	mov	x3, x0
  42dcd8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42dcdc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42dce0:	add	x2, x2, #0xf8
  42dce4:	add	x0, x0, #0xf78
  42dce8:	mov	w1, #0x4                   	// #4
  42dcec:	bl	4199b8 <ferror@plt+0x15a28>
  42dcf0:	b	42dcf0 <ferror@plt+0x29d60>
  42dcf4:	ldr	x0, [x19, #40]
  42dcf8:	add	x1, sp, #0x30
  42dcfc:	bl	42b388 <ferror@plt+0x273f8>
  42dd00:	ldr	w0, [x19, #32]
  42dd04:	cbz	w0, 42dbfc <ferror@plt+0x29c6c>
  42dd08:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42dd0c:	ldr	x20, [x0, #2424]
  42dd10:	b	42dc88 <ferror@plt+0x29cf8>
  42dd14:	add	x1, x19, #0x18
  42dd18:	dmb	ish
  42dd1c:	ldr	x0, [x19, #24]
  42dd20:	ldxr	x2, [x1]
  42dd24:	cmp	x2, x0
  42dd28:	b.ne	42dd34 <ferror@plt+0x29da4>  // b.any
  42dd2c:	stlxr	w3, xzr, [x1]
  42dd30:	cbnz	w3, 42dd20 <ferror@plt+0x29d90>
  42dd34:	dmb	ish
  42dd38:	b.eq	42dc4c <ferror@plt+0x29cbc>  // b.none
  42dd3c:	b	42dd18 <ferror@plt+0x29d88>
  42dd40:	ands	w3, w1, #0x7f
  42dd44:	b.ne	42dd5c <ferror@plt+0x29dcc>  // b.any
  42dd48:	ubfx	x1, x1, #8, #8
  42dd4c:	str	w1, [x2, #16]
  42dd50:	ldr	x0, [x2, #24]
  42dd54:	cbz	x0, 42dd88 <ferror@plt+0x29df8>
  42dd58:	ret
  42dd5c:	add	w0, w3, #0x1
  42dd60:	sbfx	x0, x0, #1, #7
  42dd64:	cmp	w0, #0x0
  42dd68:	b.le	42dd98 <ferror@plt+0x29e08>
  42dd6c:	mov	w0, #0x400                 	// #1024
  42dd70:	ubfiz	w1, w1, #12, #7
  42dd74:	cmp	w3, #0xe
  42dd78:	csel	w1, w0, w1, eq  // eq = none
  42dd7c:	str	w1, [x2, #16]
  42dd80:	ldr	x0, [x2, #24]
  42dd84:	cbnz	x0, 42dd58 <ferror@plt+0x29dc8>
  42dd88:	ldr	x0, [x2, #48]
  42dd8c:	cbnz	x0, 42dd58 <ferror@plt+0x29dc8>
  42dd90:	ldr	x0, [x2, #8]
  42dd94:	b	415330 <ferror@plt+0x113a0>
  42dd98:	mov	w0, #0x200                 	// #512
  42dd9c:	str	w0, [x2, #16]
  42dda0:	b	42dd50 <ferror@plt+0x29dc0>
  42dda4:	nop
  42dda8:	cmp	w0, #0xb
  42ddac:	b.hi	42ddc4 <ferror@plt+0x29e34>  // b.pmore
  42ddb0:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42ddb4:	add	x1, x1, #0x58
  42ddb8:	add	x1, x1, #0x10
  42ddbc:	ldr	x0, [x1, w0, uxtw #3]
  42ddc0:	ret
  42ddc4:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42ddc8:	add	x0, x0, #0x110
  42ddcc:	ret
  42ddd0:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42ddd4:	ldr	x0, [x0, #3728]
  42ddd8:	b	423e50 <ferror@plt+0x1fec0>
  42dddc:	nop
  42dde0:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  42dde4:	mov	w2, w1
  42dde8:	mov	w1, w0
  42ddec:	ldr	x0, [x3, #3728]
  42ddf0:	b	423f90 <ferror@plt+0x20000>
  42ddf4:	nop
  42ddf8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42ddfc:	ldr	x0, [x0, #3728]
  42de00:	b	424168 <ferror@plt+0x201d8>
  42de04:	nop
  42de08:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42de0c:	ldr	x0, [x0, #3728]
  42de10:	b	4241c8 <ferror@plt+0x20238>
  42de14:	nop
  42de18:	stp	x29, x30, [sp, #-32]!
  42de1c:	mov	x29, sp
  42de20:	str	x19, [sp, #16]
  42de24:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42de28:	add	x19, x19, #0xe90
  42de2c:	ldr	x0, [x19, #40]
  42de30:	cbz	x0, 42de44 <ferror@plt+0x29eb4>
  42de34:	str	xzr, [x19, #48]
  42de38:	ldr	x19, [sp, #16]
  42de3c:	ldp	x29, x30, [sp], #32
  42de40:	b	4324f8 <ferror@plt+0x2e568>
  42de44:	bl	432490 <ferror@plt+0x2e500>
  42de48:	str	x0, [x19, #40]
  42de4c:	str	xzr, [x19, #48]
  42de50:	ldr	x19, [sp, #16]
  42de54:	ldp	x29, x30, [sp], #32
  42de58:	b	4324f8 <ferror@plt+0x2e568>
  42de5c:	nop
  42de60:	stp	x29, x30, [sp, #-32]!
  42de64:	movi	d0, #0x0
  42de68:	mov	x29, sp
  42de6c:	str	x19, [sp, #16]
  42de70:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42de74:	add	x19, x19, #0xe90
  42de78:	ldr	x0, [x19, #40]
  42de7c:	cbz	x0, 42de88 <ferror@plt+0x29ef8>
  42de80:	mov	x1, #0x0                   	// #0
  42de84:	bl	432690 <ferror@plt+0x2e700>
  42de88:	str	d0, [x19, #48]
  42de8c:	ldr	x19, [sp, #16]
  42de90:	ldp	x29, x30, [sp], #32
  42de94:	ret
  42de98:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42de9c:	ldr	d0, [x0, #3776]
  42dea0:	ret
  42dea4:	nop
  42dea8:	stp	x29, x30, [sp, #-32]!
  42deac:	mov	x29, sp
  42deb0:	stp	x19, x20, [sp, #16]
  42deb4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42deb8:	add	x19, x19, #0xe90
  42debc:	mov	x20, x0
  42dec0:	ldr	x0, [x19, #56]
  42dec4:	bl	417d40 <ferror@plt+0x13db0>
  42dec8:	mov	x0, x20
  42decc:	bl	427a88 <ferror@plt+0x23af8>
  42ded0:	str	x0, [x19, #56]
  42ded4:	ldp	x19, x20, [sp, #16]
  42ded8:	ldp	x29, x30, [sp], #32
  42dedc:	ret
  42dee0:	stp	x29, x30, [sp, #-32]!
  42dee4:	mov	x29, sp
  42dee8:	stp	x19, x20, [sp, #16]
  42deec:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42def0:	add	x19, x19, #0xe90
  42def4:	ldr	x0, [x19, #64]
  42def8:	cbz	x0, 42df08 <ferror@plt+0x29f78>
  42defc:	ldp	x19, x20, [sp, #16]
  42df00:	ldp	x29, x30, [sp], #32
  42df04:	ret
  42df08:	mov	x0, #0x18                  	// #24
  42df0c:	bl	4266b0 <ferror@plt+0x22720>
  42df10:	mov	x20, x0
  42df14:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42df18:	add	x0, x1, #0x118
  42df1c:	bl	427a88 <ferror@plt+0x23af8>
  42df20:	str	x20, [x19, #64]
  42df24:	str	x0, [x20]
  42df28:	bl	417d40 <ferror@plt+0x13db0>
  42df2c:	ldr	x20, [x19, #64]
  42df30:	adrp	x0, 44b000 <ferror@plt+0x47070>
  42df34:	add	x0, x0, #0xc80
  42df38:	bl	427a88 <ferror@plt+0x23af8>
  42df3c:	mov	x1, x0
  42df40:	str	x1, [x20]
  42df44:	ldr	x0, [x19, #64]
  42df48:	ldp	x19, x20, [sp, #16]
  42df4c:	ldp	x29, x30, [sp], #32
  42df50:	ret
  42df54:	nop
  42df58:	stp	x29, x30, [sp, #-80]!
  42df5c:	mov	x29, sp
  42df60:	stp	x19, x20, [sp, #16]
  42df64:	cbz	x0, 42e064 <ferror@plt+0x2a0d4>
  42df68:	mov	x20, x0
  42df6c:	stp	x21, x22, [sp, #32]
  42df70:	mov	x22, x2
  42df74:	mov	x21, x4
  42df78:	stp	x23, x24, [sp, #48]
  42df7c:	mov	x24, x1
  42df80:	mov	x23, x3
  42df84:	mov	w1, #0x2f                  	// #47
  42df88:	str	x25, [sp, #64]
  42df8c:	mov	x25, x5
  42df90:	bl	403c40 <strchr@plt>
  42df94:	mov	x19, x0
  42df98:	cbz	x0, 42dfdc <ferror@plt+0x2a04c>
  42df9c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42dfa0:	add	x1, x1, #0x58
  42dfa4:	add	x1, x1, #0x70
  42dfa8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42dfac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42dfb0:	add	x2, x2, #0x138
  42dfb4:	add	x0, x0, #0xf78
  42dfb8:	bl	419d28 <ferror@plt+0x15d98>
  42dfbc:	ldp	x21, x22, [sp, #32]
  42dfc0:	mov	x19, #0x0                   	// #0
  42dfc4:	ldp	x23, x24, [sp, #48]
  42dfc8:	ldr	x25, [sp, #64]
  42dfcc:	mov	x0, x19
  42dfd0:	ldp	x19, x20, [sp, #16]
  42dfd4:	ldp	x29, x30, [sp], #80
  42dfd8:	ret
  42dfdc:	ldrb	w0, [x20]
  42dfe0:	cbz	w0, 42e028 <ferror@plt+0x2a098>
  42dfe4:	cbz	x21, 42e08c <ferror@plt+0x2a0fc>
  42dfe8:	mov	x0, #0x30                  	// #48
  42dfec:	bl	4266b0 <ferror@plt+0x22720>
  42dff0:	mov	x19, x0
  42dff4:	mov	x0, x20
  42dff8:	bl	427a88 <ferror@plt+0x23af8>
  42dffc:	str	x0, [x19]
  42e000:	mov	x0, x19
  42e004:	str	w24, [x19, #8]
  42e008:	stp	x23, x21, [x19, #16]
  42e00c:	stp	x25, x22, [x19, #32]
  42e010:	ldp	x19, x20, [sp, #16]
  42e014:	ldp	x21, x22, [sp, #32]
  42e018:	ldp	x23, x24, [sp, #48]
  42e01c:	ldr	x25, [sp, #64]
  42e020:	ldp	x29, x30, [sp], #80
  42e024:	ret
  42e028:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e02c:	add	x1, x1, #0x58
  42e030:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e034:	add	x1, x1, #0x70
  42e038:	add	x2, x2, #0x158
  42e03c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e040:	add	x0, x0, #0xf78
  42e044:	bl	419d28 <ferror@plt+0x15d98>
  42e048:	mov	x0, x19
  42e04c:	ldp	x19, x20, [sp, #16]
  42e050:	ldp	x21, x22, [sp, #32]
  42e054:	ldp	x23, x24, [sp, #48]
  42e058:	ldr	x25, [sp, #64]
  42e05c:	ldp	x29, x30, [sp], #80
  42e060:	ret
  42e064:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e068:	add	x1, x1, #0x58
  42e06c:	add	x1, x1, #0x70
  42e070:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e074:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e078:	add	x2, x2, #0x120
  42e07c:	add	x0, x0, #0xf78
  42e080:	mov	x19, #0x0                   	// #0
  42e084:	bl	419d28 <ferror@plt+0x15d98>
  42e088:	b	42dfcc <ferror@plt+0x2a03c>
  42e08c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e090:	add	x1, x1, #0x58
  42e094:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e098:	add	x1, x1, #0x70
  42e09c:	add	x2, x2, #0x170
  42e0a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e0a4:	b	42e040 <ferror@plt+0x2a0b0>
  42e0a8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42e0ac:	mov	w1, #0x2                   	// #2
  42e0b0:	str	w1, [x0, #2032]
  42e0b4:	ret
  42e0b8:	stp	x29, x30, [sp, #-32]!
  42e0bc:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  42e0c0:	mov	w2, #0x3                   	// #3
  42e0c4:	mov	x29, sp
  42e0c8:	stp	x19, x20, [sp, #16]
  42e0cc:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42e0d0:	add	x19, x19, #0xe90
  42e0d4:	mov	x20, x0
  42e0d8:	str	w2, [x1, #2032]
  42e0dc:	ldr	x0, [x19, #72]
  42e0e0:	bl	417d40 <ferror@plt+0x13db0>
  42e0e4:	mov	x0, x20
  42e0e8:	bl	427a88 <ferror@plt+0x23af8>
  42e0ec:	str	x0, [x19, #72]
  42e0f0:	ldp	x19, x20, [sp, #16]
  42e0f4:	ldp	x29, x30, [sp], #32
  42e0f8:	ret
  42e0fc:	nop
  42e100:	stp	x29, x30, [sp, #-32]!
  42e104:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  42e108:	mov	w2, #0x1                   	// #1
  42e10c:	mov	x29, sp
  42e110:	stp	x19, x20, [sp, #16]
  42e114:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42e118:	add	x19, x19, #0xe90
  42e11c:	mov	x20, x0
  42e120:	str	w2, [x1, #2032]
  42e124:	ldr	x0, [x19, #72]
  42e128:	bl	417d40 <ferror@plt+0x13db0>
  42e12c:	mov	x0, x20
  42e130:	bl	427a88 <ferror@plt+0x23af8>
  42e134:	str	x0, [x19, #72]
  42e138:	ldp	x19, x20, [sp, #16]
  42e13c:	ldp	x29, x30, [sp], #32
  42e140:	ret
  42e144:	nop
  42e148:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42e14c:	ldr	w0, [x0, #2032]
  42e150:	cmp	w0, #0x0
  42e154:	cset	w0, ne  // ne = any
  42e158:	ret
  42e15c:	nop
  42e160:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42e164:	ldr	w0, [x0, #2040]
  42e168:	cbz	w0, 42e170 <ferror@plt+0x2a1e0>
  42e16c:	ret
  42e170:	stp	x29, x30, [sp, #-16]!
  42e174:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e178:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e17c:	mov	x29, sp
  42e180:	add	x2, x2, #0x188
  42e184:	add	x0, x0, #0xf78
  42e188:	mov	w1, #0x4                   	// #4
  42e18c:	bl	4199b8 <ferror@plt+0x15a28>
  42e190:	b	42e190 <ferror@plt+0x2a200>
  42e194:	nop
  42e198:	stp	x29, x30, [sp, #-32]!
  42e19c:	mov	x29, sp
  42e1a0:	stp	x19, x20, [sp, #16]
  42e1a4:	cbz	x0, 42e250 <ferror@plt+0x2a2c0>
  42e1a8:	mov	x20, x0
  42e1ac:	mov	w1, #0x2f                  	// #47
  42e1b0:	bl	403c40 <strchr@plt>
  42e1b4:	mov	x19, x0
  42e1b8:	cbz	x0, 42e1f0 <ferror@plt+0x2a260>
  42e1bc:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e1c0:	add	x1, x1, #0x58
  42e1c4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e1c8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e1cc:	add	x1, x1, #0x88
  42e1d0:	add	x2, x2, #0x1e0
  42e1d4:	add	x0, x0, #0xf78
  42e1d8:	mov	x19, #0x0                   	// #0
  42e1dc:	bl	419d28 <ferror@plt+0x15d98>
  42e1e0:	mov	x0, x19
  42e1e4:	ldp	x19, x20, [sp, #16]
  42e1e8:	ldp	x29, x30, [sp], #32
  42e1ec:	ret
  42e1f0:	ldrb	w0, [x20]
  42e1f4:	cbz	w0, 42e220 <ferror@plt+0x2a290>
  42e1f8:	mov	x0, #0x18                  	// #24
  42e1fc:	bl	4266b0 <ferror@plt+0x22720>
  42e200:	mov	x19, x0
  42e204:	mov	x0, x20
  42e208:	bl	427a88 <ferror@plt+0x23af8>
  42e20c:	str	x0, [x19]
  42e210:	mov	x0, x19
  42e214:	ldp	x19, x20, [sp, #16]
  42e218:	ldp	x29, x30, [sp], #32
  42e21c:	ret
  42e220:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e224:	add	x1, x1, #0x58
  42e228:	add	x1, x1, #0x88
  42e22c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e230:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e234:	add	x2, x2, #0x208
  42e238:	add	x0, x0, #0xf78
  42e23c:	bl	419d28 <ferror@plt+0x15d98>
  42e240:	mov	x0, x19
  42e244:	ldp	x19, x20, [sp, #16]
  42e248:	ldp	x29, x30, [sp], #32
  42e24c:	ret
  42e250:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e254:	add	x1, x1, #0x58
  42e258:	add	x1, x1, #0x88
  42e25c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e260:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e264:	add	x2, x2, #0x1c8
  42e268:	add	x0, x0, #0xf78
  42e26c:	mov	x19, #0x0                   	// #0
  42e270:	bl	419d28 <ferror@plt+0x15d98>
  42e274:	b	42e1e0 <ferror@plt+0x2a250>
  42e278:	stp	x29, x30, [sp, #-128]!
  42e27c:	mov	x29, sp
  42e280:	stp	x1, x2, [sp, #104]
  42e284:	cbz	x0, 42e31c <ferror@plt+0x2a38c>
  42e288:	stp	x21, x22, [sp, #32]
  42e28c:	mov	x22, x0
  42e290:	stp	x23, x24, [sp, #48]
  42e294:	mov	x23, x4
  42e298:	stp	x25, x26, [sp, #64]
  42e29c:	mov	x25, x3
  42e2a0:	mov	x26, x5
  42e2a4:	bl	40bdd0 <ferror@plt+0x7e40>
  42e2a8:	cbz	w0, 42e2ec <ferror@plt+0x2a35c>
  42e2ac:	cbz	x23, 42e424 <ferror@plt+0x2a494>
  42e2b0:	stp	x19, x20, [sp, #16]
  42e2b4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42e2b8:	add	x19, x19, #0xe90
  42e2bc:	adrp	x2, 42d000 <ferror@plt+0x29070>
  42e2c0:	mov	x1, x22
  42e2c4:	add	x2, x2, #0x550
  42e2c8:	ldr	x0, [x19, #80]
  42e2cc:	bl	427740 <ferror@plt+0x237b0>
  42e2d0:	cbz	x0, 42e340 <ferror@plt+0x2a3b0>
  42e2d4:	ldp	x19, x20, [sp, #16]
  42e2d8:	ldp	x21, x22, [sp, #32]
  42e2dc:	ldp	x23, x24, [sp, #48]
  42e2e0:	ldp	x25, x26, [sp, #64]
  42e2e4:	ldp	x29, x30, [sp], #128
  42e2e8:	ret
  42e2ec:	ldp	x21, x22, [sp, #32]
  42e2f0:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e2f4:	ldp	x23, x24, [sp, #48]
  42e2f8:	add	x1, x1, #0x58
  42e2fc:	ldp	x25, x26, [sp, #64]
  42e300:	add	x1, x1, #0xa0
  42e304:	ldp	x29, x30, [sp], #128
  42e308:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e30c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e310:	add	x2, x2, #0x238
  42e314:	add	x0, x0, #0xf78
  42e318:	b	419d28 <ferror@plt+0x15d98>
  42e31c:	ldp	x29, x30, [sp], #128
  42e320:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e324:	add	x1, x1, #0x58
  42e328:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e32c:	add	x1, x1, #0xa0
  42e330:	add	x2, x2, #0x220
  42e334:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e338:	add	x0, x0, #0xf78
  42e33c:	b	419d28 <ferror@plt+0x15d98>
  42e340:	ldr	x21, [x19, #64]
  42e344:	cbz	x21, 42e4d8 <ferror@plt+0x2a548>
  42e348:	adrp	x1, 44c000 <ferror@plt+0x48070>
  42e34c:	add	x1, x1, #0xd08
  42e350:	mov	x0, x22
  42e354:	mov	w2, #0xffffffff            	// #-1
  42e358:	bl	4296f8 <ferror@plt+0x25768>
  42e35c:	mov	x20, x0
  42e360:	ldr	x1, [x0]
  42e364:	cbz	x1, 42e3c8 <ferror@plt+0x2a438>
  42e368:	stp	x27, x28, [sp, #80]
  42e36c:	adrp	x27, 453000 <ferror@plt+0x4f070>
  42e370:	adrp	x28, 42d000 <ferror@plt+0x29070>
  42e374:	add	x27, x27, #0x58
  42e378:	add	x28, x28, #0x548
  42e37c:	add	x0, x27, #0xb8
  42e380:	mov	w24, #0x0                   	// #0
  42e384:	str	x0, [sp, #120]
  42e388:	add	w19, w24, #0x1
  42e38c:	ldrb	w2, [x1]
  42e390:	mov	x24, x19
  42e394:	ldr	x0, [x20, x19, lsl #3]
  42e398:	cbz	x0, 42e3e4 <ferror@plt+0x2a454>
  42e39c:	cbz	w2, 42e41c <ferror@plt+0x2a48c>
  42e3a0:	ldr	x0, [x21, #8]
  42e3a4:	mov	x2, x28
  42e3a8:	str	x1, [sp, #96]
  42e3ac:	bl	427740 <ferror@plt+0x237b0>
  42e3b0:	ldr	x1, [sp, #96]
  42e3b4:	cbz	x0, 42e454 <ferror@plt+0x2a4c4>
  42e3b8:	ldr	x21, [x0]
  42e3bc:	ldr	x1, [x20, x19, lsl #3]
  42e3c0:	cbnz	x1, 42e388 <ferror@plt+0x2a3f8>
  42e3c4:	ldp	x27, x28, [sp, #80]
  42e3c8:	mov	x0, x20
  42e3cc:	ldp	x19, x20, [sp, #16]
  42e3d0:	ldp	x21, x22, [sp, #32]
  42e3d4:	ldp	x23, x24, [sp, #48]
  42e3d8:	ldp	x25, x26, [sp, #64]
  42e3dc:	ldp	x29, x30, [sp], #128
  42e3e0:	b	429b98 <ferror@plt+0x25c08>
  42e3e4:	cbz	w2, 42e518 <ferror@plt+0x2a588>
  42e3e8:	mov	x0, x1
  42e3ec:	mov	x5, x26
  42e3f0:	ldp	x1, x2, [sp, #104]
  42e3f4:	mov	x4, x23
  42e3f8:	mov	x3, x25
  42e3fc:	bl	42df58 <ferror@plt+0x29fc8>
  42e400:	mov	x1, x0
  42e404:	cbz	x21, 42e4a0 <ferror@plt+0x2a510>
  42e408:	cbz	x1, 42e4bc <ferror@plt+0x2a52c>
  42e40c:	ldr	x0, [x21, #16]
  42e410:	bl	427148 <ferror@plt+0x231b8>
  42e414:	str	x0, [x21, #16]
  42e418:	b	42e3bc <ferror@plt+0x2a42c>
  42e41c:	mov	x1, x0
  42e420:	b	42e388 <ferror@plt+0x2a3f8>
  42e424:	ldp	x21, x22, [sp, #32]
  42e428:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e42c:	ldp	x23, x24, [sp, #48]
  42e430:	add	x1, x1, #0x58
  42e434:	ldp	x25, x26, [sp, #64]
  42e438:	add	x1, x1, #0xa0
  42e43c:	ldp	x29, x30, [sp], #128
  42e440:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e444:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e448:	add	x2, x2, #0x258
  42e44c:	add	x0, x0, #0xf78
  42e450:	b	419d28 <ferror@plt+0x15d98>
  42e454:	mov	x0, x1
  42e458:	bl	42e198 <ferror@plt+0x2a208>
  42e45c:	mov	x1, x0
  42e460:	cbz	x0, 42e480 <ferror@plt+0x2a4f0>
  42e464:	ldr	x0, [x21, #8]
  42e468:	str	x1, [sp, #96]
  42e46c:	bl	427148 <ferror@plt+0x231b8>
  42e470:	str	x0, [x21, #8]
  42e474:	ldr	x1, [sp, #96]
  42e478:	mov	x21, x1
  42e47c:	b	42e3bc <ferror@plt+0x2a42c>
  42e480:	ldr	x1, [sp, #120]
  42e484:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e488:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e48c:	add	x2, x2, #0x298
  42e490:	add	x0, x0, #0xf78
  42e494:	mov	x21, #0x0                   	// #0
  42e498:	bl	419d28 <ferror@plt+0x15d98>
  42e49c:	b	42e3bc <ferror@plt+0x2a42c>
  42e4a0:	add	x1, x27, #0xd0
  42e4a4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e4a8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e4ac:	add	x2, x2, #0x2b0
  42e4b0:	add	x0, x0, #0xf78
  42e4b4:	bl	419d28 <ferror@plt+0x15d98>
  42e4b8:	b	42e3bc <ferror@plt+0x2a42c>
  42e4bc:	add	x1, x27, #0xd0
  42e4c0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e4c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e4c8:	add	x2, x2, #0x2c0
  42e4cc:	add	x0, x0, #0xf78
  42e4d0:	bl	419d28 <ferror@plt+0x15d98>
  42e4d4:	b	42e3bc <ferror@plt+0x2a42c>
  42e4d8:	mov	x0, #0x18                  	// #24
  42e4dc:	bl	4266b0 <ferror@plt+0x22720>
  42e4e0:	mov	x20, x0
  42e4e4:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42e4e8:	add	x0, x1, #0x118
  42e4ec:	bl	427a88 <ferror@plt+0x23af8>
  42e4f0:	str	x20, [x19, #64]
  42e4f4:	str	x0, [x20]
  42e4f8:	bl	417d40 <ferror@plt+0x13db0>
  42e4fc:	ldr	x20, [x19, #64]
  42e500:	adrp	x0, 44b000 <ferror@plt+0x47070>
  42e504:	add	x0, x0, #0xc80
  42e508:	bl	427a88 <ferror@plt+0x23af8>
  42e50c:	ldr	x21, [x19, #64]
  42e510:	str	x0, [x20]
  42e514:	b	42e348 <ferror@plt+0x2a3b8>
  42e518:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e51c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e520:	mov	x3, x22
  42e524:	add	x2, x2, #0x278
  42e528:	add	x0, x0, #0xf78
  42e52c:	mov	w1, #0x4                   	// #4
  42e530:	bl	4199b8 <ferror@plt+0x15a28>
  42e534:	b	42e534 <ferror@plt+0x2a5a4>
  42e538:	mov	x4, x1
  42e53c:	cbz	x0, 42e584 <ferror@plt+0x2a5f4>
  42e540:	ldrb	w1, [x0]
  42e544:	cmp	w1, #0x2f
  42e548:	b.eq	42e56c <ferror@plt+0x2a5dc>  // b.none
  42e54c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e550:	add	x1, x1, #0x58
  42e554:	add	x1, x1, #0xe8
  42e558:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e55c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e560:	add	x2, x2, #0x2d8
  42e564:	add	x0, x0, #0xf78
  42e568:	b	419d28 <ferror@plt+0x15d98>
  42e56c:	cbz	x4, 42e5a4 <ferror@plt+0x2a614>
  42e570:	mov	x5, #0x0                   	// #0
  42e574:	mov	x3, #0x0                   	// #0
  42e578:	mov	x2, #0x0                   	// #0
  42e57c:	mov	x1, #0x0                   	// #0
  42e580:	b	42e278 <ferror@plt+0x2a2e8>
  42e584:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e588:	add	x1, x1, #0x58
  42e58c:	add	x1, x1, #0xe8
  42e590:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e594:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e598:	add	x2, x2, #0x220
  42e59c:	add	x0, x0, #0xf78
  42e5a0:	b	419d28 <ferror@plt+0x15d98>
  42e5a4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e5a8:	add	x1, x1, #0x58
  42e5ac:	add	x1, x1, #0xe8
  42e5b0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e5b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e5b8:	add	x2, x2, #0x260
  42e5bc:	add	x0, x0, #0xf78
  42e5c0:	b	419d28 <ferror@plt+0x15d98>
  42e5c4:	nop
  42e5c8:	mov	x4, x2
  42e5cc:	mov	x2, x1
  42e5d0:	cbz	x0, 42e614 <ferror@plt+0x2a684>
  42e5d4:	ldrb	w1, [x0]
  42e5d8:	cmp	w1, #0x2f
  42e5dc:	b.eq	42e600 <ferror@plt+0x2a670>  // b.none
  42e5e0:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e5e4:	add	x1, x1, #0x58
  42e5e8:	add	x1, x1, #0xf8
  42e5ec:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e5f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e5f4:	add	x2, x2, #0x2d8
  42e5f8:	add	x0, x0, #0xf78
  42e5fc:	b	419d28 <ferror@plt+0x15d98>
  42e600:	cbz	x4, 42e634 <ferror@plt+0x2a6a4>
  42e604:	mov	x5, #0x0                   	// #0
  42e608:	mov	x3, #0x0                   	// #0
  42e60c:	mov	x1, #0x0                   	// #0
  42e610:	b	42e278 <ferror@plt+0x2a2e8>
  42e614:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e618:	add	x1, x1, #0x58
  42e61c:	add	x1, x1, #0xf8
  42e620:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e624:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e628:	add	x2, x2, #0x220
  42e62c:	add	x0, x0, #0xf78
  42e630:	b	419d28 <ferror@plt+0x15d98>
  42e634:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e638:	add	x1, x1, #0x58
  42e63c:	add	x1, x1, #0xf8
  42e640:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e644:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e648:	add	x2, x2, #0x260
  42e64c:	add	x0, x0, #0xf78
  42e650:	b	419d28 <ferror@plt+0x15d98>
  42e654:	nop
  42e658:	mov	x4, x2
  42e65c:	mov	x5, x3
  42e660:	mov	x2, x1
  42e664:	cbz	x0, 42e6a4 <ferror@plt+0x2a714>
  42e668:	ldrb	w1, [x0]
  42e66c:	cmp	w1, #0x2f
  42e670:	b.eq	42e694 <ferror@plt+0x2a704>  // b.none
  42e674:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e678:	add	x1, x1, #0x58
  42e67c:	add	x1, x1, #0x110
  42e680:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e684:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e688:	add	x2, x2, #0x2d8
  42e68c:	add	x0, x0, #0xf78
  42e690:	b	419d28 <ferror@plt+0x15d98>
  42e694:	cbz	x4, 42e6c4 <ferror@plt+0x2a734>
  42e698:	mov	x3, #0x0                   	// #0
  42e69c:	mov	x1, #0x0                   	// #0
  42e6a0:	b	42e278 <ferror@plt+0x2a2e8>
  42e6a4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e6a8:	add	x1, x1, #0x58
  42e6ac:	add	x1, x1, #0x110
  42e6b0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e6b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e6b8:	add	x2, x2, #0x220
  42e6bc:	add	x0, x0, #0xf78
  42e6c0:	b	419d28 <ferror@plt+0x15d98>
  42e6c4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e6c8:	add	x1, x1, #0x58
  42e6cc:	add	x1, x1, #0x110
  42e6d0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e6d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e6d8:	add	x2, x2, #0x260
  42e6dc:	add	x0, x0, #0xf78
  42e6e0:	b	419d28 <ferror@plt+0x15d98>
  42e6e4:	nop
  42e6e8:	stp	x29, x30, [sp, #-32]!
  42e6ec:	mov	x29, sp
  42e6f0:	str	x19, [sp, #16]
  42e6f4:	mov	x19, x0
  42e6f8:	cbz	x0, 42e718 <ferror@plt+0x2a788>
  42e6fc:	cbz	x1, 42e740 <ferror@plt+0x2a7b0>
  42e700:	ldr	x0, [x19, #16]
  42e704:	bl	427148 <ferror@plt+0x231b8>
  42e708:	str	x0, [x19, #16]
  42e70c:	ldr	x19, [sp, #16]
  42e710:	ldp	x29, x30, [sp], #32
  42e714:	ret
  42e718:	ldr	x19, [sp, #16]
  42e71c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e720:	ldp	x29, x30, [sp], #32
  42e724:	add	x1, x1, #0x58
  42e728:	add	x1, x1, #0xd0
  42e72c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e730:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e734:	add	x2, x2, #0x2b0
  42e738:	add	x0, x0, #0xf78
  42e73c:	b	419d28 <ferror@plt+0x15d98>
  42e740:	ldr	x19, [sp, #16]
  42e744:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e748:	ldp	x29, x30, [sp], #32
  42e74c:	add	x1, x1, #0x58
  42e750:	add	x1, x1, #0xd0
  42e754:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e758:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e75c:	add	x2, x2, #0x2c0
  42e760:	add	x0, x0, #0xf78
  42e764:	b	419d28 <ferror@plt+0x15d98>
  42e768:	stp	x29, x30, [sp, #-32]!
  42e76c:	mov	x29, sp
  42e770:	str	x19, [sp, #16]
  42e774:	mov	x19, x0
  42e778:	cbz	x0, 42e798 <ferror@plt+0x2a808>
  42e77c:	cbz	x1, 42e7c0 <ferror@plt+0x2a830>
  42e780:	ldr	x0, [x19, #8]
  42e784:	bl	427148 <ferror@plt+0x231b8>
  42e788:	str	x0, [x19, #8]
  42e78c:	ldr	x19, [sp, #16]
  42e790:	ldp	x29, x30, [sp], #32
  42e794:	ret
  42e798:	ldr	x19, [sp, #16]
  42e79c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e7a0:	ldp	x29, x30, [sp], #32
  42e7a4:	add	x1, x1, #0x58
  42e7a8:	add	x1, x1, #0xb8
  42e7ac:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e7b0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e7b4:	add	x2, x2, #0x2b0
  42e7b8:	add	x0, x0, #0xf78
  42e7bc:	b	419d28 <ferror@plt+0x15d98>
  42e7c0:	ldr	x19, [sp, #16]
  42e7c4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e7c8:	ldp	x29, x30, [sp], #32
  42e7cc:	add	x1, x1, #0x58
  42e7d0:	add	x1, x1, #0xb8
  42e7d4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e7d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e7dc:	add	x2, x2, #0x298
  42e7e0:	add	x0, x0, #0xf78
  42e7e4:	b	419d28 <ferror@plt+0x15d98>
  42e7e8:	cbz	x0, 42e830 <ferror@plt+0x2a8a0>
  42e7ec:	stp	x29, x30, [sp, #-32]!
  42e7f0:	mov	x29, sp
  42e7f4:	str	x19, [sp, #16]
  42e7f8:	mov	x19, x0
  42e7fc:	mov	x0, #0x18                  	// #24
  42e800:	bl	4266b0 <ferror@plt+0x22720>
  42e804:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  42e808:	add	x1, x1, #0xe90
  42e80c:	adrp	x2, 417000 <ferror@plt+0x13070>
  42e810:	add	x2, x2, #0xd40
  42e814:	str	x19, [x0, #16]
  42e818:	ldr	x3, [x1, #88]
  42e81c:	stp	x3, x2, [x0]
  42e820:	ldr	x19, [sp, #16]
  42e824:	str	x0, [x1, #88]
  42e828:	ldp	x29, x30, [sp], #32
  42e82c:	ret
  42e830:	ret
  42e834:	nop
  42e838:	cbz	x0, 42e87c <ferror@plt+0x2a8ec>
  42e83c:	stp	x29, x30, [sp, #-32]!
  42e840:	mov	x29, sp
  42e844:	stp	x19, x20, [sp, #16]
  42e848:	mov	x20, x1
  42e84c:	mov	x19, x0
  42e850:	mov	x0, #0x18                  	// #24
  42e854:	bl	4266b0 <ferror@plt+0x22720>
  42e858:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  42e85c:	add	x2, x2, #0xe90
  42e860:	str	x20, [x0, #16]
  42e864:	ldr	x1, [x2, #88]
  42e868:	stp	x1, x19, [x0]
  42e86c:	ldp	x19, x20, [sp, #16]
  42e870:	str	x0, [x2, #88]
  42e874:	ldp	x29, x30, [sp], #32
  42e878:	ret
  42e87c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42e880:	add	x1, x1, #0x58
  42e884:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e888:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e88c:	add	x1, x1, #0x130
  42e890:	add	x2, x2, #0x2f0
  42e894:	add	x0, x0, #0xf78
  42e898:	b	419d28 <ferror@plt+0x15d98>
  42e89c:	nop
  42e8a0:	mvni	v0.2s, #0x0
  42e8a4:	stp	x29, x30, [sp, #-64]!
  42e8a8:	mov	x29, sp
  42e8ac:	stp	x19, x20, [sp, #16]
  42e8b0:	mov	w20, w1
  42e8b4:	stp	x21, x22, [sp, #32]
  42e8b8:	mov	x21, x0
  42e8bc:	stp	d0, d0, [sp, #48]
  42e8c0:	bl	42dad8 <ferror@plt+0x29b48>
  42e8c4:	add	x0, sp, #0x30
  42e8c8:	bl	403600 <pipe@plt>
  42e8cc:	tbnz	w0, #31, 42e8dc <ferror@plt+0x2a94c>
  42e8d0:	add	x0, sp, #0x38
  42e8d4:	bl	403600 <pipe@plt>
  42e8d8:	tbz	w0, #31, 42e908 <ferror@plt+0x2a978>
  42e8dc:	bl	403e80 <__errno_location@plt>
  42e8e0:	ldr	w0, [x0]
  42e8e4:	bl	4283c8 <ferror@plt+0x24438>
  42e8e8:	mov	x3, x0
  42e8ec:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e8f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42e8f4:	add	x2, x2, #0x308
  42e8f8:	add	x0, x0, #0xf78
  42e8fc:	mov	w1, #0x4                   	// #4
  42e900:	bl	4199b8 <ferror@plt+0x15a28>
  42e904:	b	42e904 <ferror@plt+0x2a974>
  42e908:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  42e90c:	add	x19, x19, #0xe90
  42e910:	bl	4036a0 <fork@plt>
  42e914:	cmp	w0, #0x0
  42e918:	str	w0, [x19, #8]
  42e91c:	b.lt	42e9e8 <ferror@plt+0x2aa58>  // b.tstop
  42e920:	b.ne	42ea14 <ferror@plt+0x2aa84>  // b.any
  42e924:	ldr	w0, [sp, #48]
  42e928:	mov	w19, #0xffffffff            	// #-1
  42e92c:	bl	4039c0 <close@plt>
  42e930:	ldr	w0, [sp, #56]
  42e934:	bl	4039c0 <close@plt>
  42e938:	tbz	w20, #9, 42ea90 <ferror@plt+0x2ab00>
  42e93c:	ldr	w20, [sp, #52]
  42e940:	b	42e954 <ferror@plt+0x2a9c4>
  42e944:	bl	403e80 <__errno_location@plt>
  42e948:	ldr	w0, [x0]
  42e94c:	cmp	w0, #0x4
  42e950:	b.ne	42ea6c <ferror@plt+0x2aadc>  // b.any
  42e954:	mov	w0, w20
  42e958:	mov	w1, #0x1                   	// #1
  42e95c:	bl	403e00 <dup2@plt>
  42e960:	tbnz	w0, #31, 42e944 <ferror@plt+0x2a9b4>
  42e964:	ldr	w20, [sp, #60]
  42e968:	b	42e97c <ferror@plt+0x2a9ec>
  42e96c:	bl	403e80 <__errno_location@plt>
  42e970:	ldr	w0, [x0]
  42e974:	cmp	w0, #0x4
  42e978:	b.ne	42ea6c <ferror@plt+0x2aadc>  // b.any
  42e97c:	mov	w0, w20
  42e980:	mov	w1, #0x2                   	// #2
  42e984:	bl	403e00 <dup2@plt>
  42e988:	tbnz	w0, #31, 42e96c <ferror@plt+0x2a9dc>
  42e98c:	tbz	w19, #31, 42e9a4 <ferror@plt+0x2aa14>
  42e990:	b	42e9c4 <ferror@plt+0x2aa34>
  42e994:	bl	403e80 <__errno_location@plt>
  42e998:	ldr	w0, [x0]
  42e99c:	cmp	w0, #0x4
  42e9a0:	b.ne	42ea6c <ferror@plt+0x2aadc>  // b.any
  42e9a4:	mov	w0, w19
  42e9a8:	mov	w1, #0x0                   	// #0
  42e9ac:	bl	403e00 <dup2@plt>
  42e9b0:	tbnz	w0, #31, 42e994 <ferror@plt+0x2aa04>
  42e9b4:	cmp	w19, #0x2
  42e9b8:	b.le	42e9c4 <ferror@plt+0x2aa34>
  42e9bc:	mov	w0, w19
  42e9c0:	bl	4039c0 <close@plt>
  42e9c4:	ldr	w0, [sp, #52]
  42e9c8:	cmp	w0, #0x2
  42e9cc:	b.gt	42eaac <ferror@plt+0x2ab1c>
  42e9d0:	ldr	w0, [sp, #60]
  42e9d4:	mov	w22, #0x1                   	// #1
  42e9d8:	cmp	w0, #0x2
  42e9dc:	b.le	42ea58 <ferror@plt+0x2aac8>
  42e9e0:	bl	4039c0 <close@plt>
  42e9e4:	b	42ea58 <ferror@plt+0x2aac8>
  42e9e8:	bl	403e80 <__errno_location@plt>
  42e9ec:	ldr	w0, [x0]
  42e9f0:	bl	4283c8 <ferror@plt+0x24438>
  42e9f4:	mov	x3, x0
  42e9f8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42e9fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ea00:	add	x2, x2, #0x338
  42ea04:	add	x0, x0, #0xf78
  42ea08:	mov	w1, #0x4                   	// #4
  42ea0c:	bl	4199b8 <ferror@plt+0x15a28>
  42ea10:	b	42ea10 <ferror@plt+0x2aa80>
  42ea14:	ldr	w1, [x19, #96]
  42ea18:	mov	w22, #0x0                   	// #0
  42ea1c:	ldr	w0, [sp, #52]
  42ea20:	add	w1, w1, #0x1
  42ea24:	str	w1, [x19, #96]
  42ea28:	bl	4039c0 <close@plt>
  42ea2c:	ldr	w0, [sp, #60]
  42ea30:	bl	4039c0 <close@plt>
  42ea34:	ldr	w0, [x19, #8]
  42ea38:	eor	x4, x20, #0x100
  42ea3c:	ldr	w1, [sp, #48]
  42ea40:	eor	x2, x20, #0x80
  42ea44:	ldr	w3, [sp, #56]
  42ea48:	mov	x5, x21
  42ea4c:	ubfx	w4, w4, #8, #1
  42ea50:	ubfx	w2, w2, #7, #1
  42ea54:	bl	42d728 <ferror@plt+0x29798>
  42ea58:	mov	w0, w22
  42ea5c:	ldp	x19, x20, [sp, #16]
  42ea60:	ldp	x21, x22, [sp, #32]
  42ea64:	ldp	x29, x30, [sp], #64
  42ea68:	ret
  42ea6c:	bl	4283c8 <ferror@plt+0x24438>
  42ea70:	mov	x3, x0
  42ea74:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42ea78:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ea7c:	add	x2, x2, #0x368
  42ea80:	add	x0, x0, #0xf78
  42ea84:	mov	w1, #0x4                   	// #4
  42ea88:	bl	4199b8 <ferror@plt+0x15a28>
  42ea8c:	b	42ea8c <ferror@plt+0x2aafc>
  42ea90:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42ea94:	mov	w2, #0x0                   	// #0
  42ea98:	add	x0, x0, #0x358
  42ea9c:	mov	w1, #0x0                   	// #0
  42eaa0:	bl	4037b0 <open@plt>
  42eaa4:	mov	w19, w0
  42eaa8:	b	42e93c <ferror@plt+0x2a9ac>
  42eaac:	bl	4039c0 <close@plt>
  42eab0:	b	42e9d0 <ferror@plt+0x2aa40>
  42eab4:	nop
  42eab8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42eabc:	ldr	w0, [x0, #3828]
  42eac0:	ret
  42eac4:	nop
  42eac8:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42eacc:	ldr	w0, [x0, #3740]
  42ead0:	cmp	w0, #0x0
  42ead4:	cset	w0, eq  // eq = none
  42ead8:	ret
  42eadc:	nop
  42eae0:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  42eae4:	ldr	w0, [x0, #3740]
  42eae8:	cmp	w0, #0x400
  42eaec:	cset	w0, ne  // ne = any
  42eaf0:	ret
  42eaf4:	nop
  42eaf8:	stp	x29, x30, [sp, #-32]!
  42eafc:	mov	x0, #0x10                  	// #16
  42eb00:	mov	x29, sp
  42eb04:	str	x19, [sp, #16]
  42eb08:	bl	417c60 <ferror@plt+0x13cd0>
  42eb0c:	mov	x19, x0
  42eb10:	mov	x0, #0x400                 	// #1024
  42eb14:	bl	42a6d8 <ferror@plt+0x26748>
  42eb18:	mov	x1, x0
  42eb1c:	mov	x0, x19
  42eb20:	str	x1, [x19]
  42eb24:	ldr	x19, [sp, #16]
  42eb28:	ldp	x29, x30, [sp], #32
  42eb2c:	ret
  42eb30:	cbz	x0, 42ebe0 <ferror@plt+0x2ac50>
  42eb34:	stp	x29, x30, [sp, #-48]!
  42eb38:	mov	x29, sp
  42eb3c:	stp	x19, x20, [sp, #16]
  42eb40:	mov	x20, x0
  42eb44:	ldr	x0, [x0, #8]
  42eb48:	cbz	x0, 42ebc4 <ferror@plt+0x2ac34>
  42eb4c:	stp	x21, x22, [sp, #32]
  42eb50:	adrp	x21, 453000 <ferror@plt+0x4f070>
  42eb54:	add	x21, x21, #0x58
  42eb58:	adrp	x22, 452000 <ferror@plt+0x4e070>
  42eb5c:	add	x21, x21, #0x160
  42eb60:	add	x22, x22, #0x3a8
  42eb64:	b	42eb88 <ferror@plt+0x2abf8>
  42eb68:	ldr	x0, [x19, #8]
  42eb6c:	bl	429b98 <ferror@plt+0x25c08>
  42eb70:	ldr	x0, [x19, #24]
  42eb74:	bl	417d40 <ferror@plt+0x13db0>
  42eb78:	mov	x0, x19
  42eb7c:	bl	417d40 <ferror@plt+0x13db0>
  42eb80:	ldr	x0, [x20, #8]
  42eb84:	cbz	x0, 42ebc0 <ferror@plt+0x2ac30>
  42eb88:	bl	427848 <ferror@plt+0x238b8>
  42eb8c:	mov	x1, x0
  42eb90:	ldr	x19, [x0]
  42eb94:	ldr	x0, [x20, #8]
  42eb98:	bl	4274c8 <ferror@plt+0x23538>
  42eb9c:	str	x0, [x20, #8]
  42eba0:	cbnz	x19, 42eb68 <ferror@plt+0x2abd8>
  42eba4:	mov	x2, x22
  42eba8:	mov	x1, x21
  42ebac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ebb0:	add	x0, x0, #0xf78
  42ebb4:	bl	419d28 <ferror@plt+0x15d98>
  42ebb8:	ldr	x0, [x20, #8]
  42ebbc:	cbnz	x0, 42eb88 <ferror@plt+0x2abf8>
  42ebc0:	ldp	x21, x22, [sp, #32]
  42ebc4:	mov	w1, #0x1                   	// #1
  42ebc8:	ldr	x0, [x20]
  42ebcc:	bl	42a758 <ferror@plt+0x267c8>
  42ebd0:	mov	x0, x20
  42ebd4:	ldp	x19, x20, [sp, #16]
  42ebd8:	ldp	x29, x30, [sp], #48
  42ebdc:	b	417d40 <ferror@plt+0x13db0>
  42ebe0:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42ebe4:	add	x1, x1, #0x58
  42ebe8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42ebec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ebf0:	add	x1, x1, #0x148
  42ebf4:	add	x2, x2, #0x398
  42ebf8:	add	x0, x0, #0xf78
  42ebfc:	b	419d28 <ferror@plt+0x15d98>
  42ec00:	stp	x29, x30, [sp, #-112]!
  42ec04:	mov	x29, sp
  42ec08:	cbz	x0, 42edb4 <ferror@plt+0x2ae24>
  42ec0c:	mov	w3, w1
  42ec10:	cbz	w1, 42edac <ferror@plt+0x2ae1c>
  42ec14:	mov	x1, x2
  42ec18:	cbz	x2, 42ede8 <ferror@plt+0x2ae58>
  42ec1c:	stp	x21, x22, [sp, #32]
  42ec20:	mov	x22, x0
  42ec24:	mov	w2, w3
  42ec28:	ldr	x0, [x0]
  42ec2c:	bl	42b388 <ferror@plt+0x273f8>
  42ec30:	ldr	x1, [x22]
  42ec34:	ldr	x0, [x1, #8]
  42ec38:	cmp	x0, #0x13
  42ec3c:	b.ls	42eddc <ferror@plt+0x2ae4c>  // b.plast
  42ec40:	stp	x19, x20, [sp, #16]
  42ec44:	stp	x23, x24, [sp, #48]
  42ec48:	ldr	x19, [x1]
  42ec4c:	ldr	w23, [x19]
  42ec50:	rev	w23, w23
  42ec54:	cmp	x23, x0
  42ec58:	b.hi	42eda0 <ferror@plt+0x2ae10>  // b.pmore
  42ec5c:	ldp	w1, w0, [x19, #4]
  42ec60:	ldr	w2, [x19, #12]
  42ec64:	rev	w1, w1
  42ec68:	rev	w0, w0
  42ec6c:	rev	w2, w2
  42ec70:	str	w2, [sp, #96]
  42ec74:	stp	w1, w0, [sp, #80]
  42ec78:	ldr	w1, [x19, #16]
  42ec7c:	rev	w21, w1
  42ec80:	cbnz	w1, 42ed38 <ferror@plt+0x2ada8>
  42ec84:	mov	x1, #0x8                   	// #8
  42ec88:	add	w0, w0, #0x1
  42ec8c:	bl	417ed8 <ferror@plt+0x13f48>
  42ec90:	mov	x2, x0
  42ec94:	ldr	w0, [sp, #96]
  42ec98:	mov	x1, #0x10                  	// #16
  42ec9c:	str	x2, [sp, #88]
  42eca0:	add	x19, x19, #0x14
  42eca4:	bl	417ed8 <ferror@plt+0x13f48>
  42eca8:	str	x0, [sp, #104]
  42ecac:	ldr	w1, [sp, #84]
  42ecb0:	cbz	w1, 42ecf0 <ferror@plt+0x2ad60>
  42ecb4:	str	x25, [sp, #64]
  42ecb8:	ldr	w20, [x19], #4
  42ecbc:	mov	w25, w21
  42ecc0:	ldr	x24, [sp, #88]
  42ecc4:	rev	w20, w20
  42ecc8:	mov	x0, x19
  42eccc:	mov	x1, x20
  42ecd0:	bl	427b18 <ferror@plt+0x23b88>
  42ecd4:	add	w21, w21, #0x1
  42ecd8:	str	x0, [x24, x25, lsl #3]
  42ecdc:	add	x19, x19, x20
  42ece0:	ldr	w0, [sp, #84]
  42ece4:	cmp	w21, w0
  42ece8:	b.cc	42ecb8 <ferror@plt+0x2ad28>  // b.lo, b.ul, b.last
  42ecec:	ldr	x25, [sp, #64]
  42ecf0:	ldr	w0, [sp, #96]
  42ecf4:	cbz	w0, 42ee10 <ferror@plt+0x2ae80>
  42ecf8:	sub	w21, w0, #0x1
  42ecfc:	add	x21, x21, #0x1
  42ed00:	ldr	x20, [sp, #104]
  42ed04:	add	x21, x19, x21, lsl #3
  42ed08:	ldr	x0, [x19], #8
  42ed0c:	rev	x0, x0
  42ed10:	fmov	d0, x0
  42ed14:	bl	44b4e0 <ferror@plt+0x47550>
  42ed18:	str	q0, [x20], #16
  42ed1c:	cmp	x21, x19
  42ed20:	b.ne	42ed08 <ferror@plt+0x2ad78>  // b.any
  42ed24:	ldr	x0, [x22]
  42ed28:	ldr	x1, [x0]
  42ed2c:	add	x1, x1, x23
  42ed30:	cmp	x21, x1
  42ed34:	b.ls	42ed64 <ferror@plt+0x2add4>  // b.plast
  42ed38:	ldr	x0, [sp, #104]
  42ed3c:	bl	417d40 <ferror@plt+0x13db0>
  42ed40:	ldr	x0, [sp, #88]
  42ed44:	bl	429b98 <ferror@plt+0x25c08>
  42ed48:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42ed4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ed50:	add	x2, x2, #0x3c8
  42ed54:	add	x0, x0, #0xf78
  42ed58:	mov	w1, #0x4                   	// #4
  42ed5c:	bl	4199b8 <ferror@plt+0x15a28>
  42ed60:	b	42ed60 <ferror@plt+0x2add0>
  42ed64:	mov	x2, x23
  42ed68:	mov	x1, #0x0                   	// #0
  42ed6c:	bl	42cbf8 <ferror@plt+0x28c68>
  42ed70:	ldr	x19, [x22, #8]
  42ed74:	mov	w1, #0x20                  	// #32
  42ed78:	add	x0, sp, #0x50
  42ed7c:	bl	427ad0 <ferror@plt+0x23b40>
  42ed80:	mov	x1, x0
  42ed84:	mov	x0, x19
  42ed88:	bl	427148 <ferror@plt+0x231b8>
  42ed8c:	str	x0, [x22, #8]
  42ed90:	ldr	x1, [x22]
  42ed94:	ldr	x0, [x1, #8]
  42ed98:	cmp	x0, #0x13
  42ed9c:	b.hi	42ec48 <ferror@plt+0x2acb8>  // b.pmore
  42eda0:	ldp	x19, x20, [sp, #16]
  42eda4:	ldp	x21, x22, [sp, #32]
  42eda8:	ldp	x23, x24, [sp, #48]
  42edac:	ldp	x29, x30, [sp], #112
  42edb0:	ret
  42edb4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42edb8:	add	x1, x1, #0x58
  42edbc:	add	x1, x1, #0x178
  42edc0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42edc4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42edc8:	add	x2, x2, #0x398
  42edcc:	add	x0, x0, #0xf78
  42edd0:	bl	419d28 <ferror@plt+0x15d98>
  42edd4:	ldp	x29, x30, [sp], #112
  42edd8:	ret
  42eddc:	ldp	x21, x22, [sp, #32]
  42ede0:	ldp	x29, x30, [sp], #112
  42ede4:	ret
  42ede8:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42edec:	add	x1, x1, #0x58
  42edf0:	add	x1, x1, #0x178
  42edf4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42edf8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42edfc:	add	x2, x2, #0x3b8
  42ee00:	add	x0, x0, #0xf78
  42ee04:	bl	419d28 <ferror@plt+0x15d98>
  42ee08:	ldp	x29, x30, [sp], #112
  42ee0c:	ret
  42ee10:	mov	x21, x19
  42ee14:	b	42ed24 <ferror@plt+0x2ad94>
  42ee18:	stp	x29, x30, [sp, #-176]!
  42ee1c:	cmp	w0, #0x8
  42ee20:	mov	x29, sp
  42ee24:	stp	x19, x20, [sp, #16]
  42ee28:	mov	w20, w0
  42ee2c:	stp	x21, x22, [sp, #32]
  42ee30:	mov	x21, x2
  42ee34:	mov	x22, x4
  42ee38:	stp	x23, x24, [sp, #48]
  42ee3c:	mov	w23, w3
  42ee40:	stp	x25, x26, [sp, #64]
  42ee44:	mov	x25, x1
  42ee48:	stp	x27, x28, [sp, #80]
  42ee4c:	stp	xzr, xzr, [sp, #144]
  42ee50:	str	xzr, [sp, #160]
  42ee54:	b.eq	42f31c <ferror@plt+0x2b38c>  // b.none
  42ee58:	b.hi	42eea0 <ferror@plt+0x2af10>  // b.pmore
  42ee5c:	cmp	w0, #0x6
  42ee60:	b.eq	42f34c <ferror@plt+0x2b3bc>  // b.none
  42ee64:	b.ls	42eef8 <ferror@plt+0x2af68>  // b.plast
  42ee68:	cmp	w0, #0x7
  42ee6c:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42ee70:	b.ne	42ef80 <ferror@plt+0x2aff0>  // b.any
  42ee74:	add	x26, x26, #0xe90
  42ee78:	ldr	w0, [x26, #104]
  42ee7c:	cbnz	w0, 42f580 <ferror@plt+0x2b5f0>
  42ee80:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42ee84:	add	x24, x24, #0x7f0
  42ee88:	ldr	w0, [x24, #20]
  42ee8c:	cbz	w0, 42ef8c <ferror@plt+0x2affc>
  42ee90:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42ee94:	add	x0, x0, #0x4e8
  42ee98:	bl	41a070 <ferror@plt+0x160e0>
  42ee9c:	b	42ef8c <ferror@plt+0x2affc>
  42eea0:	cmp	w0, #0xa
  42eea4:	b.eq	42f420 <ferror@plt+0x2b490>  // b.none
  42eea8:	cmp	w0, #0xb
  42eeac:	b.ne	42ef3c <ferror@plt+0x2afac>  // b.any
  42eeb0:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42eeb4:	add	x26, x26, #0xe90
  42eeb8:	ldr	w0, [x26, #104]
  42eebc:	cbz	w0, 42f310 <ferror@plt+0x2b380>
  42eec0:	ldrb	w0, [x1]
  42eec4:	cbz	w0, 42f5d0 <ferror@plt+0x2b640>
  42eec8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42eecc:	add	x0, x0, #0x450
  42eed0:	bl	41a070 <ferror@plt+0x160e0>
  42eed4:	cmp	x25, #0x0
  42eed8:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42eedc:	cset	w27, ne  // ne = any
  42eee0:	cmp	x21, #0x0
  42eee4:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  42eee8:	add	x24, x24, #0x7f0
  42eeec:	cinc	w27, w27, ne  // ne = any
  42eef0:	str	x25, [sp, #144]
  42eef4:	b	42efac <ferror@plt+0x2b01c>
  42eef8:	cmp	w0, #0x1
  42eefc:	b.eq	42ef44 <ferror@plt+0x2afb4>  // b.none
  42ef00:	cmp	w0, #0x2
  42ef04:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42ef08:	b.ne	42ef80 <ferror@plt+0x2aff0>  // b.any
  42ef0c:	add	x26, x26, #0xe90
  42ef10:	ldr	w0, [x26, #104]
  42ef14:	cbnz	w0, 42f598 <ferror@plt+0x2b608>
  42ef18:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42ef1c:	add	x24, x24, #0x7f0
  42ef20:	ldr	w0, [x24, #20]
  42ef24:	cbz	w0, 42ef8c <ferror@plt+0x2affc>
  42ef28:	mov	x1, x2
  42ef2c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42ef30:	add	x0, x0, #0x420
  42ef34:	bl	41a070 <ferror@plt+0x160e0>
  42ef38:	b	42ef8c <ferror@plt+0x2affc>
  42ef3c:	cmp	w0, #0x9
  42ef40:	b.ne	42ef78 <ferror@plt+0x2afe8>  // b.any
  42ef44:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42ef48:	add	x26, x26, #0xe90
  42ef4c:	ldr	w0, [x26, #104]
  42ef50:	cbnz	w0, 42f5b4 <ferror@plt+0x2b624>
  42ef54:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42ef58:	add	x24, x24, #0x7f0
  42ef5c:	ldr	w0, [x24, #20]
  42ef60:	cbz	w0, 42ef8c <ferror@plt+0x2affc>
  42ef64:	mov	x1, x25
  42ef68:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42ef6c:	add	x0, x0, #0x520
  42ef70:	bl	41a070 <ferror@plt+0x160e0>
  42ef74:	b	42ef8c <ferror@plt+0x2affc>
  42ef78:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42ef7c:	nop
  42ef80:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42ef84:	add	x26, x26, #0xe90
  42ef88:	add	x24, x24, #0x7f0
  42ef8c:	cmp	x25, #0x0
  42ef90:	str	x25, [sp, #144]
  42ef94:	cset	w27, ne  // ne = any
  42ef98:	cmp	x21, #0x0
  42ef9c:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  42efa0:	cinc	w27, w27, ne  // ne = any
  42efa4:	cmp	x25, #0x0
  42efa8:	csel	x21, x21, xzr, ne  // ne = any
  42efac:	mov	x0, #0x400                 	// #1024
  42efb0:	str	x21, [sp, #152]
  42efb4:	bl	42a6d8 <ferror@plt+0x26748>
  42efb8:	mov	x19, x0
  42efbc:	add	x1, sp, #0x88
  42efc0:	mov	x2, #0x4                   	// #4
  42efc4:	str	wzr, [sp, #136]
  42efc8:	bl	42b388 <ferror@plt+0x273f8>
  42efcc:	lsl	w3, w20, #24
  42efd0:	add	x1, sp, #0x88
  42efd4:	mov	x2, #0x4                   	// #4
  42efd8:	mov	x0, x19
  42efdc:	str	w3, [sp, #136]
  42efe0:	bl	42b388 <ferror@plt+0x273f8>
  42efe4:	lsl	w3, w27, #24
  42efe8:	add	x1, sp, #0x88
  42efec:	mov	x2, #0x4                   	// #4
  42eff0:	mov	x0, x19
  42eff4:	str	w3, [sp, #136]
  42eff8:	bl	42b388 <ferror@plt+0x273f8>
  42effc:	lsl	w3, w23, #24
  42f000:	add	x1, sp, #0x88
  42f004:	mov	x2, #0x4                   	// #4
  42f008:	mov	x0, x19
  42f00c:	str	w3, [sp, #136]
  42f010:	bl	42b388 <ferror@plt+0x273f8>
  42f014:	str	wzr, [sp, #136]
  42f018:	mov	x0, x19
  42f01c:	add	x1, sp, #0x88
  42f020:	mov	x2, #0x4                   	// #4
  42f024:	bl	42b388 <ferror@plt+0x273f8>
  42f028:	cbz	w27, 42f0a8 <ferror@plt+0x2b118>
  42f02c:	ldr	x3, [sp, #144]
  42f030:	str	x3, [sp, #96]
  42f034:	mov	x0, x3
  42f038:	bl	4034d0 <strlen@plt>
  42f03c:	rev	w4, w0
  42f040:	mov	x28, x0
  42f044:	add	x1, sp, #0x88
  42f048:	mov	x2, #0x4                   	// #4
  42f04c:	mov	x0, x19
  42f050:	str	w4, [sp, #136]
  42f054:	bl	42b388 <ferror@plt+0x273f8>
  42f058:	ldr	x3, [sp, #96]
  42f05c:	mov	w2, w28
  42f060:	mov	x0, x19
  42f064:	mov	x1, x3
  42f068:	bl	42b388 <ferror@plt+0x273f8>
  42f06c:	cmp	w27, #0x2
  42f070:	b.ne	42f0a8 <ferror@plt+0x2b118>  // b.any
  42f074:	mov	x0, x21
  42f078:	bl	4034d0 <strlen@plt>
  42f07c:	rev	w3, w0
  42f080:	mov	x27, x0
  42f084:	add	x1, sp, #0x88
  42f088:	mov	x2, #0x4                   	// #4
  42f08c:	mov	x0, x19
  42f090:	str	w3, [sp, #136]
  42f094:	bl	42b388 <ferror@plt+0x273f8>
  42f098:	mov	w2, w27
  42f09c:	mov	x1, x21
  42f0a0:	mov	x0, x19
  42f0a4:	bl	42b388 <ferror@plt+0x273f8>
  42f0a8:	cbz	w23, 42f0e8 <ferror@plt+0x2b158>
  42f0ac:	sub	w23, w23, #0x1
  42f0b0:	add	x23, x22, w23, uxtw #4
  42f0b4:	nop
  42f0b8:	ldr	q0, [x22]
  42f0bc:	bl	44b630 <ferror@plt+0x476a0>
  42f0c0:	fmov	x3, d0
  42f0c4:	add	x1, sp, #0x88
  42f0c8:	mov	x0, x19
  42f0cc:	mov	x2, #0x8                   	// #8
  42f0d0:	rev	x3, x3
  42f0d4:	str	x3, [sp, #136]
  42f0d8:	bl	42b388 <ferror@plt+0x273f8>
  42f0dc:	cmp	x22, x23
  42f0e0:	add	x22, x22, #0x10
  42f0e4:	b.ne	42f0b8 <ferror@plt+0x2b128>  // b.any
  42f0e8:	ldr	w4, [x19, #8]
  42f0ec:	add	x2, sp, #0x88
  42f0f0:	mov	x3, #0x4                   	// #4
  42f0f4:	mov	x0, x19
  42f0f8:	rev	w4, w4
  42f0fc:	mov	x1, #0x0                   	// #0
  42f100:	ldr	x23, [x19, #8]
  42f104:	str	w4, [sp, #136]
  42f108:	bl	42ca60 <ferror@plt+0x28ad0>
  42f10c:	mov	x0, x19
  42f110:	mov	w1, #0x0                   	// #0
  42f114:	bl	42a758 <ferror@plt+0x267c8>
  42f118:	and	x19, x23, #0xffffffff
  42f11c:	ldr	w1, [x24, #36]
  42f120:	mov	x21, x0
  42f124:	tbz	w1, #31, 42f140 <ferror@plt+0x2b1b0>
  42f128:	b	42f154 <ferror@plt+0x2b1c4>
  42f12c:	bl	403e80 <__errno_location@plt>
  42f130:	ldr	w0, [x0]
  42f134:	cmp	w0, #0x4
  42f138:	b.ne	42f154 <ferror@plt+0x2b1c4>  // b.any
  42f13c:	ldr	w1, [x24, #36]
  42f140:	mov	w0, w1
  42f144:	mov	x2, x19
  42f148:	mov	x1, x21
  42f14c:	bl	403a20 <write@plt>
  42f150:	tbnz	w0, #31, 42f12c <ferror@plt+0x2b19c>
  42f154:	ldr	w0, [x26, #112]
  42f158:	cbnz	w0, 42f1b8 <ferror@plt+0x2b228>
  42f15c:	mov	x0, x21
  42f160:	bl	417d40 <ferror@plt+0x13db0>
  42f164:	cmp	w20, #0x5
  42f168:	b.eq	42f188 <ferror@plt+0x2b1f8>  // b.none
  42f16c:	ldp	x19, x20, [sp, #16]
  42f170:	ldp	x21, x22, [sp, #32]
  42f174:	ldp	x23, x24, [sp, #48]
  42f178:	ldp	x25, x26, [sp, #64]
  42f17c:	ldp	x27, x28, [sp, #80]
  42f180:	ldp	x29, x30, [sp], #176
  42f184:	ret
  42f188:	ldr	w0, [x26, #104]
  42f18c:	cbnz	w0, 42f16c <ferror@plt+0x2b1dc>
  42f190:	ldr	w0, [x24, #20]
  42f194:	add	x24, x24, #0x8
  42f198:	cbnz	w0, 42f540 <ferror@plt+0x2b5b0>
  42f19c:	ldr	w0, [x24, #16]
  42f1a0:	cbnz	w0, 42f16c <ferror@plt+0x2b1dc>
  42f1a4:	mov	x1, x25
  42f1a8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f1ac:	add	x0, x0, #0x5b0
  42f1b0:	bl	41a070 <ferror@plt+0x160e0>
  42f1b4:	b	42f16c <ferror@plt+0x2b1dc>
  42f1b8:	mov	x0, #0x10                  	// #16
  42f1bc:	bl	417c60 <ferror@plt+0x13cd0>
  42f1c0:	mov	x22, x0
  42f1c4:	mov	x0, #0x400                 	// #1024
  42f1c8:	bl	42a6d8 <ferror@plt+0x26748>
  42f1cc:	mov	x3, x0
  42f1d0:	mov	w1, w23
  42f1d4:	mov	x0, x22
  42f1d8:	str	x3, [x22]
  42f1dc:	mov	x2, x21
  42f1e0:	bl	42ec00 <ferror@plt+0x2ac70>
  42f1e4:	ldr	x0, [x22, #8]
  42f1e8:	cbz	x0, 42f508 <ferror@plt+0x2b578>
  42f1ec:	bl	427848 <ferror@plt+0x238b8>
  42f1f0:	mov	w1, #0x1                   	// #1
  42f1f4:	str	w1, [sp, #124]
  42f1f8:	mov	x1, x0
  42f1fc:	ldr	x19, [x0]
  42f200:	ldr	x0, [x22, #8]
  42f204:	bl	4274c8 <ferror@plt+0x23538>
  42f208:	str	x0, [x22, #8]
  42f20c:	cbz	x19, 42f508 <ferror@plt+0x2b578>
  42f210:	ldr	x0, [x22]
  42f214:	ldr	x0, [x0, #8]
  42f218:	cbnz	x0, 42f2b8 <ferror@plt+0x2b328>
  42f21c:	mov	x0, x22
  42f220:	bl	42eb30 <ferror@plt+0x2aba0>
  42f224:	ldr	w1, [x19]
  42f228:	cmp	w1, #0xb
  42f22c:	b.hi	42f2f8 <ferror@plt+0x2b368>  // b.pmore
  42f230:	adrp	x0, 453000 <ferror@plt+0x4f070>
  42f234:	add	x0, x0, #0x58
  42f238:	add	x0, x0, #0x10
  42f23c:	ldr	x1, [x0, w1, uxtw #3]
  42f240:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f244:	add	x0, x0, #0x568
  42f248:	bl	41a208 <ferror@plt+0x16278>
  42f24c:	ldr	w0, [x19, #4]
  42f250:	adrp	x23, 452000 <ferror@plt+0x4e070>
  42f254:	mov	w22, #0x0                   	// #0
  42f258:	add	x23, x23, #0x578
  42f25c:	cbz	w0, 42f280 <ferror@plt+0x2b2f0>
  42f260:	ldr	x1, [x19, #8]
  42f264:	mov	x0, x23
  42f268:	ldr	x1, [x1, w22, uxtw #3]
  42f26c:	add	w22, w22, #0x1
  42f270:	bl	41a208 <ferror@plt+0x16278>
  42f274:	ldr	w1, [x19, #4]
  42f278:	cmp	w22, w1
  42f27c:	b.cc	42f260 <ferror@plt+0x2b2d0>  // b.lo, b.ul, b.last
  42f280:	ldr	w0, [x19, #16]
  42f284:	cbnz	w0, 42f448 <ferror@plt+0x2b4b8>
  42f288:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f28c:	add	x0, x0, #0x598
  42f290:	bl	41a208 <ferror@plt+0x16278>
  42f294:	ldr	w0, [sp, #124]
  42f298:	cbz	w0, 42f5e4 <ferror@plt+0x2b654>
  42f29c:	ldr	x0, [x19, #8]
  42f2a0:	bl	429b98 <ferror@plt+0x25c08>
  42f2a4:	ldr	x0, [x19, #24]
  42f2a8:	bl	417d40 <ferror@plt+0x13db0>
  42f2ac:	mov	x0, x19
  42f2b0:	bl	417d40 <ferror@plt+0x13db0>
  42f2b4:	b	42f15c <ferror@plt+0x2b1cc>
  42f2b8:	adrp	x3, 453000 <ferror@plt+0x4f070>
  42f2bc:	add	x3, x3, #0x58
  42f2c0:	add	x3, x3, #0x190
  42f2c4:	adrp	x4, 452000 <ferror@plt+0x4e070>
  42f2c8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f2cc:	add	x4, x4, #0x550
  42f2d0:	add	x1, x1, #0x540
  42f2d4:	mov	w2, #0x2a2                 	// #674
  42f2d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42f2dc:	add	x0, x0, #0xf78
  42f2e0:	bl	419d40 <ferror@plt+0x15db0>
  42f2e4:	mov	x0, x22
  42f2e8:	bl	42eb30 <ferror@plt+0x2aba0>
  42f2ec:	ldr	w1, [x19]
  42f2f0:	cmp	w1, #0xb
  42f2f4:	b.ls	42f230 <ferror@plt+0x2b2a0>  // b.plast
  42f2f8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f2fc:	add	x1, x1, #0x110
  42f300:	b	42f240 <ferror@plt+0x2b2b0>
  42f304:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f308:	add	x0, x0, #0x4f8
  42f30c:	bl	41a070 <ferror@plt+0x160e0>
  42f310:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f314:	add	x24, x24, #0x7f0
  42f318:	b	42ef8c <ferror@plt+0x2affc>
  42f31c:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42f320:	add	x26, x26, #0xe90
  42f324:	ldr	w0, [x26, #104]
  42f328:	cbnz	w0, 42f304 <ferror@plt+0x2b374>
  42f32c:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f330:	add	x24, x24, #0x7f0
  42f334:	ldr	w0, [x24, #20]
  42f338:	cbz	w0, 42ef8c <ferror@plt+0x2affc>
  42f33c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f340:	add	x0, x0, #0x508
  42f344:	bl	41a070 <ferror@plt+0x160e0>
  42f348:	b	42ef8c <ferror@plt+0x2affc>
  42f34c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  42f350:	add	x0, x0, #0x20
  42f354:	ldr	q0, [x4]
  42f358:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42f35c:	add	x26, x26, #0xe90
  42f360:	ldr	q1, [x0]
  42f364:	str	q0, [sp, #96]
  42f368:	bl	44afd0 <ferror@plt+0x47040>
  42f36c:	cmp	w0, #0x0
  42f370:	movi	v1.2d, #0x0
  42f374:	ldr	q0, [sp, #96]
  42f378:	cset	w19, ne  // ne = any
  42f37c:	bl	44afd0 <ferror@plt+0x47040>
  42f380:	cmp	w0, #0x0
  42f384:	cset	w0, ne  // ne = any
  42f388:	ldr	w24, [x26, #104]
  42f38c:	tst	w0, w19
  42f390:	b.ne	42f63c <ferror@plt+0x2b6ac>  // b.any
  42f394:	cbz	w24, 42f554 <ferror@plt+0x2b5c4>
  42f398:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f39c:	add	x1, x1, #0x3f8
  42f3a0:	mov	w19, #0x0                   	// #0
  42f3a4:	ldr	w2, [x26, #108]
  42f3a8:	mov	x3, x25
  42f3ac:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f3b0:	add	x0, x0, #0x470
  42f3b4:	bl	41a070 <ferror@plt+0x160e0>
  42f3b8:	adrp	x0, 453000 <ferror@plt+0x4f070>
  42f3bc:	add	x0, x0, #0x30
  42f3c0:	ldr	q0, [x22]
  42f3c4:	ldr	q1, [x0]
  42f3c8:	str	q0, [sp, #96]
  42f3cc:	bl	44afd0 <ferror@plt+0x47040>
  42f3d0:	ldr	q0, [sp, #96]
  42f3d4:	cbnz	w0, 42f608 <ferror@plt+0x2b678>
  42f3d8:	cmp	x21, #0x0
  42f3dc:	adrp	x1, 44b000 <ferror@plt+0x47070>
  42f3e0:	add	x1, x1, #0xc80
  42f3e4:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f3e8:	csel	x1, x1, x21, eq  // eq = none
  42f3ec:	add	x0, x0, #0x480
  42f3f0:	bl	41a070 <ferror@plt+0x160e0>
  42f3f4:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f3f8:	add	x24, x24, #0x7f0
  42f3fc:	cbz	w19, 42ef8c <ferror@plt+0x2affc>
  42f400:	ldr	w0, [x24, #32]
  42f404:	cbz	w0, 42ef8c <ferror@plt+0x2affc>
  42f408:	ldr	w0, [x26, #104]
  42f40c:	cbz	w0, 42f41c <ferror@plt+0x2b48c>
  42f410:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f414:	add	x0, x0, #0x4c8
  42f418:	bl	41a070 <ferror@plt+0x160e0>
  42f41c:	bl	403a40 <abort@plt>
  42f420:	adrp	x26, 4ac000 <ferror@plt+0xa8070>
  42f424:	add	x26, x26, #0xe90
  42f428:	ldr	w0, [x26, #104]
  42f42c:	cbz	w0, 42f310 <ferror@plt+0x2b380>
  42f430:	ldrb	w0, [x1]
  42f434:	cbz	w0, 42eed4 <ferror@plt+0x2af44>
  42f438:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f43c:	add	x0, x0, #0x438
  42f440:	bl	41a070 <ferror@plt+0x160e0>
  42f444:	b	42eed4 <ferror@plt+0x2af44>
  42f448:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f44c:	add	x0, x0, #0x580
  42f450:	bl	41a208 <ferror@plt+0x16278>
  42f454:	mov	w28, #0x0                   	// #0
  42f458:	ldr	w0, [x19, #16]
  42f45c:	cbz	w0, 42f4f8 <ferror@plt+0x2b568>
  42f460:	adrp	x23, 44b000 <ferror@plt+0x47070>
  42f464:	adrp	x22, 452000 <ferror@plt+0x4e070>
  42f468:	add	x23, x23, #0xc80
  42f46c:	add	x22, x22, #0x400
  42f470:	b	42f498 <ferror@plt+0x2b508>
  42f474:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f478:	mov	x2, x27
  42f47c:	csel	x1, x22, x23, ne  // ne = any
  42f480:	add	x0, x0, #0x588
  42f484:	bl	41a208 <ferror@plt+0x16278>
  42f488:	ldr	w0, [x19, #16]
  42f48c:	add	w28, w28, #0x1
  42f490:	cmp	w28, w0
  42f494:	b.cs	42f4f8 <ferror@plt+0x2b568>  // b.hs, b.nlast
  42f498:	ldr	x0, [x19, #24]
  42f49c:	ubfiz	x1, x28, #4, #32
  42f4a0:	add	x0, x0, x1
  42f4a4:	ldr	q2, [x0]
  42f4a8:	mov	v0.16b, v2.16b
  42f4ac:	str	q2, [sp, #96]
  42f4b0:	bl	44b1c0 <ferror@plt+0x47230>
  42f4b4:	mov	x27, x0
  42f4b8:	bl	44b418 <ferror@plt+0x47488>
  42f4bc:	mov	v1.16b, v0.16b
  42f4c0:	ldr	q2, [sp, #96]
  42f4c4:	mov	v0.16b, v2.16b
  42f4c8:	bl	44afd0 <ferror@plt+0x47040>
  42f4cc:	cmp	w28, #0x0
  42f4d0:	ldr	q2, [sp, #96]
  42f4d4:	cbz	w0, 42f474 <ferror@plt+0x2b4e4>
  42f4d8:	csel	x27, x22, x23, ne  // ne = any
  42f4dc:	mov	v0.16b, v2.16b
  42f4e0:	bl	44b630 <ferror@plt+0x476a0>
  42f4e4:	mov	x1, x27
  42f4e8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f4ec:	add	x0, x0, #0x590
  42f4f0:	bl	41a208 <ferror@plt+0x16278>
  42f4f4:	b	42f488 <ferror@plt+0x2b4f8>
  42f4f8:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  42f4fc:	add	x0, x0, #0xf58
  42f500:	bl	41a208 <ferror@plt+0x16278>
  42f504:	b	42f288 <ferror@plt+0x2b2f8>
  42f508:	adrp	x3, 453000 <ferror@plt+0x4f070>
  42f50c:	add	x3, x3, #0x58
  42f510:	add	x3, x3, #0x190
  42f514:	mov	x19, #0x0                   	// #0
  42f518:	adrp	x4, 452000 <ferror@plt+0x4e070>
  42f51c:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f520:	add	x4, x4, #0x530
  42f524:	add	x1, x1, #0x540
  42f528:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42f52c:	mov	w2, #0x2a1                 	// #673
  42f530:	add	x0, x0, #0xf78
  42f534:	str	wzr, [sp, #124]
  42f538:	bl	419d40 <ferror@plt+0x15db0>
  42f53c:	b	42f210 <ferror@plt+0x2b280>
  42f540:	mov	x1, x25
  42f544:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f548:	add	x0, x0, #0x5a0
  42f54c:	bl	41a070 <ferror@plt+0x160e0>
  42f550:	b	42f16c <ferror@plt+0x2b1dc>
  42f554:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f558:	add	x24, x24, #0x7f0
  42f55c:	add	x0, x24, #0x8
  42f560:	ldr	w1, [x0, #12]
  42f564:	cbz	w1, 42f650 <ferror@plt+0x2b6c0>
  42f568:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f56c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f570:	add	x1, x1, #0x4c0
  42f574:	add	x0, x0, #0x4a8
  42f578:	bl	41a070 <ferror@plt+0x160e0>
  42f57c:	b	42ef8c <ferror@plt+0x2affc>
  42f580:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f584:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f588:	add	x0, x0, #0x4d8
  42f58c:	add	x24, x24, #0x7f0
  42f590:	bl	41a070 <ferror@plt+0x160e0>
  42f594:	b	42ef8c <ferror@plt+0x2affc>
  42f598:	mov	x1, x2
  42f59c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f5a0:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f5a4:	add	x0, x0, #0x408
  42f5a8:	add	x24, x24, #0x7f0
  42f5ac:	bl	41a070 <ferror@plt+0x160e0>
  42f5b0:	b	42ef8c <ferror@plt+0x2affc>
  42f5b4:	mov	x1, x25
  42f5b8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f5bc:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f5c0:	add	x0, x0, #0x518
  42f5c4:	add	x24, x24, #0x7f0
  42f5c8:	bl	41a070 <ferror@plt+0x160e0>
  42f5cc:	b	42ef8c <ferror@plt+0x2affc>
  42f5d0:	ldr	w1, [x26, #108]
  42f5d4:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f5d8:	add	x0, x0, #0x468
  42f5dc:	bl	41a070 <ferror@plt+0x160e0>
  42f5e0:	b	42eed4 <ferror@plt+0x2af44>
  42f5e4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42f5e8:	add	x1, x1, #0x58
  42f5ec:	add	x1, x1, #0x160
  42f5f0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42f5f4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42f5f8:	add	x2, x2, #0x3a8
  42f5fc:	add	x0, x0, #0xf78
  42f600:	bl	419d28 <ferror@plt+0x15d98>
  42f604:	b	42f15c <ferror@plt+0x2b1cc>
  42f608:	adrp	x0, 453000 <ferror@plt+0x4f070>
  42f60c:	add	x0, x0, #0x20
  42f610:	ldr	q1, [x0]
  42f614:	bl	44afd0 <ferror@plt+0x47040>
  42f618:	cbnz	w0, 42f69c <ferror@plt+0x2b70c>
  42f61c:	cmp	x21, #0x0
  42f620:	adrp	x1, 44b000 <ferror@plt+0x47070>
  42f624:	add	x1, x1, #0xc80
  42f628:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f62c:	csel	x1, x1, x21, eq  // eq = none
  42f630:	add	x0, x0, #0x490
  42f634:	bl	41a070 <ferror@plt+0x160e0>
  42f638:	b	42f3f4 <ferror@plt+0x2b464>
  42f63c:	cbz	w24, 42f670 <ferror@plt+0x2b6e0>
  42f640:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f644:	mov	w19, #0x1                   	// #1
  42f648:	add	x1, x1, #0x3f0
  42f64c:	b	42f3a4 <ferror@plt+0x2b414>
  42f650:	ldr	w0, [x0, #16]
  42f654:	cbnz	w0, 42ef8c <ferror@plt+0x2affc>
  42f658:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f65c:	adrp	x0, 44c000 <ferror@plt+0x48070>
  42f660:	add	x1, x1, #0x4c0
  42f664:	add	x0, x0, #0x9d8
  42f668:	bl	41a070 <ferror@plt+0x160e0>
  42f66c:	b	42ef8c <ferror@plt+0x2affc>
  42f670:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  42f674:	add	x24, x24, #0x7f0
  42f678:	add	x0, x24, #0x8
  42f67c:	ldr	w1, [x0, #12]
  42f680:	cbz	w1, 42f6ac <ferror@plt+0x2b71c>
  42f684:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f688:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f68c:	add	x1, x1, #0x4a0
  42f690:	add	x0, x0, #0x4a8
  42f694:	bl	41a070 <ferror@plt+0x160e0>
  42f698:	b	42f400 <ferror@plt+0x2b470>
  42f69c:	adrp	x0, 44b000 <ferror@plt+0x47070>
  42f6a0:	add	x0, x0, #0xb20
  42f6a4:	bl	41a070 <ferror@plt+0x160e0>
  42f6a8:	b	42f3f4 <ferror@plt+0x2b464>
  42f6ac:	ldr	w0, [x0, #16]
  42f6b0:	cbnz	w0, 42f6cc <ferror@plt+0x2b73c>
  42f6b4:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f6b8:	adrp	x0, 44c000 <ferror@plt+0x48070>
  42f6bc:	add	x1, x1, #0x4a0
  42f6c0:	add	x0, x0, #0x9d8
  42f6c4:	bl	41a070 <ferror@plt+0x160e0>
  42f6c8:	b	42f400 <ferror@plt+0x2b470>
  42f6cc:	ldr	w0, [x24, #32]
  42f6d0:	cbz	w0, 42ef8c <ferror@plt+0x2affc>
  42f6d4:	bl	403a40 <abort@plt>
  42f6d8:	stp	x29, x30, [sp, #-208]!
  42f6dc:	mov	x29, sp
  42f6e0:	stp	x23, x24, [sp, #48]
  42f6e4:	mov	x24, x0
  42f6e8:	mov	w0, #0x5                   	// #5
  42f6ec:	stp	x25, x26, [sp, #64]
  42f6f0:	mov	x25, x1
  42f6f4:	str	x2, [sp, #200]
  42f6f8:	bl	4193f8 <ferror@plt+0x15468>
  42f6fc:	orr	w0, w0, #0x18
  42f700:	bl	4193f8 <ferror@plt+0x15468>
  42f704:	cbz	x24, 42fc20 <ferror@plt+0x2bc90>
  42f708:	cbz	x25, 42fc50 <ferror@plt+0x2bcc0>
  42f70c:	stp	x21, x22, [sp, #32]
  42f710:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  42f714:	add	x22, x22, #0x7f0
  42f718:	ldr	w0, [x22, #8]
  42f71c:	cbnz	w0, 42faa8 <ferror@plt+0x2bb18>
  42f720:	ldr	x0, [sp, #200]
  42f724:	stp	x19, x20, [sp, #16]
  42f728:	add	x2, sp, #0xc0
  42f72c:	add	x3, sp, #0xd0
  42f730:	mov	w19, #0x1                   	// #1
  42f734:	mov	w1, #0xfffffff8            	// #-8
  42f738:	str	w19, [x22, #8]
  42f73c:	stp	x3, x3, [sp, #160]
  42f740:	str	x2, [sp, #176]
  42f744:	stp	w1, wzr, [sp, #184]
  42f748:	cbz	x0, 42f784 <ferror@plt+0x2b7f4>
  42f74c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42f750:	add	x1, x1, #0x58
  42f754:	add	x1, x1, #0x1a0
  42f758:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42f75c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42f760:	add	x2, x2, #0x608
  42f764:	add	x0, x0, #0xf78
  42f768:	bl	419d28 <ferror@plt+0x15d98>
  42f76c:	ldp	x19, x20, [sp, #16]
  42f770:	ldp	x21, x22, [sp, #32]
  42f774:	ldp	x23, x24, [sp, #48]
  42f778:	ldp	x25, x26, [sp, #64]
  42f77c:	ldp	x29, x30, [sp], #208
  42f780:	ret
  42f784:	bl	424248 <ferror@plt+0x202b8>
  42f788:	mov	w21, w0
  42f78c:	bl	424248 <ferror@plt+0x202b8>
  42f790:	mov	w23, w0
  42f794:	bl	424248 <ferror@plt+0x202b8>
  42f798:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  42f79c:	mov	w26, w0
  42f7a0:	add	x20, x20, #0xe90
  42f7a4:	bl	424248 <ferror@plt+0x202b8>
  42f7a8:	mov	w6, w0
  42f7ac:	mov	w5, w26
  42f7b0:	add	x26, x20, #0x80
  42f7b4:	mov	w3, w21
  42f7b8:	mov	w4, w23
  42f7bc:	mov	x0, x26
  42f7c0:	mov	x1, #0x25                  	// #37
  42f7c4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42f7c8:	add	x2, x2, #0x618
  42f7cc:	bl	43ac88 <ferror@plt+0x36cf8>
  42f7d0:	ldr	x21, [x25]
  42f7d4:	ldr	x0, [x21]
  42f7d8:	stp	x26, x0, [x20, #168]
  42f7dc:	ldr	w26, [x24]
  42f7e0:	bl	40c0a8 <ferror@plt+0x8118>
  42f7e4:	str	x0, [x20, #184]
  42f7e8:	cmp	w26, #0x1
  42f7ec:	b.ls	42f8dc <ferror@plt+0x2b94c>  // b.plast
  42f7f0:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f7f4:	add	x0, x0, #0x648
  42f7f8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f7fc:	add	x1, x1, #0x630
  42f800:	stp	x27, x28, [sp, #80]
  42f804:	stp	x1, x0, [sp, #112]
  42f808:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f80c:	add	x0, x0, #0x658
  42f810:	str	x0, [sp, #128]
  42f814:	b	42f864 <ferror@plt+0x2b8d4>
  42f818:	ldr	x1, [sp, #120]
  42f81c:	mov	x0, x28
  42f820:	bl	403ad0 <strcmp@plt>
  42f824:	cbz	w0, 42f850 <ferror@plt+0x2b8c0>
  42f828:	ldrb	w0, [x28]
  42f82c:	str	w0, [sp, #140]
  42f830:	cmp	w0, #0x2d
  42f834:	b.ne	42fa08 <ferror@plt+0x2ba78>  // b.any
  42f838:	ldrb	w0, [x28, #1]
  42f83c:	cmp	w0, #0x6b
  42f840:	b.ne	42fa08 <ferror@plt+0x2ba78>  // b.any
  42f844:	ldrb	w0, [x28, #2]
  42f848:	cbnz	w0, 42fa08 <ferror@plt+0x2ba78>
  42f84c:	nop
  42f850:	add	w19, w19, #0x1
  42f854:	str	xzr, [x21, x23]
  42f858:	str	wzr, [x22, #32]
  42f85c:	cmp	w26, w19
  42f860:	b.ls	42f8a8 <ferror@plt+0x2b918>  // b.plast
  42f864:	mov	w27, w19
  42f868:	ubfiz	x23, x19, #3, #32
  42f86c:	ldr	x1, [sp, #112]
  42f870:	add	x0, x21, x23
  42f874:	ldr	x28, [x21, x27, lsl #3]
  42f878:	str	x0, [sp, #104]
  42f87c:	mov	x0, x28
  42f880:	bl	403ad0 <strcmp@plt>
  42f884:	cbnz	w0, 42f818 <ferror@plt+0x2b888>
  42f888:	mov	w0, #0x5                   	// #5
  42f88c:	bl	4193f8 <ferror@plt+0x15468>
  42f890:	orr	w0, w0, #0x18
  42f894:	bl	4193f8 <ferror@plt+0x15468>
  42f898:	str	xzr, [x21, x27, lsl #3]
  42f89c:	add	w19, w19, #0x1
  42f8a0:	cmp	w26, w19
  42f8a4:	b.hi	42f864 <ferror@plt+0x2b8d4>  // b.pmore
  42f8a8:	mov	x0, #0x1                   	// #1
  42f8ac:	mov	w19, w0
  42f8b0:	ldr	x1, [x21, x0, lsl #3]
  42f8b4:	cbz	x1, 42f8cc <ferror@plt+0x2b93c>
  42f8b8:	str	x1, [x21, w19, uxtw #3]
  42f8bc:	add	w19, w19, #0x1
  42f8c0:	cmp	w19, w0
  42f8c4:	b.hi	42f8cc <ferror@plt+0x2b93c>  // b.pmore
  42f8c8:	str	xzr, [x21, x0, lsl #3]
  42f8cc:	add	x0, x0, #0x1
  42f8d0:	cmp	w26, w0
  42f8d4:	b.hi	42f8b0 <ferror@plt+0x2b920>  // b.pmore
  42f8d8:	ldp	x27, x28, [sp, #80]
  42f8dc:	str	w19, [x24]
  42f8e0:	bl	439920 <ferror@plt+0x35990>
  42f8e4:	cbz	x0, 42fcf4 <ferror@plt+0x2bd64>
  42f8e8:	mov	w0, #0x9fb6                	// #40886
  42f8ec:	movk	w0, #0xc8c4, lsl #16
  42f8f0:	bl	423808 <ferror@plt+0x1f878>
  42f8f4:	mov	x19, x0
  42f8f8:	bl	423e50 <ferror@plt+0x1fec0>
  42f8fc:	mov	w22, w0
  42f900:	mov	x0, x19
  42f904:	bl	423e50 <ferror@plt+0x1fec0>
  42f908:	mov	w21, w0
  42f90c:	mov	x0, x19
  42f910:	bl	423e50 <ferror@plt+0x1fec0>
  42f914:	mov	w23, w0
  42f918:	mov	x0, x19
  42f91c:	bl	423e50 <ferror@plt+0x1fec0>
  42f920:	mov	w1, #0x9f9b                	// #40859
  42f924:	movk	w1, #0xfab3, lsl #16
  42f928:	cmp	w22, w1
  42f92c:	mov	w1, #0xfb0e                	// #64270
  42f930:	movk	w1, #0xb948, lsl #16
  42f934:	ccmp	w21, w1, #0x0, eq  // eq = none
  42f938:	b.ne	42f958 <ferror@plt+0x2b9c8>  // b.any
  42f93c:	mov	w1, #0xbe26                	// #48678
  42f940:	movk	w1, #0x3d31, lsl #16
  42f944:	cmp	w23, w1
  42f948:	mov	w1, #0x9d66                	// #40294
  42f94c:	movk	w1, #0x43a1, lsl #16
  42f950:	ccmp	w0, w1, #0x0, eq  // eq = none
  42f954:	b.eq	42f970 <ferror@plt+0x2b9e0>  // b.none
  42f958:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42f95c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42f960:	add	x2, x2, #0xa78
  42f964:	add	x0, x0, #0xf78
  42f968:	mov	w1, #0x10                  	// #16
  42f96c:	bl	4199b8 <ferror@plt+0x15a28>
  42f970:	mov	x0, x19
  42f974:	bl	423918 <ferror@plt+0x1f988>
  42f978:	ldr	x0, [x20, #168]
  42f97c:	bl	42d570 <ferror@plt+0x295e0>
  42f980:	mov	x1, #0x0                   	// #0
  42f984:	adrp	x0, 430000 <ferror@plt+0x2c070>
  42f988:	add	x0, x0, #0xd8
  42f98c:	bl	419578 <ferror@plt+0x155e8>
  42f990:	bl	439920 <ferror@plt+0x35990>
  42f994:	mov	x1, x0
  42f998:	ldr	x2, [x20, #168]
  42f99c:	mov	x4, #0x0                   	// #0
  42f9a0:	mov	w3, #0x0                   	// #0
  42f9a4:	mov	w0, #0x2                   	// #2
  42f9a8:	bl	42ee18 <ferror@plt+0x2ae88>
  42f9ac:	ldr	x0, [x20, #176]
  42f9b0:	bl	40bfe0 <ferror@plt+0x8050>
  42f9b4:	str	x0, [x20, #216]
  42f9b8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42f9bc:	add	x1, x1, #0xad8
  42f9c0:	bl	42a4c8 <ferror@plt+0x26538>
  42f9c4:	cbnz	w0, 42fc74 <ferror@plt+0x2bce4>
  42f9c8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f9cc:	add	x0, x0, #0xae0
  42f9d0:	bl	4094c8 <ferror@plt+0x5538>
  42f9d4:	str	x0, [x20, #224]
  42f9d8:	cbz	x0, 42fca0 <ferror@plt+0x2bd10>
  42f9dc:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42f9e0:	add	x0, x0, #0xaf0
  42f9e4:	bl	4094c8 <ferror@plt+0x5538>
  42f9e8:	str	x0, [x20, #232]
  42f9ec:	cbz	x0, 42fcbc <ferror@plt+0x2bd2c>
  42f9f0:	ldp	x19, x20, [sp, #16]
  42f9f4:	ldp	x21, x22, [sp, #32]
  42f9f8:	ldp	x23, x24, [sp, #48]
  42f9fc:	ldp	x25, x26, [sp, #64]
  42fa00:	ldp	x29, x30, [sp], #208
  42fa04:	ret
  42fa08:	ldr	x1, [sp, #128]
  42fa0c:	mov	x0, x28
  42fa10:	bl	403ad0 <strcmp@plt>
  42fa14:	cbnz	w0, 42fa2c <ferror@plt+0x2ba9c>
  42fa18:	mov	w0, #0x1                   	// #1
  42fa1c:	add	w19, w19, #0x1
  42fa20:	str	xzr, [x21, x23]
  42fa24:	str	w0, [x20, #112]
  42fa28:	b	42f85c <ferror@plt+0x2b8cc>
  42fa2c:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42fa30:	mov	x0, x28
  42fa34:	add	x1, x1, #0x668
  42fa38:	bl	403ad0 <strcmp@plt>
  42fa3c:	cbnz	w0, 42fa54 <ferror@plt+0x2bac4>
  42fa40:	mov	w0, #0x1                   	// #1
  42fa44:	add	w19, w19, #0x1
  42fa48:	str	xzr, [x21, x23]
  42fa4c:	str	w0, [x20, #104]
  42fa50:	b	42f85c <ferror@plt+0x2b8cc>
  42fa54:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fa58:	mov	x1, x28
  42fa5c:	add	x0, x0, #0x670
  42fa60:	bl	403ad0 <strcmp@plt>
  42fa64:	cbz	w0, 42fa80 <ferror@plt+0x2baf0>
  42fa68:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fa6c:	mov	x1, x28
  42fa70:	add	x0, x0, #0x680
  42fa74:	mov	x2, #0xd                   	// #13
  42fa78:	bl	403830 <strncmp@plt>
  42fa7c:	cbnz	w0, 42fadc <ferror@plt+0x2bb4c>
  42fa80:	ldrb	w0, [x28, #12]
  42fa84:	add	w27, w19, #0x1
  42fa88:	cmp	w0, #0x3d
  42fa8c:	b.eq	42fcd0 <ferror@plt+0x2bd40>  // b.none
  42fa90:	cmp	w27, w26
  42fa94:	b.cc	42fbac <ferror@plt+0x2bc1c>  // b.lo, b.ul, b.last
  42fa98:	ldr	x0, [sp, #104]
  42fa9c:	mov	w19, w27
  42faa0:	str	xzr, [x0]
  42faa4:	b	42f85c <ferror@plt+0x2b8cc>
  42faa8:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42faac:	add	x1, x1, #0x58
  42fab0:	add	x1, x1, #0x1a0
  42fab4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42fab8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42fabc:	add	x2, x2, #0x5d8
  42fac0:	add	x0, x0, #0xf78
  42fac4:	bl	419d28 <ferror@plt+0x15d98>
  42fac8:	ldp	x21, x22, [sp, #32]
  42facc:	ldp	x23, x24, [sp, #48]
  42fad0:	ldp	x25, x26, [sp, #64]
  42fad4:	ldp	x29, x30, [sp], #208
  42fad8:	ret
  42fadc:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fae0:	mov	x1, x28
  42fae4:	add	x0, x0, #0x690
  42fae8:	bl	403ad0 <strcmp@plt>
  42faec:	cbz	w0, 42fbe0 <ferror@plt+0x2bc50>
  42faf0:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42faf4:	mov	x1, x28
  42faf8:	add	x0, x0, #0x6a8
  42fafc:	mov	x2, #0x11                  	// #17
  42fb00:	bl	403830 <strncmp@plt>
  42fb04:	cbz	w0, 42fbe0 <ferror@plt+0x2bc50>
  42fb08:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fb0c:	mov	x1, x28
  42fb10:	add	x0, x0, #0x6c0
  42fb14:	bl	403ad0 <strcmp@plt>
  42fb18:	cbz	w0, 42fd6c <ferror@plt+0x2bddc>
  42fb1c:	ldr	w0, [sp, #140]
  42fb20:	cmp	w0, #0x2d
  42fb24:	b.eq	42fd1c <ferror@plt+0x2bd8c>  // b.none
  42fb28:	ldr	w0, [sp, #140]
  42fb2c:	cmp	w0, #0x2d
  42fb30:	b.ne	42fb50 <ferror@plt+0x2bbc0>  // b.any
  42fb34:	ldrb	w0, [x28, #1]
  42fb38:	cmp	w0, #0x70
  42fb3c:	b.ne	42fb50 <ferror@plt+0x2bbc0>  // b.any
  42fb40:	ldrb	w0, [x28, #2]
  42fb44:	cmp	w0, #0x3d
  42fb48:	b.eq	42fd30 <ferror@plt+0x2bda0>  // b.none
  42fb4c:	nop
  42fb50:	ldr	w0, [sp, #140]
  42fb54:	cmp	w0, #0x2d
  42fb58:	b.ne	42fda8 <ferror@plt+0x2be18>  // b.any
  42fb5c:	ldrb	w0, [x28, #1]
  42fb60:	cmp	w0, #0x73
  42fb64:	b.ne	42fda8 <ferror@plt+0x2be18>  // b.any
  42fb68:	ldrb	w0, [x28, #2]
  42fb6c:	cbnz	w0, 42fda8 <ferror@plt+0x2be18>
  42fb70:	ldrb	w0, [x28, #2]
  42fb74:	add	w27, w19, #0x1
  42fb78:	cmp	w0, #0x3d
  42fb7c:	b.eq	42fe44 <ferror@plt+0x2beb4>  // b.none
  42fb80:	cmp	w26, w27
  42fb84:	b.ls	42fa98 <ferror@plt+0x2bb08>  // b.plast
  42fb88:	str	xzr, [x21, x23]
  42fb8c:	add	x0, x21, w27, uxtw #3
  42fb90:	str	x0, [sp, #104]
  42fb94:	ldr	x1, [x21, w27, uxtw #3]
  42fb98:	add	w27, w19, #0x2
  42fb9c:	ldr	x0, [x20, #80]
  42fba0:	bl	427148 <ferror@plt+0x231b8>
  42fba4:	str	x0, [x20, #80]
  42fba8:	b	42fa98 <ferror@plt+0x2bb08>
  42fbac:	str	xzr, [x21, x23]
  42fbb0:	add	x0, x21, w27, uxtw #3
  42fbb4:	str	x0, [sp, #104]
  42fbb8:	mov	w2, #0x0                   	// #0
  42fbbc:	ldr	x0, [x21, w27, uxtw #3]
  42fbc0:	mov	x1, #0x0                   	// #0
  42fbc4:	add	w27, w19, #0x2
  42fbc8:	mov	w19, w27
  42fbcc:	bl	428278 <ferror@plt+0x242e8>
  42fbd0:	str	w0, [x22, #36]
  42fbd4:	ldr	x0, [sp, #104]
  42fbd8:	str	xzr, [x0]
  42fbdc:	b	42f85c <ferror@plt+0x2b8cc>
  42fbe0:	ldrb	w0, [x28, #16]
  42fbe4:	add	w27, w19, #0x1
  42fbe8:	cmp	w0, #0x3d
  42fbec:	b.eq	42fd04 <ferror@plt+0x2bd74>  // b.none
  42fbf0:	cmp	w27, w26
  42fbf4:	b.cs	42fa98 <ferror@plt+0x2bb08>  // b.hs, b.nlast
  42fbf8:	str	xzr, [x21, x23]
  42fbfc:	add	x0, x21, w27, uxtw #3
  42fc00:	str	x0, [sp, #104]
  42fc04:	mov	w2, #0x0                   	// #0
  42fc08:	ldr	x0, [x21, w27, uxtw #3]
  42fc0c:	mov	x1, #0x0                   	// #0
  42fc10:	add	w27, w19, #0x2
  42fc14:	bl	428278 <ferror@plt+0x242e8>
  42fc18:	str	w0, [x20, #192]
  42fc1c:	b	42fa98 <ferror@plt+0x2bb08>
  42fc20:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42fc24:	add	x1, x1, #0x58
  42fc28:	add	x1, x1, #0x1a0
  42fc2c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42fc30:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42fc34:	add	x2, x2, #0x5b8
  42fc38:	add	x0, x0, #0xf78
  42fc3c:	bl	419d28 <ferror@plt+0x15d98>
  42fc40:	ldp	x23, x24, [sp, #48]
  42fc44:	ldp	x25, x26, [sp, #64]
  42fc48:	ldp	x29, x30, [sp], #208
  42fc4c:	ret
  42fc50:	adrp	x1, 453000 <ferror@plt+0x4f070>
  42fc54:	add	x1, x1, #0x58
  42fc58:	add	x1, x1, #0x1a0
  42fc5c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42fc60:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42fc64:	add	x2, x2, #0x5c8
  42fc68:	add	x0, x0, #0xf78
  42fc6c:	bl	419d28 <ferror@plt+0x15d98>
  42fc70:	b	42f774 <ferror@plt+0x2b7e4>
  42fc74:	ldr	x0, [x20, #216]
  42fc78:	bl	40bfe0 <ferror@plt+0x8050>
  42fc7c:	mov	x19, x0
  42fc80:	ldr	x0, [x20, #216]
  42fc84:	bl	417d40 <ferror@plt+0x13db0>
  42fc88:	str	x19, [x20, #216]
  42fc8c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fc90:	add	x0, x0, #0xae0
  42fc94:	bl	4094c8 <ferror@plt+0x5538>
  42fc98:	str	x0, [x20, #224]
  42fc9c:	cbnz	x0, 42f9dc <ferror@plt+0x2ba4c>
  42fca0:	ldr	x0, [x20, #216]
  42fca4:	str	x0, [x20, #224]
  42fca8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fcac:	add	x0, x0, #0xaf0
  42fcb0:	bl	4094c8 <ferror@plt+0x5538>
  42fcb4:	str	x0, [x20, #232]
  42fcb8:	cbnz	x0, 42f9f0 <ferror@plt+0x2ba60>
  42fcbc:	ldr	x0, [x20, #216]
  42fcc0:	str	x0, [x20, #232]
  42fcc4:	ldp	x19, x20, [sp, #16]
  42fcc8:	ldp	x21, x22, [sp, #32]
  42fccc:	b	42f774 <ferror@plt+0x2b7e4>
  42fcd0:	add	x0, x28, #0xd
  42fcd4:	mov	w2, #0x0                   	// #0
  42fcd8:	mov	x1, #0x0                   	// #0
  42fcdc:	bl	428278 <ferror@plt+0x242e8>
  42fce0:	str	w0, [x22, #36]
  42fce4:	mov	w19, w27
  42fce8:	ldr	x0, [sp, #104]
  42fcec:	str	xzr, [x0]
  42fcf0:	b	42f85c <ferror@plt+0x2b8cc>
  42fcf4:	ldr	x0, [x25]
  42fcf8:	ldr	x0, [x0]
  42fcfc:	bl	439960 <ferror@plt+0x359d0>
  42fd00:	b	42f8e8 <ferror@plt+0x2b958>
  42fd04:	add	x0, x28, #0x11
  42fd08:	mov	w2, #0x0                   	// #0
  42fd0c:	mov	x1, #0x0                   	// #0
  42fd10:	bl	428278 <ferror@plt+0x242e8>
  42fd14:	str	w0, [x20, #192]
  42fd18:	b	42fa98 <ferror@plt+0x2bb08>
  42fd1c:	ldrb	w0, [x28, #1]
  42fd20:	cmp	w0, #0x70
  42fd24:	b.ne	42fb28 <ferror@plt+0x2bb98>  // b.any
  42fd28:	ldrb	w0, [x28, #2]
  42fd2c:	cbnz	w0, 42fb28 <ferror@plt+0x2bb98>
  42fd30:	ldrb	w0, [x28, #2]
  42fd34:	add	w27, w19, #0x1
  42fd38:	cmp	w0, #0x3d
  42fd3c:	b.eq	42fd94 <ferror@plt+0x2be04>  // b.none
  42fd40:	cmp	w26, w27
  42fd44:	b.ls	42fa98 <ferror@plt+0x2bb08>  // b.plast
  42fd48:	str	xzr, [x21, x23]
  42fd4c:	add	x0, x21, w27, uxtw #3
  42fd50:	str	x0, [sp, #104]
  42fd54:	ldr	x1, [x21, w27, uxtw #3]
  42fd58:	add	w27, w19, #0x2
  42fd5c:	ldr	x0, [x20, #200]
  42fd60:	bl	427148 <ferror@plt+0x231b8>
  42fd64:	str	x0, [x20, #200]
  42fd68:	b	42fa98 <ferror@plt+0x2bb08>
  42fd6c:	mov	w2, #0x1                   	// #1
  42fd70:	add	x1, sp, #0x90
  42fd74:	add	w19, w19, w2
  42fd78:	mov	w0, #0x4                   	// #4
  42fd7c:	str	w2, [x20, #100]
  42fd80:	stp	xzr, xzr, [sp, #144]
  42fd84:	bl	403660 <setrlimit@plt>
  42fd88:	bl	41a390 <ferror@plt+0x16400>
  42fd8c:	str	xzr, [x21, x23]
  42fd90:	b	42f85c <ferror@plt+0x2b8cc>
  42fd94:	ldr	x0, [x20, #200]
  42fd98:	add	x1, x28, #0x3
  42fd9c:	bl	427148 <ferror@plt+0x231b8>
  42fda0:	str	x0, [x20, #200]
  42fda4:	b	42fa98 <ferror@plt+0x2bb08>
  42fda8:	ldr	w0, [sp, #140]
  42fdac:	cmp	w0, #0x2d
  42fdb0:	b.ne	42fdcc <ferror@plt+0x2be3c>  // b.any
  42fdb4:	ldrb	w0, [x28, #1]
  42fdb8:	cmp	w0, #0x73
  42fdbc:	b.ne	42fdcc <ferror@plt+0x2be3c>  // b.any
  42fdc0:	ldrb	w0, [x28, #2]
  42fdc4:	cmp	w0, #0x3d
  42fdc8:	b.eq	42fb70 <ferror@plt+0x2bbe0>  // b.none
  42fdcc:	ldr	w0, [sp, #140]
  42fdd0:	cmp	w0, #0x2d
  42fdd4:	b.ne	42fe58 <ferror@plt+0x2bec8>  // b.any
  42fdd8:	ldrb	w0, [x28, #1]
  42fddc:	cmp	w0, #0x6d
  42fde0:	b.ne	42fe58 <ferror@plt+0x2bec8>  // b.any
  42fde4:	ldrb	w0, [x28, #2]
  42fde8:	cbnz	w0, 42fe58 <ferror@plt+0x2bec8>
  42fdec:	ldrb	w0, [x28, #2]
  42fdf0:	cmp	w0, #0x3d
  42fdf4:	b.eq	42fed0 <ferror@plt+0x2bf40>  // b.none
  42fdf8:	add	w19, w19, #0x1
  42fdfc:	cmp	w26, w19
  42fe00:	b.ls	42fed8 <ferror@plt+0x2bf48>  // b.plast
  42fe04:	ubfiz	x0, x19, #3, #32
  42fe08:	str	xzr, [x21, x23]
  42fe0c:	add	x1, x21, x0
  42fe10:	str	x1, [sp, #104]
  42fe14:	ldr	x23, [x21, x0]
  42fe18:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42fe1c:	mov	x0, x23
  42fe20:	add	x1, x1, #0x6d8
  42fe24:	bl	403ad0 <strcmp@plt>
  42fe28:	cbnz	w0, 42ff08 <ferror@plt+0x2bf78>
  42fe2c:	add	w19, w19, #0x1
  42fe30:	mov	w0, #0x1                   	// #1
  42fe34:	str	w0, [x22, #16]
  42fe38:	ldr	x0, [sp, #104]
  42fe3c:	str	xzr, [x0]
  42fe40:	b	42f85c <ferror@plt+0x2b8cc>
  42fe44:	ldr	x0, [x20, #80]
  42fe48:	add	x1, x28, #0x3
  42fe4c:	bl	427148 <ferror@plt+0x231b8>
  42fe50:	str	x0, [x20, #80]
  42fe54:	b	42fa98 <ferror@plt+0x2bb08>
  42fe58:	ldr	w0, [sp, #140]
  42fe5c:	cmp	w0, #0x2d
  42fe60:	b.ne	42fe7c <ferror@plt+0x2beec>  // b.any
  42fe64:	ldrb	w0, [x28, #1]
  42fe68:	cmp	w0, #0x6d
  42fe6c:	b.ne	42fe7c <ferror@plt+0x2beec>  // b.any
  42fe70:	ldrb	w0, [x28, #2]
  42fe74:	cmp	w0, #0x3d
  42fe78:	b.eq	42fdec <ferror@plt+0x2be5c>  // b.none
  42fe7c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fe80:	mov	x1, x28
  42fe84:	add	x0, x0, #0x740
  42fe88:	bl	403ad0 <strcmp@plt>
  42fe8c:	cbz	w0, 42ff28 <ferror@plt+0x2bf98>
  42fe90:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fe94:	mov	x1, x28
  42fe98:	add	x0, x0, #0x748
  42fe9c:	bl	403ad0 <strcmp@plt>
  42fea0:	cbz	w0, 42ff28 <ferror@plt+0x2bf98>
  42fea4:	adrp	x0, 452000 <ferror@plt+0x4e070>
  42fea8:	mov	x1, x28
  42feac:	add	x0, x0, #0x750
  42feb0:	bl	403ad0 <strcmp@plt>
  42feb4:	cbnz	w0, 42ff84 <ferror@plt+0x2bff4>
  42feb8:	adrp	x0, 453000 <ferror@plt+0x4f070>
  42febc:	add	w19, w19, #0x1
  42fec0:	ldr	d0, [x0, #80]
  42fec4:	stur	d0, [x22, #20]
  42fec8:	str	xzr, [x21, x23]
  42fecc:	b	42f85c <ferror@plt+0x2b8cc>
  42fed0:	add	x23, x28, #0x3
  42fed4:	b	42fe18 <ferror@plt+0x2be88>
  42fed8:	adrp	x3, 44b000 <ferror@plt+0x47070>
  42fedc:	add	x23, x3, #0xc80
  42fee0:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42fee4:	mov	x0, x23
  42fee8:	add	x1, x1, #0x700
  42feec:	bl	403ad0 <strcmp@plt>
  42fef0:	cbnz	w0, 42ff60 <ferror@plt+0x2bfd0>
  42fef4:	add	x0, x21, x27, lsl #3
  42fef8:	str	x0, [sp, #104]
  42fefc:	mov	w0, #0x1                   	// #1
  42ff00:	str	w0, [x22, #28]
  42ff04:	b	42fe38 <ferror@plt+0x2bea8>
  42ff08:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42ff0c:	mov	x0, x23
  42ff10:	add	x1, x1, #0x6e0
  42ff14:	bl	403ad0 <strcmp@plt>
  42ff18:	cbnz	w0, 42ff40 <ferror@plt+0x2bfb0>
  42ff1c:	add	w19, w19, #0x1
  42ff20:	str	wzr, [x22, #12]
  42ff24:	b	42fe38 <ferror@plt+0x2bea8>
  42ff28:	adrp	x0, 44f000 <ferror@plt+0x4b070>
  42ff2c:	add	w19, w19, #0x1
  42ff30:	ldr	d0, [x0, #1464]
  42ff34:	stur	d0, [x22, #20]
  42ff38:	str	xzr, [x21, x23]
  42ff3c:	b	42f85c <ferror@plt+0x2b8cc>
  42ff40:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42ff44:	mov	x0, x23
  42ff48:	add	x1, x1, #0x6e8
  42ff4c:	bl	403ad0 <strcmp@plt>
  42ff50:	cbnz	w0, 42ffac <ferror@plt+0x2c01c>
  42ff54:	add	x0, x21, w19, uxtw #3
  42ff58:	str	x0, [sp, #104]
  42ff5c:	b	42ff1c <ferror@plt+0x2bf8c>
  42ff60:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42ff64:	mov	x0, x23
  42ff68:	add	x1, x1, #0x710
  42ff6c:	bl	403ad0 <strcmp@plt>
  42ff70:	cbnz	w0, 42ffdc <ferror@plt+0x2c04c>
  42ff74:	add	x0, x21, x27, lsl #3
  42ff78:	str	wzr, [x22, #28]
  42ff7c:	str	x0, [sp, #104]
  42ff80:	b	42fe38 <ferror@plt+0x2bea8>
  42ff84:	adrp	x0, 44c000 <ferror@plt+0x48070>
  42ff88:	mov	x1, x28
  42ff8c:	add	x0, x0, #0x3e0
  42ff90:	bl	403ad0 <strcmp@plt>
  42ff94:	cbnz	w0, 42fffc <ferror@plt+0x2c06c>
  42ff98:	mov	w0, #0x1                   	// #1
  42ff9c:	add	w19, w19, #0x1
  42ffa0:	str	xzr, [x21, x23]
  42ffa4:	str	w0, [x20, #208]
  42ffa8:	b	42f85c <ferror@plt+0x2b8cc>
  42ffac:	adrp	x1, 452000 <ferror@plt+0x4e070>
  42ffb0:	mov	x0, x23
  42ffb4:	add	x1, x1, #0x6f8
  42ffb8:	bl	403ad0 <strcmp@plt>
  42ffbc:	cbnz	w0, 43006c <ferror@plt+0x2c0dc>
  42ffc0:	adrp	x0, 453000 <ferror@plt+0x4f070>
  42ffc4:	ldr	d0, [x0, #80]
  42ffc8:	add	x0, x21, w19, uxtw #3
  42ffcc:	add	w19, w19, #0x1
  42ffd0:	str	x0, [sp, #104]
  42ffd4:	stur	d0, [x22, #12]
  42ffd8:	b	42fe38 <ferror@plt+0x2bea8>
  42ffdc:	adrp	x2, 452000 <ferror@plt+0x4e070>
  42ffe0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  42ffe4:	mov	x3, x23
  42ffe8:	add	x2, x2, #0x720
  42ffec:	add	x0, x0, #0xf78
  42fff0:	mov	w1, #0x4                   	// #4
  42fff4:	bl	4199b8 <ferror@plt+0x15a28>
  42fff8:	b	42fff8 <ferror@plt+0x2c068>
  42fffc:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430000:	mov	x1, x28
  430004:	add	x0, x0, #0x760
  430008:	bl	403ad0 <strcmp@plt>
  43000c:	cbz	w0, 430090 <ferror@plt+0x2c100>
  430010:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430014:	mov	x1, x28
  430018:	add	x0, x0, #0x768
  43001c:	mov	x2, #0x7                   	// #7
  430020:	bl	403830 <strncmp@plt>
  430024:	cbz	w0, 430090 <ferror@plt+0x2c100>
  430028:	adrp	x0, 452000 <ferror@plt+0x4e070>
  43002c:	mov	x1, x28
  430030:	add	x0, x0, #0x770
  430034:	bl	403ad0 <strcmp@plt>
  430038:	cbz	w0, 430078 <ferror@plt+0x2c0e8>
  43003c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430040:	mov	x1, x28
  430044:	add	x0, x0, #0x778
  430048:	bl	403ad0 <strcmp@plt>
  43004c:	cbz	w0, 430078 <ferror@plt+0x2c0e8>
  430050:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430054:	mov	x1, x28
  430058:	add	x0, x0, #0x780
  43005c:	bl	403ad0 <strcmp@plt>
  430060:	cbz	w0, 430078 <ferror@plt+0x2c0e8>
  430064:	add	w19, w19, #0x1
  430068:	b	42f85c <ferror@plt+0x2b8cc>
  43006c:	mov	w27, w19
  430070:	add	w19, w19, #0x1
  430074:	b	42fee0 <ferror@plt+0x2bf50>
  430078:	ldr	x1, [x21]
  43007c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430080:	add	x0, x0, #0x788
  430084:	bl	403e60 <printf@plt>
  430088:	mov	w0, #0x0                   	// #0
  43008c:	bl	403500 <exit@plt>
  430090:	ldrb	w0, [x28, #6]
  430094:	cmp	w0, #0x3d
  430098:	b.eq	4300c4 <ferror@plt+0x2c134>  // b.none
  43009c:	add	w19, w19, #0x1
  4300a0:	cmp	w26, w19
  4300a4:	b.ls	4300bc <ferror@plt+0x2c12c>  // b.plast
  4300a8:	str	xzr, [x21, x23]
  4300ac:	mov	w27, w19
  4300b0:	ldr	x0, [x21, w19, uxtw #3]
  4300b4:	add	w19, w19, #0x1
  4300b8:	str	x0, [x20, #168]
  4300bc:	str	xzr, [x21, x27, lsl #3]
  4300c0:	b	42f85c <ferror@plt+0x2b8cc>
  4300c4:	add	x3, x28, #0x7
  4300c8:	str	x3, [x20, #168]
  4300cc:	add	w19, w19, #0x1
  4300d0:	str	xzr, [x21, x27, lsl #3]
  4300d4:	b	42f85c <ferror@plt+0x2b8cc>
  4300d8:	stp	x29, x30, [sp, #-192]!
  4300dc:	mov	x29, sp
  4300e0:	stp	x19, x20, [sp, #16]
  4300e4:	mov	x20, x0
  4300e8:	mov	w19, w1
  4300ec:	stp	x21, x22, [sp, #32]
  4300f0:	mov	x22, x2
  4300f4:	str	x23, [sp, #48]
  4300f8:	mov	x23, x3
  4300fc:	cbz	x0, 43025c <ferror@plt+0x2c2cc>
  430100:	adrp	x0, 450000 <ferror@plt+0x4c070>
  430104:	mov	w2, #0x4                   	// #4
  430108:	add	x0, x0, #0x120
  43010c:	mov	w4, #0x3                   	// #3
  430110:	mov	w5, #0x2                   	// #2
  430114:	stp	x20, x0, [sp, #64]
  430118:	and	w21, w19, #0x2
  43011c:	add	x1, sp, #0x40
  430120:	tbz	w19, #1, 43013c <ferror@plt+0x2c1ac>
  430124:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430128:	add	x0, x0, #0xb00
  43012c:	str	x0, [x1, w5, uxtw #3]
  430130:	mov	w5, w4
  430134:	mov	w4, w2
  430138:	mov	w21, #0x1                   	// #1
  43013c:	tbz	w19, #0, 430154 <ferror@plt+0x2c1c4>
  430140:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430144:	add	x0, x0, #0xb08
  430148:	str	x0, [x1, w5, uxtw #3]
  43014c:	mov	w5, w4
  430150:	add	w4, w4, #0x1
  430154:	tbz	w19, #2, 43016c <ferror@plt+0x2c1dc>
  430158:	adrp	x0, 450000 <ferror@plt+0x4c070>
  43015c:	add	x0, x0, #0x58
  430160:	str	x0, [x1, w5, uxtw #3]
  430164:	mov	w5, w4
  430168:	add	w4, w4, #0x1
  43016c:	tbz	w19, #3, 430184 <ferror@plt+0x2c1f4>
  430170:	adrp	x0, 450000 <ferror@plt+0x4c070>
  430174:	add	x0, x0, #0x60
  430178:	str	x0, [x1, w5, uxtw #3]
  43017c:	mov	w5, w4
  430180:	add	w4, w4, #0x1
  430184:	tbz	w19, #4, 43019c <ferror@plt+0x2c20c>
  430188:	adrp	x0, 452000 <ferror@plt+0x4e070>
  43018c:	add	x0, x0, #0xb18
  430190:	str	x0, [x1, w5, uxtw #3]
  430194:	mov	w5, w4
  430198:	add	w4, w4, #0x1
  43019c:	tbz	w19, #5, 4301b4 <ferror@plt+0x2c224>
  4301a0:	adrp	x0, 452000 <ferror@plt+0x4e070>
  4301a4:	add	x0, x0, #0xb20
  4301a8:	str	x0, [x1, w5, uxtw #3]
  4301ac:	mov	w5, w4
  4301b0:	add	w4, w4, #0x1
  4301b4:	tbz	w19, #6, 4301cc <ferror@plt+0x2c23c>
  4301b8:	adrp	x0, 450000 <ferror@plt+0x4c070>
  4301bc:	add	x0, x0, #0x70
  4301c0:	str	x0, [x1, w5, uxtw #3]
  4301c4:	mov	w5, w4
  4301c8:	add	w4, w4, #0x1
  4301cc:	tbz	w19, #7, 4301e4 <ferror@plt+0x2c254>
  4301d0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  4301d4:	add	x0, x0, #0x78
  4301d8:	str	x0, [x1, w5, uxtw #3]
  4301dc:	mov	w5, w4
  4301e0:	add	w4, w4, #0x1
  4301e4:	add	w2, w5, #0x2
  4301e8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  4301ec:	add	x0, x0, #0xdd8
  4301f0:	str	x0, [x1, w5, uxtw #3]
  4301f4:	str	x22, [x1, w4, uxtw #3]
  4301f8:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4301fc:	add	x0, x0, #0xc80
  430200:	str	xzr, [x1, x2, lsl #3]
  430204:	bl	429cb0 <ferror@plt+0x25d20>
  430208:	cmp	w21, #0x0
  43020c:	mov	x21, x0
  430210:	mov	x4, #0x0                   	// #0
  430214:	mov	x1, x21
  430218:	mov	w3, #0x0                   	// #0
  43021c:	mov	x2, #0x0                   	// #0
  430220:	mov	w0, #0x9                   	// #9
  430224:	csinc	w0, w0, wzr, eq  // eq = none
  430228:	bl	42ee18 <ferror@plt+0x2ae88>
  43022c:	mov	x3, x23
  430230:	mov	x2, x22
  430234:	mov	w1, w19
  430238:	mov	x0, x20
  43023c:	bl	418fa0 <ferror@plt+0x15010>
  430240:	mov	x0, x21
  430244:	bl	417d40 <ferror@plt+0x13db0>
  430248:	ldp	x19, x20, [sp, #16]
  43024c:	ldp	x21, x22, [sp, #32]
  430250:	ldr	x23, [sp, #48]
  430254:	ldp	x29, x30, [sp], #192
  430258:	ret
  43025c:	mov	w2, #0x2                   	// #2
  430260:	mov	w4, #0x1                   	// #1
  430264:	mov	w5, #0x0                   	// #0
  430268:	b	430118 <ferror@plt+0x2c188>
  43026c:	nop
  430270:	stp	x29, x30, [sp, #-288]!
  430274:	mov	x29, sp
  430278:	str	x19, [sp, #16]
  43027c:	mov	x19, x0
  430280:	str	q1, [sp, #112]
  430284:	str	q2, [sp, #128]
  430288:	str	q3, [sp, #144]
  43028c:	str	q4, [sp, #160]
  430290:	str	q5, [sp, #176]
  430294:	str	q6, [sp, #192]
  430298:	str	q7, [sp, #208]
  43029c:	stp	x1, x2, [sp, #232]
  4302a0:	stp	x3, x4, [sp, #248]
  4302a4:	stp	x5, x6, [sp, #264]
  4302a8:	str	x7, [sp, #280]
  4302ac:	bl	44b4e0 <ferror@plt+0x47550>
  4302b0:	add	x0, sp, #0x120
  4302b4:	add	x1, sp, #0x120
  4302b8:	stp	x0, x1, [sp, #80]
  4302bc:	add	x4, sp, #0xe0
  4302c0:	mov	w3, #0xffffffc8            	// #-56
  4302c4:	mov	w2, #0xffffff90            	// #-112
  4302c8:	str	x4, [sp, #96]
  4302cc:	stp	w3, w2, [sp, #104]
  4302d0:	add	x1, sp, #0x20
  4302d4:	ldp	x2, x3, [sp, #80]
  4302d8:	stp	x2, x3, [sp, #32]
  4302dc:	mov	x0, x19
  4302e0:	ldp	x2, x3, [sp, #96]
  4302e4:	stp	x2, x3, [sp, #48]
  4302e8:	str	q0, [sp, #64]
  4302ec:	bl	427c08 <ferror@plt+0x23c78>
  4302f0:	mov	x1, x0
  4302f4:	add	x4, sp, #0x40
  4302f8:	mov	w3, #0x1                   	// #1
  4302fc:	mov	x2, #0x0                   	// #0
  430300:	mov	x19, x0
  430304:	mov	w0, #0x7                   	// #7
  430308:	bl	42ee18 <ferror@plt+0x2ae88>
  43030c:	mov	x0, x19
  430310:	bl	417d40 <ferror@plt+0x13db0>
  430314:	ldr	x19, [sp, #16]
  430318:	ldp	x29, x30, [sp], #288
  43031c:	ret
  430320:	stp	x29, x30, [sp, #-288]!
  430324:	mov	x29, sp
  430328:	str	x19, [sp, #16]
  43032c:	mov	x19, x0
  430330:	str	q1, [sp, #112]
  430334:	str	q2, [sp, #128]
  430338:	str	q3, [sp, #144]
  43033c:	str	q4, [sp, #160]
  430340:	str	q5, [sp, #176]
  430344:	str	q6, [sp, #192]
  430348:	str	q7, [sp, #208]
  43034c:	stp	x1, x2, [sp, #232]
  430350:	stp	x3, x4, [sp, #248]
  430354:	stp	x5, x6, [sp, #264]
  430358:	str	x7, [sp, #280]
  43035c:	bl	44b4e0 <ferror@plt+0x47550>
  430360:	add	x0, sp, #0x120
  430364:	add	x1, sp, #0x120
  430368:	stp	x0, x1, [sp, #80]
  43036c:	add	x4, sp, #0xe0
  430370:	mov	w3, #0xffffffc8            	// #-56
  430374:	mov	w2, #0xffffff90            	// #-112
  430378:	str	x4, [sp, #96]
  43037c:	stp	w3, w2, [sp, #104]
  430380:	add	x1, sp, #0x20
  430384:	ldp	x2, x3, [sp, #80]
  430388:	stp	x2, x3, [sp, #32]
  43038c:	mov	x0, x19
  430390:	ldp	x2, x3, [sp, #96]
  430394:	stp	x2, x3, [sp, #48]
  430398:	str	q0, [sp, #64]
  43039c:	bl	427c08 <ferror@plt+0x23c78>
  4303a0:	mov	x1, x0
  4303a4:	add	x4, sp, #0x40
  4303a8:	mov	w3, #0x1                   	// #1
  4303ac:	mov	x2, #0x0                   	// #0
  4303b0:	mov	x19, x0
  4303b4:	mov	w0, #0x8                   	// #8
  4303b8:	bl	42ee18 <ferror@plt+0x2ae88>
  4303bc:	mov	x0, x19
  4303c0:	bl	417d40 <ferror@plt+0x13db0>
  4303c4:	ldr	x19, [sp, #16]
  4303c8:	ldp	x29, x30, [sp], #288
  4303cc:	ret
  4303d0:	stp	x29, x30, [sp, #-288]!
  4303d4:	mov	w9, #0xffffffc8            	// #-56
  4303d8:	mov	w8, #0xffffff80            	// #-128
  4303dc:	mov	x29, sp
  4303e0:	add	x10, sp, #0xe0
  4303e4:	add	x11, sp, #0x120
  4303e8:	stp	x11, x11, [sp, #64]
  4303ec:	str	x10, [sp, #80]
  4303f0:	stp	w9, w8, [sp, #88]
  4303f4:	ldp	x10, x11, [sp, #64]
  4303f8:	stp	x1, x2, [sp, #232]
  4303fc:	add	x1, sp, #0x20
  430400:	ldp	x8, x9, [sp, #80]
  430404:	str	x19, [sp, #16]
  430408:	stp	x10, x11, [sp, #32]
  43040c:	stp	x8, x9, [sp, #48]
  430410:	str	q0, [sp, #96]
  430414:	str	q1, [sp, #112]
  430418:	str	q2, [sp, #128]
  43041c:	str	q3, [sp, #144]
  430420:	str	q4, [sp, #160]
  430424:	str	q5, [sp, #176]
  430428:	str	q6, [sp, #192]
  43042c:	str	q7, [sp, #208]
  430430:	stp	x3, x4, [sp, #248]
  430434:	stp	x5, x6, [sp, #264]
  430438:	str	x7, [sp, #280]
  43043c:	bl	427c08 <ferror@plt+0x23c78>
  430440:	mov	x1, x0
  430444:	mov	x4, #0x0                   	// #0
  430448:	mov	w3, #0x0                   	// #0
  43044c:	mov	x2, #0x0                   	// #0
  430450:	mov	x19, x0
  430454:	mov	w0, #0x9                   	// #9
  430458:	bl	42ee18 <ferror@plt+0x2ae88>
  43045c:	mov	x0, x19
  430460:	bl	417d40 <ferror@plt+0x13db0>
  430464:	ldr	x19, [sp, #16]
  430468:	ldp	x29, x30, [sp], #288
  43046c:	ret
  430470:	stp	x29, x30, [sp, #-48]!
  430474:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  430478:	mov	x29, sp
  43047c:	str	x21, [sp, #32]
  430480:	ldr	x21, [x1, #3784]
  430484:	cbz	x21, 4304fc <ferror@plt+0x2c56c>
  430488:	stp	x19, x20, [sp, #16]
  43048c:	mov	x19, x0
  430490:	cbz	x0, 430524 <ferror@plt+0x2c594>
  430494:	mov	x0, x21
  430498:	adrp	x1, 452000 <ferror@plt+0x4e070>
  43049c:	add	x1, x1, #0xf0
  4304a0:	bl	403dd0 <strstr@plt>
  4304a4:	mov	x20, x0
  4304a8:	cbz	x0, 430550 <ferror@plt+0x2c5c0>
  4304ac:	sub	x1, x0, x21
  4304b0:	mov	x0, x21
  4304b4:	bl	427b18 <ferror@plt+0x23b88>
  4304b8:	add	x2, x20, #0x2
  4304bc:	mov	x1, x19
  4304c0:	mov	x3, #0x0                   	// #0
  4304c4:	mov	x20, x0
  4304c8:	bl	427cd8 <ferror@plt+0x23d48>
  4304cc:	mov	x19, x0
  4304d0:	mov	x0, x20
  4304d4:	bl	417d40 <ferror@plt+0x13db0>
  4304d8:	mov	x1, x19
  4304dc:	adrp	x0, 452000 <ferror@plt+0x4e070>
  4304e0:	add	x0, x0, #0xb58
  4304e4:	bl	4303d0 <ferror@plt+0x2c440>
  4304e8:	mov	x0, x19
  4304ec:	ldp	x19, x20, [sp, #16]
  4304f0:	ldr	x21, [sp, #32]
  4304f4:	ldp	x29, x30, [sp], #48
  4304f8:	b	417d40 <ferror@plt+0x13db0>
  4304fc:	ldr	x21, [sp, #32]
  430500:	adrp	x1, 453000 <ferror@plt+0x4f070>
  430504:	ldp	x29, x30, [sp], #48
  430508:	add	x1, x1, #0x58
  43050c:	add	x1, x1, #0x1b0
  430510:	adrp	x2, 452000 <ferror@plt+0x4e070>
  430514:	adrp	x0, 44d000 <ferror@plt+0x49070>
  430518:	add	x2, x2, #0xb28
  43051c:	add	x0, x0, #0xf78
  430520:	b	419d28 <ferror@plt+0x15d98>
  430524:	ldp	x19, x20, [sp, #16]
  430528:	adrp	x1, 453000 <ferror@plt+0x4f070>
  43052c:	ldr	x21, [sp, #32]
  430530:	add	x1, x1, #0x58
  430534:	ldp	x29, x30, [sp], #48
  430538:	add	x1, x1, #0x1b0
  43053c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  430540:	adrp	x0, 44d000 <ferror@plt+0x49070>
  430544:	add	x2, x2, #0xb40
  430548:	add	x0, x0, #0xf78
  43054c:	b	419d28 <ferror@plt+0x15d98>
  430550:	mov	x2, x19
  430554:	mov	x1, x21
  430558:	ldp	x19, x20, [sp, #16]
  43055c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430560:	ldr	x21, [sp, #32]
  430564:	add	x0, x0, #0xb70
  430568:	ldp	x29, x30, [sp], #48
  43056c:	b	4303d0 <ferror@plt+0x2c440>
  430570:	stp	x29, x30, [sp, #-224]!
  430574:	mov	x29, sp
  430578:	stp	x23, x24, [sp, #48]
  43057c:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  430580:	add	x24, x24, #0x7f0
  430584:	stp	x19, x20, [sp, #16]
  430588:	mov	x20, x1
  43058c:	ldr	x1, [x24, #40]
  430590:	str	x0, [sp, #96]
  430594:	str	x1, [sp, #128]
  430598:	cbz	x0, 430a70 <ferror@plt+0x2cae0>
  43059c:	ldr	x1, [x0]
  4305a0:	mov	x4, #0x0                   	// #0
  4305a4:	mov	w0, #0xa                   	// #10
  4305a8:	mov	w3, #0x0                   	// #0
  4305ac:	mov	x2, #0x0                   	// #0
  4305b0:	stp	x21, x22, [sp, #32]
  4305b4:	stp	x25, x26, [sp, #64]
  4305b8:	stp	x27, x28, [sp, #80]
  4305bc:	bl	42ee18 <ferror@plt+0x2ae88>
  4305c0:	ldrb	w0, [x20]
  4305c4:	cmp	w0, #0x2f
  4305c8:	b.ne	4305dc <ferror@plt+0x2c64c>  // b.any
  4305cc:	nop
  4305d0:	ldrb	w0, [x20, #1]!
  4305d4:	cmp	w0, #0x2f
  4305d8:	b.eq	4305d0 <ferror@plt+0x2c640>  // b.none
  4305dc:	mov	x0, x20
  4305e0:	bl	4034d0 <strlen@plt>
  4305e4:	mov	w1, #0x2f                  	// #47
  4305e8:	mov	x22, x0
  4305ec:	mov	x0, x20
  4305f0:	bl	403c40 <strchr@plt>
  4305f4:	mov	x25, x0
  4305f8:	cbz	x0, 43060c <ferror@plt+0x2c67c>
  4305fc:	sub	x0, x0, x20
  430600:	and	x1, x22, #0xffffffff
  430604:	cmp	x0, w22, uxtw
  430608:	csel	x22, x0, x1, le
  43060c:	ldr	x0, [sp, #96]
  430610:	ldr	x2, [x0]
  430614:	ldrb	w0, [x2]
  430618:	cbz	w0, 430854 <ferror@plt+0x2c8c4>
  43061c:	ldr	x0, [sp, #128]
  430620:	adrp	x1, 44c000 <ferror@plt+0x48070>
  430624:	add	x1, x1, #0xd08
  430628:	mov	x3, #0x0                   	// #0
  43062c:	bl	427cd8 <ferror@plt+0x23d48>
  430630:	mov	x1, x0
  430634:	ldr	x0, [sp, #96]
  430638:	str	x1, [x24, #40]
  43063c:	ldr	x0, [x0, #16]
  430640:	bl	427550 <ferror@plt+0x235c0>
  430644:	bl	427698 <ferror@plt+0x23708>
  430648:	str	x0, [sp, #136]
  43064c:	mov	x19, x0
  430650:	cbz	x0, 430b04 <ferror@plt+0x2cb74>
  430654:	adrp	x21, 4ac000 <ferror@plt+0xa8070>
  430658:	add	x21, x21, #0xe90
  43065c:	add	x0, x21, #0x48
  430660:	mov	w27, #0x0                   	// #0
  430664:	str	x0, [sp, #144]
  430668:	b	4306a0 <ferror@plt+0x2c710>
  43066c:	ldr	x26, [x23]
  430670:	mov	x0, x26
  430674:	bl	4034d0 <strlen@plt>
  430678:	cmp	x25, #0x0
  43067c:	ccmp	w0, w22, #0x0, eq  // eq = none
  430680:	b.ne	430698 <ferror@plt+0x2c708>  // b.any
  430684:	mov	w2, w0
  430688:	mov	x1, x26
  43068c:	mov	x0, x20
  430690:	bl	403830 <strncmp@plt>
  430694:	cbz	w0, 4306ac <ferror@plt+0x2c71c>
  430698:	ldr	x19, [x19, #8]
  43069c:	cbz	x19, 4307b0 <ferror@plt+0x2c820>
  4306a0:	ldr	x23, [x19]
  4306a4:	cbnz	w22, 43066c <ferror@plt+0x2c6dc>
  4306a8:	cbnz	x25, 430698 <ferror@plt+0x2c708>
  4306ac:	ldr	x0, [x21, #56]
  4306b0:	ldr	x26, [x24, #40]
  4306b4:	str	x26, [sp, #104]
  4306b8:	bl	427a88 <ferror@plt+0x23af8>
  4306bc:	ldr	x2, [x23]
  4306c0:	mov	x3, #0x0                   	// #0
  4306c4:	ldr	x4, [x21, #240]
  4306c8:	stp	x0, x4, [sp, #112]
  4306cc:	add	x4, sp, #0xa8
  4306d0:	mov	x0, x26
  4306d4:	adrp	x1, 44c000 <ferror@plt+0x48070>
  4306d8:	add	x1, x1, #0xd08
  4306dc:	str	xzr, [sp, #168]
  4306e0:	str	x4, [x21, #240]
  4306e4:	bl	427cd8 <ferror@plt+0x23d48>
  4306e8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  4306ec:	mov	x26, x0
  4306f0:	add	x1, x1, #0xb88
  4306f4:	str	x0, [x24, #40]
  4306f8:	bl	403dd0 <strstr@plt>
  4306fc:	cbz	x0, 430724 <ferror@plt+0x2c794>
  430700:	ldr	x28, [x21, #200]
  430704:	cbnz	x28, 430714 <ferror@plt+0x2c784>
  430708:	b	430aa4 <ferror@plt+0x2cb14>
  43070c:	ldr	x28, [x28, #8]
  430710:	cbz	x28, 430aa4 <ferror@plt+0x2cb14>
  430714:	ldr	x1, [x28]
  430718:	mov	x0, x26
  43071c:	bl	403ad0 <strcmp@plt>
  430720:	cbnz	w0, 43070c <ferror@plt+0x2c77c>
  430724:	ldr	w0, [x21, #108]
  430728:	ldr	w1, [x21, #192]
  43072c:	add	w0, w0, #0x1
  430730:	str	w0, [x21, #108]
  430734:	cmp	w0, w1
  430738:	b.ls	430a54 <ferror@plt+0x2cac4>  // b.plast
  43073c:	ldr	w0, [x21, #208]
  430740:	cbz	w0, 430888 <ferror@plt+0x2c8f8>
  430744:	mov	x1, x26
  430748:	adrp	x0, 44c000 <ferror@plt+0x48070>
  43074c:	add	x0, x0, #0x9d8
  430750:	bl	41a070 <ferror@plt+0x160e0>
  430754:	ldr	x1, [x24, #40]
  430758:	mov	x4, #0x0                   	// #0
  43075c:	mov	w3, #0x0                   	// #0
  430760:	mov	x2, #0x0                   	// #0
  430764:	mov	w0, #0x3                   	// #3
  430768:	bl	42ee18 <ferror@plt+0x2ae88>
  43076c:	ldr	x0, [sp, #168]
  430770:	adrp	x1, 417000 <ferror@plt+0x13070>
  430774:	add	x1, x1, #0xd40
  430778:	bl	4270b0 <ferror@plt+0x23120>
  43077c:	ldr	x0, [sp, #120]
  430780:	str	x0, [x21, #240]
  430784:	ldr	x0, [x24, #40]
  430788:	bl	417d40 <ferror@plt+0x13db0>
  43078c:	ldr	x0, [sp, #104]
  430790:	str	x0, [x24, #40]
  430794:	ldr	x0, [x21, #56]
  430798:	bl	417d40 <ferror@plt+0x13db0>
  43079c:	ldr	x19, [x19, #8]
  4307a0:	ldr	x0, [sp, #112]
  4307a4:	str	x0, [x21, #56]
  4307a8:	cbnz	x19, 4306a0 <ferror@plt+0x2c710>
  4307ac:	nop
  4307b0:	ldr	x0, [sp, #136]
  4307b4:	bl	427090 <ferror@plt+0x23100>
  4307b8:	ldr	x0, [sp, #96]
  4307bc:	ldr	x0, [x0, #8]
  4307c0:	bl	427550 <ferror@plt+0x235c0>
  4307c4:	bl	427698 <ferror@plt+0x23708>
  4307c8:	mov	x21, x0
  4307cc:	cbz	x0, 430800 <ferror@plt+0x2c870>
  4307d0:	cmp	x25, #0x0
  4307d4:	adrp	x0, 44b000 <ferror@plt+0x47070>
  4307d8:	add	x0, x0, #0xc80
  4307dc:	mov	x19, x21
  4307e0:	csel	x25, x25, x0, ne  // ne = any
  4307e4:	cbnz	w22, 430864 <ferror@plt+0x2c8d4>
  4307e8:	ldr	x0, [x19]
  4307ec:	mov	x1, x25
  4307f0:	bl	430570 <ferror@plt+0x2c5e0>
  4307f4:	add	w27, w27, w0
  4307f8:	ldr	x19, [x19, #8]
  4307fc:	cbnz	x19, 4307e8 <ferror@plt+0x2c858>
  430800:	mov	x0, x21
  430804:	bl	427090 <ferror@plt+0x23100>
  430808:	ldr	x0, [x24, #40]
  43080c:	bl	417d40 <ferror@plt+0x13db0>
  430810:	ldr	x0, [sp, #128]
  430814:	str	x0, [x24, #40]
  430818:	ldr	x0, [sp, #96]
  43081c:	mov	x4, #0x0                   	// #0
  430820:	mov	w3, #0x0                   	// #0
  430824:	mov	x2, #0x0                   	// #0
  430828:	ldr	x1, [x0]
  43082c:	mov	w0, #0xb                   	// #11
  430830:	bl	42ee18 <ferror@plt+0x2ae88>
  430834:	mov	w0, w27
  430838:	ldp	x19, x20, [sp, #16]
  43083c:	ldp	x21, x22, [sp, #32]
  430840:	ldp	x23, x24, [sp, #48]
  430844:	ldp	x25, x26, [sp, #64]
  430848:	ldp	x27, x28, [sp, #80]
  43084c:	ldp	x29, x30, [sp], #224
  430850:	ret
  430854:	ldr	x0, [x24, #40]
  430858:	bl	427a88 <ferror@plt+0x23af8>
  43085c:	mov	x1, x0
  430860:	b	430634 <ferror@plt+0x2c6a4>
  430864:	ldr	x23, [x19]
  430868:	ldr	x26, [x23]
  43086c:	mov	x0, x26
  430870:	bl	4034d0 <strlen@plt>
  430874:	cmp	w22, w0
  430878:	b.eq	430ac0 <ferror@plt+0x2cb30>  // b.none
  43087c:	ldr	x19, [x19, #8]
  430880:	cbnz	x19, 430864 <ferror@plt+0x2c8d4>
  430884:	b	430800 <ferror@plt+0x2c870>
  430888:	bl	432490 <ferror@plt+0x2e500>
  43088c:	mov	x28, x0
  430890:	ldr	x1, [x24, #40]
  430894:	mov	x4, #0x0                   	// #0
  430898:	mov	w3, #0x0                   	// #0
  43089c:	mov	x2, #0x0                   	// #0
  4308a0:	mov	w0, #0x5                   	// #5
  4308a4:	bl	42ee18 <ferror@plt+0x2ae88>
  4308a8:	str	wzr, [x24]
  4308ac:	str	wzr, [x21, #96]
  4308b0:	dmb	ish
  4308b4:	ldr	x0, [x21, #72]
  4308b8:	ldr	x2, [sp, #144]
  4308bc:	ldxr	x1, [x2]
  4308c0:	cmp	x1, x0
  4308c4:	b.ne	4308d0 <ferror@plt+0x2c940>  // b.any
  4308c8:	stlxr	w3, xzr, [x2]
  4308cc:	cbnz	w3, 4308bc <ferror@plt+0x2c92c>
  4308d0:	dmb	ish
  4308d4:	b.ne	4308b0 <ferror@plt+0x2c920>  // b.any
  4308d8:	cbz	x0, 4308e0 <ferror@plt+0x2c950>
  4308dc:	bl	417d40 <ferror@plt+0x13db0>
  4308e0:	mov	x1, #0x0                   	// #0
  4308e4:	mov	x0, #0x0                   	// #0
  4308e8:	bl	4195d0 <ferror@plt+0x15640>
  4308ec:	mov	x0, x28
  4308f0:	bl	4324f8 <ferror@plt+0x2e568>
  4308f4:	ldr	w0, [x23, #8]
  4308f8:	cbnz	w0, 430af4 <ferror@plt+0x2cb64>
  4308fc:	ldr	x0, [x23, #40]
  430900:	str	x0, [sp, #152]
  430904:	ldr	x0, [x21, #168]
  430908:	bl	42d570 <ferror@plt+0x295e0>
  43090c:	ldr	x2, [x23, #16]
  430910:	cbz	x2, 430920 <ferror@plt+0x2c990>
  430914:	ldr	x1, [x23, #40]
  430918:	ldr	x0, [sp, #152]
  43091c:	blr	x2
  430920:	ldr	x2, [x23, #24]
  430924:	ldr	x1, [x23, #40]
  430928:	ldr	x0, [sp, #152]
  43092c:	blr	x2
  430930:	bl	42dad8 <ferror@plt+0x29b48>
  430934:	ldr	x26, [x21, #88]
  430938:	cbz	x26, 430964 <ferror@plt+0x2c9d4>
  43093c:	nop
  430940:	ldp	x3, x2, [x26]
  430944:	str	x3, [x21, #88]
  430948:	ldr	x0, [x26, #16]
  43094c:	blr	x2
  430950:	mov	x1, x26
  430954:	mov	x0, #0x18                  	// #24
  430958:	bl	426730 <ferror@plt+0x227a0>
  43095c:	ldr	x26, [x21, #88]
  430960:	cbnz	x26, 430940 <ferror@plt+0x2c9b0>
  430964:	ldr	x2, [x23, #32]
  430968:	cbz	x2, 430978 <ferror@plt+0x2c9e8>
  43096c:	ldr	x1, [x23, #40]
  430970:	ldr	x0, [sp, #152]
  430974:	blr	x2
  430978:	ldr	w0, [x23, #8]
  43097c:	cbnz	w0, 430ae8 <ferror@plt+0x2cb58>
  430980:	mov	x0, x28
  430984:	bl	432550 <ferror@plt+0x2e5c0>
  430988:	mov	w0, #0x2                   	// #2
  43098c:	ldr	w23, [x24]
  430990:	str	w0, [x24]
  430994:	mov	w0, w23
  430998:	bl	44b0d8 <ferror@plt+0x47148>
  43099c:	str	q0, [sp, #176]
  4309a0:	ldr	w0, [x21, #96]
  4309a4:	bl	44b158 <ferror@plt+0x471c8>
  4309a8:	str	q0, [sp, #192]
  4309ac:	mov	x0, x28
  4309b0:	mov	x1, #0x0                   	// #0
  4309b4:	bl	432690 <ferror@plt+0x2e700>
  4309b8:	bl	44b4e0 <ferror@plt+0x47550>
  4309bc:	str	q0, [sp, #208]
  4309c0:	ldr	x1, [x24, #40]
  4309c4:	add	x4, sp, #0xb0
  4309c8:	ldr	x2, [x21, #72]
  4309cc:	mov	w3, #0x3                   	// #3
  4309d0:	mov	w0, #0x6                   	// #6
  4309d4:	bl	42ee18 <ferror@plt+0x2ae88>
  4309d8:	dmb	ish
  4309dc:	ldr	x0, [x21, #72]
  4309e0:	ldr	x2, [sp, #144]
  4309e4:	ldxr	x1, [x2]
  4309e8:	cmp	x1, x0
  4309ec:	b.ne	4309f8 <ferror@plt+0x2ca68>  // b.any
  4309f0:	stlxr	w3, xzr, [x2]
  4309f4:	cbnz	w3, 4309e4 <ferror@plt+0x2ca54>
  4309f8:	dmb	ish
  4309fc:	b.ne	4309d8 <ferror@plt+0x2ca48>  // b.any
  430a00:	cbz	x0, 430a08 <ferror@plt+0x2ca78>
  430a04:	bl	417d40 <ferror@plt+0x13db0>
  430a08:	mov	x0, x28
  430a0c:	bl	4324d0 <ferror@plt+0x2e540>
  430a10:	ldr	x0, [sp, #168]
  430a14:	adrp	x1, 417000 <ferror@plt+0x13070>
  430a18:	add	x1, x1, #0xd40
  430a1c:	bl	4270b0 <ferror@plt+0x23120>
  430a20:	ldr	x0, [sp, #120]
  430a24:	str	x0, [x21, #240]
  430a28:	ldr	x0, [x24, #40]
  430a2c:	bl	417d40 <ferror@plt+0x13db0>
  430a30:	ldr	x0, [sp, #104]
  430a34:	str	x0, [x24, #40]
  430a38:	ldr	x0, [x21, #56]
  430a3c:	bl	417d40 <ferror@plt+0x13db0>
  430a40:	cmp	w23, #0x0
  430a44:	ldr	x0, [sp, #112]
  430a48:	cinc	w27, w27, ne  // ne = any
  430a4c:	str	x0, [x21, #56]
  430a50:	b	430698 <ferror@plt+0x2c708>
  430a54:	mov	x1, x26
  430a58:	mov	x4, #0x0                   	// #0
  430a5c:	mov	w3, #0x0                   	// #0
  430a60:	mov	x2, #0x0                   	// #0
  430a64:	mov	w0, #0x4                   	// #4
  430a68:	bl	42ee18 <ferror@plt+0x2ae88>
  430a6c:	b	43076c <ferror@plt+0x2c7dc>
  430a70:	adrp	x1, 453000 <ferror@plt+0x4f070>
  430a74:	add	x1, x1, #0x58
  430a78:	add	x1, x1, #0x1c0
  430a7c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  430a80:	adrp	x0, 44d000 <ferror@plt+0x49070>
  430a84:	add	x2, x2, #0x2b0
  430a88:	add	x0, x0, #0xf78
  430a8c:	bl	419d28 <ferror@plt+0x15d98>
  430a90:	mov	w0, #0xffffffff            	// #-1
  430a94:	ldp	x19, x20, [sp, #16]
  430a98:	ldp	x23, x24, [sp, #48]
  430a9c:	ldp	x29, x30, [sp], #224
  430aa0:	ret
  430aa4:	ldr	w0, [x24, #20]
  430aa8:	cbz	w0, 43076c <ferror@plt+0x2c7dc>
  430aac:	mov	x1, x26
  430ab0:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430ab4:	add	x0, x0, #0xb98
  430ab8:	bl	41a070 <ferror@plt+0x160e0>
  430abc:	b	43076c <ferror@plt+0x2c7dc>
  430ac0:	mov	w2, w0
  430ac4:	mov	x1, x26
  430ac8:	mov	x0, x20
  430acc:	bl	403830 <strncmp@plt>
  430ad0:	cbnz	w0, 43087c <ferror@plt+0x2c8ec>
  430ad4:	mov	x0, x23
  430ad8:	mov	x1, x25
  430adc:	bl	430570 <ferror@plt+0x2c5e0>
  430ae0:	add	w27, w27, w0
  430ae4:	b	43087c <ferror@plt+0x2c8ec>
  430ae8:	ldr	x0, [sp, #152]
  430aec:	bl	417d40 <ferror@plt+0x13db0>
  430af0:	b	430980 <ferror@plt+0x2c9f0>
  430af4:	mov	w0, w0
  430af8:	bl	417c60 <ferror@plt+0x13cd0>
  430afc:	str	x0, [sp, #152]
  430b00:	b	430904 <ferror@plt+0x2c974>
  430b04:	mov	w27, #0x0                   	// #0
  430b08:	b	4307b0 <ferror@plt+0x2c820>
  430b0c:	nop
  430b10:	stp	x29, x30, [sp, #-80]!
  430b14:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  430b18:	add	x1, x1, #0x7f0
  430b1c:	mov	x29, sp
  430b20:	stp	x21, x22, [sp, #32]
  430b24:	mov	x22, x0
  430b28:	ldr	w0, [x1, #8]
  430b2c:	cbnz	w0, 430b60 <ferror@plt+0x2cbd0>
  430b30:	adrp	x1, 453000 <ferror@plt+0x4f070>
  430b34:	add	x1, x1, #0x58
  430b38:	add	x1, x1, #0x1e0
  430b3c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  430b40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  430b44:	add	x2, x2, #0xbb0
  430b48:	add	x0, x0, #0xf78
  430b4c:	bl	419d28 <ferror@plt+0x15d98>
  430b50:	mov	w0, #0xffffffff            	// #-1
  430b54:	ldp	x21, x22, [sp, #32]
  430b58:	ldp	x29, x30, [sp], #80
  430b5c:	ret
  430b60:	ldr	w0, [x1, #48]
  430b64:	cmp	w0, #0x1
  430b68:	b.eq	430b9c <ferror@plt+0x2cc0c>  // b.none
  430b6c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  430b70:	add	x1, x1, #0x58
  430b74:	add	x1, x1, #0x1e0
  430b78:	adrp	x2, 452000 <ferror@plt+0x4e070>
  430b7c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  430b80:	add	x2, x2, #0xbd8
  430b84:	add	x0, x0, #0xf78
  430b88:	bl	419d28 <ferror@plt+0x15d98>
  430b8c:	mov	w0, #0xffffffff            	// #-1
  430b90:	ldp	x21, x22, [sp, #32]
  430b94:	ldp	x29, x30, [sp], #80
  430b98:	ret
  430b9c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  430ba0:	stp	x19, x20, [sp, #16]
  430ba4:	ldr	x0, [x0, #3928]
  430ba8:	stp	x23, x24, [sp, #48]
  430bac:	str	x25, [sp, #64]
  430bb0:	str	wzr, [x1, #48]
  430bb4:	cbz	x0, 430cac <ferror@plt+0x2cd1c>
  430bb8:	bl	427550 <ferror@plt+0x235c0>
  430bbc:	mov	x20, x0
  430bc0:	cbz	x20, 430cc4 <ferror@plt+0x2cd34>
  430bc4:	adrp	x24, 44b000 <ferror@plt+0x47070>
  430bc8:	add	x24, x24, #0xc80
  430bcc:	mov	w23, #0x0                   	// #0
  430bd0:	ldr	x0, [x22]
  430bd4:	ldr	x19, [x20]
  430bd8:	bl	4034d0 <strlen@plt>
  430bdc:	mov	x21, x0
  430be0:	mov	x1, x20
  430be4:	mov	x0, x20
  430be8:	bl	4274c8 <ferror@plt+0x23538>
  430bec:	mov	x20, x0
  430bf0:	ldrb	w1, [x19]
  430bf4:	cmp	w1, #0x2f
  430bf8:	b.ne	430c0c <ferror@plt+0x2cc7c>  // b.any
  430bfc:	nop
  430c00:	ldrb	w1, [x19, #1]!
  430c04:	cmp	w1, #0x2f
  430c08:	b.eq	430c00 <ferror@plt+0x2cc70>  // b.none
  430c0c:	cbz	w21, 430c94 <ferror@plt+0x2cd04>
  430c10:	mov	w1, #0x2f                  	// #47
  430c14:	mov	x0, x19
  430c18:	bl	403c40 <strchr@plt>
  430c1c:	mov	x25, x0
  430c20:	mov	x0, x19
  430c24:	bl	4034d0 <strlen@plt>
  430c28:	mov	x1, x0
  430c2c:	cbz	x25, 430c40 <ferror@plt+0x2ccb0>
  430c30:	sub	x0, x25, x19
  430c34:	and	x2, x1, #0xffffffff
  430c38:	cmp	x0, w1, uxtw
  430c3c:	csel	x1, x0, x2, le
  430c40:	cmp	w1, #0x0
  430c44:	ccmp	w1, w21, #0x4, ne  // ne = any
  430c48:	b.ne	430c74 <ferror@plt+0x2cce4>  // b.any
  430c4c:	ldr	x1, [x22]
  430c50:	mov	w2, w21
  430c54:	mov	x0, x19
  430c58:	bl	403830 <strncmp@plt>
  430c5c:	cbnz	w0, 430c74 <ferror@plt+0x2cce4>
  430c60:	cmp	x25, #0x0
  430c64:	mov	x0, x22
  430c68:	csel	x1, x24, x25, eq  // eq = none
  430c6c:	bl	430570 <ferror@plt+0x2c5e0>
  430c70:	add	w23, w23, w0
  430c74:	cbnz	x20, 430bd0 <ferror@plt+0x2cc40>
  430c78:	mov	w0, w23
  430c7c:	ldp	x19, x20, [sp, #16]
  430c80:	ldp	x21, x22, [sp, #32]
  430c84:	ldp	x23, x24, [sp, #48]
  430c88:	ldr	x25, [sp, #64]
  430c8c:	ldp	x29, x30, [sp], #80
  430c90:	ret
  430c94:	mov	x1, x19
  430c98:	mov	x0, x22
  430c9c:	bl	430570 <ferror@plt+0x2c5e0>
  430ca0:	add	w23, w23, w0
  430ca4:	cbnz	x20, 430bd0 <ferror@plt+0x2cc40>
  430ca8:	b	430c78 <ferror@plt+0x2cce8>
  430cac:	adrp	x1, 44b000 <ferror@plt+0x47070>
  430cb0:	mov	x0, #0x0                   	// #0
  430cb4:	add	x1, x1, #0xc80
  430cb8:	bl	427148 <ferror@plt+0x231b8>
  430cbc:	mov	x20, x0
  430cc0:	b	430bc0 <ferror@plt+0x2cc30>
  430cc4:	mov	w0, #0x0                   	// #0
  430cc8:	ldp	x19, x20, [sp, #16]
  430ccc:	ldp	x23, x24, [sp, #48]
  430cd0:	ldr	x25, [sp, #64]
  430cd4:	b	430b54 <ferror@plt+0x2cbc4>
  430cd8:	stp	x29, x30, [sp, #-32]!
  430cdc:	mov	x29, sp
  430ce0:	stp	x19, x20, [sp, #16]
  430ce4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  430ce8:	add	x19, x19, #0xe90
  430cec:	ldr	x0, [x19, #64]
  430cf0:	cbz	x0, 430d00 <ferror@plt+0x2cd70>
  430cf4:	ldp	x19, x20, [sp, #16]
  430cf8:	ldp	x29, x30, [sp], #32
  430cfc:	b	430b10 <ferror@plt+0x2cb80>
  430d00:	mov	x0, #0x18                  	// #24
  430d04:	bl	4266b0 <ferror@plt+0x22720>
  430d08:	mov	x20, x0
  430d0c:	adrp	x1, 452000 <ferror@plt+0x4e070>
  430d10:	add	x0, x1, #0x118
  430d14:	bl	427a88 <ferror@plt+0x23af8>
  430d18:	str	x20, [x19, #64]
  430d1c:	str	x0, [x20]
  430d20:	bl	417d40 <ferror@plt+0x13db0>
  430d24:	ldr	x20, [x19, #64]
  430d28:	adrp	x0, 44b000 <ferror@plt+0x47070>
  430d2c:	add	x0, x0, #0xc80
  430d30:	bl	427a88 <ferror@plt+0x23af8>
  430d34:	mov	x1, x0
  430d38:	str	x1, [x20]
  430d3c:	ldr	x0, [x19, #64]
  430d40:	ldp	x19, x20, [sp, #16]
  430d44:	ldp	x29, x30, [sp], #32
  430d48:	b	430b10 <ferror@plt+0x2cb80>
  430d4c:	nop
  430d50:	sub	sp, sp, #0x70
  430d54:	cmp	x4, #0x0
  430d58:	stp	x29, x30, [sp, #32]
  430d5c:	add	x29, sp, #0x20
  430d60:	stp	x19, x20, [sp, #48]
  430d64:	mov	x19, x4
  430d68:	adrp	x4, 450000 <ferror@plt+0x4c070>
  430d6c:	add	x4, x4, #0x290
  430d70:	mov	x20, x0
  430d74:	csel	x19, x4, x19, eq  // eq = none
  430d78:	add	x0, sp, #0x50
  430d7c:	stp	x21, x22, [sp, #64]
  430d80:	mov	x22, x1
  430d84:	mov	x21, x3
  430d88:	mov	x1, #0x20                  	// #32
  430d8c:	mov	w3, w2
  430d90:	adrp	x2, 450000 <ferror@plt+0x4c070>
  430d94:	add	x2, x2, #0x258
  430d98:	bl	43ac88 <ferror@plt+0x36cf8>
  430d9c:	cbz	x20, 430e7c <ferror@plt+0x2ceec>
  430da0:	ldrb	w0, [x20]
  430da4:	cbnz	w0, 430e6c <ferror@plt+0x2cedc>
  430da8:	adrp	x1, 44b000 <ferror@plt+0x47070>
  430dac:	adrp	x6, 450000 <ferror@plt+0x4c070>
  430db0:	add	x1, x1, #0xc80
  430db4:	add	x6, x6, #0x110
  430db8:	ldrb	w3, [x21]
  430dbc:	adrp	x0, 44b000 <ferror@plt+0x47070>
  430dc0:	adrp	x2, 451000 <ferror@plt+0x4d070>
  430dc4:	add	x0, x0, #0xc80
  430dc8:	cmp	w3, #0x0
  430dcc:	add	x2, x2, #0x588
  430dd0:	csel	x0, x0, x6, eq  // eq = none
  430dd4:	add	x5, sp, #0x50
  430dd8:	mov	x3, x22
  430ddc:	mov	x7, x21
  430de0:	mov	x4, x6
  430de4:	stp	x0, x2, [sp]
  430de8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  430dec:	add	x2, x2, #0xbf0
  430df0:	stp	x19, xzr, [sp, #16]
  430df4:	mov	x0, x20
  430df8:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  430dfc:	add	x20, x20, #0xe90
  430e00:	bl	427cd8 <ferror@plt+0x23d48>
  430e04:	mov	x19, x0
  430e08:	mov	x1, x19
  430e0c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430e10:	add	x0, x0, #0xbf8
  430e14:	bl	41a208 <ferror@plt+0x16278>
  430e18:	ldr	x0, [x20, #248]
  430e1c:	cbz	x0, 430e24 <ferror@plt+0x2ce94>
  430e20:	bl	403b90 <free@plt>
  430e24:	mov	x0, x19
  430e28:	bl	4034d0 <strlen@plt>
  430e2c:	add	x21, x0, #0x1
  430e30:	mov	x0, x21
  430e34:	bl	403790 <malloc@plt>
  430e38:	mov	x2, x21
  430e3c:	mov	x1, x19
  430e40:	str	x0, [x20, #248]
  430e44:	bl	403460 <memcpy@plt>
  430e48:	mov	x1, x19
  430e4c:	mov	x4, #0x0                   	// #0
  430e50:	mov	w3, #0x0                   	// #0
  430e54:	mov	x2, #0x0                   	// #0
  430e58:	mov	w0, #0x1                   	// #1
  430e5c:	bl	42ee18 <ferror@plt+0x2ae88>
  430e60:	mov	x0, x19
  430e64:	bl	417d40 <ferror@plt+0x13db0>
  430e68:	bl	4193d8 <ferror@plt+0x15448>
  430e6c:	adrp	x6, 450000 <ferror@plt+0x4c070>
  430e70:	add	x6, x6, #0x110
  430e74:	mov	x1, x6
  430e78:	b	430db8 <ferror@plt+0x2ce28>
  430e7c:	adrp	x20, 44b000 <ferror@plt+0x47070>
  430e80:	add	x20, x20, #0xc80
  430e84:	adrp	x6, 450000 <ferror@plt+0x4c070>
  430e88:	mov	x1, x20
  430e8c:	add	x6, x6, #0x110
  430e90:	b	430db8 <ferror@plt+0x2ce28>
  430e94:	nop
  430e98:	stp	x29, x30, [sp, #-48]!
  430e9c:	mov	x29, sp
  430ea0:	stp	x19, x20, [sp, #16]
  430ea4:	mov	x19, x0
  430ea8:	mov	x20, x1
  430eac:	stp	x21, x22, [sp, #32]
  430eb0:	mov	w21, w2
  430eb4:	mov	x22, x3
  430eb8:	cbz	x4, 430ef0 <ferror@plt+0x2cf60>
  430ebc:	mov	x1, x4
  430ec0:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  430ec4:	adrp	x0, 452000 <ferror@plt+0x4e070>
  430ec8:	add	x2, x2, #0xf58
  430ecc:	add	x0, x0, #0xc00
  430ed0:	mov	x3, #0x0                   	// #0
  430ed4:	bl	427cd8 <ferror@plt+0x23d48>
  430ed8:	mov	x4, x0
  430edc:	mov	x3, x22
  430ee0:	mov	w2, w21
  430ee4:	mov	x1, x20
  430ee8:	mov	x0, x19
  430eec:	bl	430d50 <ferror@plt+0x2cdc0>
  430ef0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  430ef4:	add	x0, x0, #0x290
  430ef8:	bl	427a88 <ferror@plt+0x23af8>
  430efc:	mov	x4, x0
  430f00:	b	430edc <ferror@plt+0x2cf4c>
  430f04:	nop
  430f08:	sub	sp, sp, #0xf0
  430f0c:	tst	w2, #0x380
  430f10:	stp	x29, x30, [sp, #32]
  430f14:	add	x29, sp, #0x20
  430f18:	stp	x19, x20, [sp, #48]
  430f1c:	stp	x21, x22, [sp, #64]
  430f20:	stp	x23, x24, [sp, #80]
  430f24:	str	xzr, [sp, #104]
  430f28:	b.eq	430f58 <ferror@plt+0x2cfc8>  // b.none
  430f2c:	adrp	x3, 453000 <ferror@plt+0x4f070>
  430f30:	add	x3, x3, #0x58
  430f34:	adrp	x4, 452000 <ferror@plt+0x4e070>
  430f38:	adrp	x1, 452000 <ferror@plt+0x4e070>
  430f3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  430f40:	add	x3, x3, #0x1f8
  430f44:	add	x4, x4, #0xc18
  430f48:	add	x1, x1, #0x540
  430f4c:	add	x0, x0, #0xf78
  430f50:	mov	w2, #0xad6                 	// #2774
  430f54:	bl	430e98 <ferror@plt+0x2cf08>
  430f58:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  430f5c:	add	x20, x20, #0xe90
  430f60:	mov	x24, x1
  430f64:	mov	w22, w2
  430f68:	mov	x21, x0
  430f6c:	ldr	x1, [x20, #64]
  430f70:	cbz	x1, 431128 <ferror@plt+0x2d198>
  430f74:	ldr	x0, [x1, #8]
  430f78:	mov	x2, x21
  430f7c:	add	x1, x1, #0x10
  430f80:	bl	42d9e0 <ferror@plt+0x29a50>
  430f84:	cbz	w0, 4310f4 <ferror@plt+0x2d164>
  430f88:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  430f8c:	add	x23, x23, #0x7f0
  430f90:	ldr	w0, [x23, #20]
  430f94:	cbnz	w0, 431114 <ferror@plt+0x2d184>
  430f98:	bl	42dad8 <ferror@plt+0x29b48>
  430f9c:	mov	x0, x21
  430fa0:	bl	427a88 <ferror@plt+0x23af8>
  430fa4:	str	x0, [x20, #32]
  430fa8:	bl	440360 <ferror@plt+0x3c3d0>
  430fac:	ldr	x1, [x20, #176]
  430fb0:	mov	x19, x0
  430fb4:	bl	440f00 <ferror@plt+0x3cf70>
  430fb8:	mov	x0, x19
  430fbc:	adrp	x1, 452000 <ferror@plt+0x4e070>
  430fc0:	add	x1, x1, #0x740
  430fc4:	bl	440f00 <ferror@plt+0x3cf70>
  430fc8:	mov	x0, x19
  430fcc:	adrp	x1, 452000 <ferror@plt+0x4e070>
  430fd0:	add	x1, x1, #0xcd0
  430fd4:	bl	440f00 <ferror@plt+0x3cf70>
  430fd8:	mov	x1, x21
  430fdc:	mov	x0, x19
  430fe0:	bl	440f00 <ferror@plt+0x3cf70>
  430fe4:	add	x21, sp, #0x70
  430fe8:	mov	x0, x19
  430fec:	adrp	x1, 452000 <ferror@plt+0x4e070>
  430ff0:	add	x1, x1, #0x6c0
  430ff4:	bl	440f00 <ferror@plt+0x3cf70>
  430ff8:	ldr	w0, [x23, #36]
  430ffc:	cmn	w0, #0x1
  431000:	b.ne	4310b8 <ferror@plt+0x2d128>  // b.any
  431004:	mov	x0, x19
  431008:	mov	x1, #0x0                   	// #0
  43100c:	bl	440f00 <ferror@plt+0x3cf70>
  431010:	ldr	x1, [x19]
  431014:	tst	x22, #0x200
  431018:	ldr	x0, [x20, #184]
  43101c:	add	x2, sp, #0x68
  431020:	add	x3, sp, #0x64
  431024:	add	x4, sp, #0x60
  431028:	stp	x4, x3, [sp]
  43102c:	mov	x6, x21
  431030:	mov	w3, #0x2                   	// #2
  431034:	str	x2, [sp, #16]
  431038:	mov	w2, #0x22                  	// #34
  43103c:	mov	x7, #0x0                   	// #0
  431040:	csel	w3, w3, w2, eq  // eq = none
  431044:	mov	x5, #0x0                   	// #0
  431048:	mov	x4, #0x0                   	// #0
  43104c:	mov	x2, #0x0                   	// #0
  431050:	bl	43efa8 <ferror@plt+0x3b018>
  431054:	cbnz	w0, 43107c <ferror@plt+0x2d0ec>
  431058:	ldr	x3, [sp, #104]
  43105c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  431060:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431064:	add	x2, x2, #0xcd8
  431068:	add	x0, x0, #0xf78
  43106c:	mov	w1, #0x4                   	// #4
  431070:	ldr	x3, [x3, #8]
  431074:	bl	4199b8 <ferror@plt+0x15a28>
  431078:	b	431078 <ferror@plt+0x2d0e8>
  43107c:	mov	x0, x19
  431080:	mov	w1, #0x1                   	// #1
  431084:	bl	440720 <ferror@plt+0x3c790>
  431088:	ldp	w1, w3, [sp, #96]
  43108c:	mov	x5, x24
  431090:	ldr	w0, [sp, #112]
  431094:	ubfx	x4, x22, #2, #1
  431098:	ubfx	x2, x22, #1, #1
  43109c:	bl	42d728 <ferror@plt+0x29798>
  4310a0:	ldp	x29, x30, [sp, #32]
  4310a4:	ldp	x19, x20, [sp, #48]
  4310a8:	ldp	x21, x22, [sp, #64]
  4310ac:	ldp	x23, x24, [sp, #80]
  4310b0:	add	sp, sp, #0xf0
  4310b4:	ret
  4310b8:	mov	x0, x19
  4310bc:	adrp	x1, 452000 <ferror@plt+0x4e070>
  4310c0:	add	x1, x1, #0x670
  4310c4:	bl	440f00 <ferror@plt+0x3cf70>
  4310c8:	ldr	w3, [x23, #36]
  4310cc:	adrp	x2, 450000 <ferror@plt+0x4c070>
  4310d0:	add	x2, x2, #0x258
  4310d4:	add	x21, sp, #0x70
  4310d8:	mov	x0, x21
  4310dc:	mov	x1, #0x80                  	// #128
  4310e0:	bl	43ac88 <ferror@plt+0x36cf8>
  4310e4:	mov	x1, x21
  4310e8:	mov	x0, x19
  4310ec:	bl	440f00 <ferror@plt+0x3cf70>
  4310f0:	b	431004 <ferror@plt+0x2d074>
  4310f4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  4310f8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4310fc:	mov	x3, x21
  431100:	add	x2, x2, #0xc88
  431104:	add	x0, x0, #0xf78
  431108:	mov	w1, #0x4                   	// #4
  43110c:	bl	4199b8 <ferror@plt+0x15a28>
  431110:	b	431110 <ferror@plt+0x2d180>
  431114:	mov	x1, x21
  431118:	adrp	x0, 452000 <ferror@plt+0x4e070>
  43111c:	add	x0, x0, #0xcb8
  431120:	bl	41a070 <ferror@plt+0x160e0>
  431124:	b	430f98 <ferror@plt+0x2d008>
  431128:	mov	x0, #0x18                  	// #24
  43112c:	bl	4266b0 <ferror@plt+0x22720>
  431130:	mov	x19, x0
  431134:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431138:	add	x0, x1, #0x118
  43113c:	bl	427a88 <ferror@plt+0x23af8>
  431140:	str	x19, [x20, #64]
  431144:	str	x0, [x19]
  431148:	bl	417d40 <ferror@plt+0x13db0>
  43114c:	ldr	x19, [x20, #64]
  431150:	adrp	x0, 44b000 <ferror@plt+0x47070>
  431154:	add	x0, x0, #0xc80
  431158:	bl	427a88 <ferror@plt+0x23af8>
  43115c:	ldr	x1, [x20, #64]
  431160:	str	x0, [x19]
  431164:	b	430f74 <ferror@plt+0x2cfe4>
  431168:	stp	x29, x30, [sp, #-96]!
  43116c:	and	w6, w6, #0xff
  431170:	mov	v2.16b, v0.16b
  431174:	mov	x29, sp
  431178:	stp	x19, x20, [sp, #16]
  43117c:	cmp	w6, #0x69
  431180:	mov	x19, x0
  431184:	stp	x21, x22, [sp, #32]
  431188:	mov	x20, x1
  43118c:	mov	w21, w2
  431190:	stp	x23, x24, [sp, #48]
  431194:	mov	x22, x3
  431198:	mov	x23, x4
  43119c:	str	x25, [sp, #64]
  4311a0:	mov	x24, x5
  4311a4:	str	d8, [sp, #72]
  4311a8:	mov	v0.16b, v1.16b
  4311ac:	b.eq	4311d8 <ferror@plt+0x2d248>  // b.none
  4311b0:	cmp	w6, #0x78
  4311b4:	b.eq	43124c <ferror@plt+0x2d2bc>  // b.none
  4311b8:	cmp	w6, #0x66
  4311bc:	mov	x4, #0x0                   	// #0
  4311c0:	b.eq	431214 <ferror@plt+0x2d284>  // b.none
  4311c4:	mov	x3, x22
  4311c8:	mov	w2, w21
  4311cc:	mov	x1, x20
  4311d0:	mov	x0, x19
  4311d4:	bl	430d50 <ferror@plt+0x2cdc0>
  4311d8:	str	q2, [sp, #80]
  4311dc:	bl	44b1c0 <ferror@plt+0x47230>
  4311e0:	ldr	q2, [sp, #80]
  4311e4:	mov	x25, x0
  4311e8:	mov	v0.16b, v2.16b
  4311ec:	bl	44b1c0 <ferror@plt+0x47230>
  4311f0:	mov	x4, x25
  4311f4:	mov	x2, x0
  4311f8:	mov	x3, x24
  4311fc:	mov	x1, x23
  431200:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431204:	add	x0, x0, #0xd00
  431208:	bl	427c48 <ferror@plt+0x23cb8>
  43120c:	mov	x4, x0
  431210:	b	4311c4 <ferror@plt+0x2d234>
  431214:	str	q2, [sp, #80]
  431218:	bl	44b630 <ferror@plt+0x476a0>
  43121c:	fmov	d8, d0
  431220:	ldr	q2, [sp, #80]
  431224:	mov	v0.16b, v2.16b
  431228:	bl	44b630 <ferror@plt+0x476a0>
  43122c:	fmov	d1, d8
  431230:	mov	x2, x24
  431234:	mov	x1, x23
  431238:	adrp	x0, 452000 <ferror@plt+0x4e070>
  43123c:	add	x0, x0, #0xd58
  431240:	bl	427c48 <ferror@plt+0x23cb8>
  431244:	mov	x4, x0
  431248:	b	4311c4 <ferror@plt+0x2d234>
  43124c:	str	q2, [sp, #80]
  431250:	bl	44b2f8 <ferror@plt+0x47368>
  431254:	ldr	q2, [sp, #80]
  431258:	mov	x25, x0
  43125c:	mov	v0.16b, v2.16b
  431260:	bl	44b2f8 <ferror@plt+0x47368>
  431264:	mov	x4, x25
  431268:	mov	x2, x0
  43126c:	mov	x3, x24
  431270:	mov	x1, x23
  431274:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431278:	add	x0, x0, #0xd28
  43127c:	bl	427c48 <ferror@plt+0x23cb8>
  431280:	mov	x4, x0
  431284:	b	4311c4 <ferror@plt+0x2d234>
  431288:	stp	x29, x30, [sp, #-96]!
  43128c:	mov	x29, sp
  431290:	stp	x19, x20, [sp, #16]
  431294:	mov	x20, x5
  431298:	mov	x19, x7
  43129c:	stp	x21, x22, [sp, #32]
  4312a0:	mov	x21, x0
  4312a4:	mov	x22, x1
  4312a8:	stp	x23, x24, [sp, #48]
  4312ac:	mov	w23, w2
  4312b0:	mov	x24, x3
  4312b4:	stp	x25, x26, [sp, #64]
  4312b8:	mov	x25, x4
  4312bc:	mov	x26, x6
  4312c0:	stp	x27, x28, [sp, #80]
  4312c4:	cbz	x5, 43137c <ferror@plt+0x2d3ec>
  4312c8:	mov	x0, x5
  4312cc:	mov	x1, #0x0                   	// #0
  4312d0:	bl	4293c0 <ferror@plt+0x25430>
  4312d4:	mov	x1, x0
  4312d8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  4312dc:	add	x2, x2, #0xd80
  4312e0:	mov	x20, x0
  4312e4:	mov	x3, #0x0                   	// #0
  4312e8:	mov	x0, x2
  4312ec:	bl	427cd8 <ferror@plt+0x23d48>
  4312f0:	mov	x27, x0
  4312f4:	cbz	x19, 431390 <ferror@plt+0x2d400>
  4312f8:	mov	x0, x19
  4312fc:	mov	x1, #0x0                   	// #0
  431300:	bl	4293c0 <ferror@plt+0x25430>
  431304:	mov	x1, x0
  431308:	adrp	x2, 452000 <ferror@plt+0x4e070>
  43130c:	add	x2, x2, #0xd80
  431310:	mov	x19, x0
  431314:	mov	x3, #0x0                   	// #0
  431318:	mov	x0, x2
  43131c:	bl	427cd8 <ferror@plt+0x23d48>
  431320:	mov	x28, x0
  431324:	mov	x0, x20
  431328:	bl	417d40 <ferror@plt+0x13db0>
  43132c:	mov	x0, x19
  431330:	bl	417d40 <ferror@plt+0x13db0>
  431334:	mov	x3, x26
  431338:	mov	x1, x25
  43133c:	mov	x4, x28
  431340:	mov	x2, x27
  431344:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431348:	add	x0, x0, #0xd88
  43134c:	bl	427c48 <ferror@plt+0x23cb8>
  431350:	mov	x19, x0
  431354:	mov	x0, x27
  431358:	bl	417d40 <ferror@plt+0x13db0>
  43135c:	mov	x0, x28
  431360:	bl	417d40 <ferror@plt+0x13db0>
  431364:	mov	x4, x19
  431368:	mov	x3, x24
  43136c:	mov	w2, w23
  431370:	mov	x1, x22
  431374:	mov	x0, x21
  431378:	bl	430d50 <ferror@plt+0x2cdc0>
  43137c:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431380:	add	x0, x0, #0x5c0
  431384:	bl	427a88 <ferror@plt+0x23af8>
  431388:	mov	x27, x0
  43138c:	cbnz	x19, 4312f8 <ferror@plt+0x2d368>
  431390:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431394:	add	x0, x0, #0x5c0
  431398:	bl	427a88 <ferror@plt+0x23af8>
  43139c:	mov	x28, x0
  4313a0:	b	431324 <ferror@plt+0x2d394>
  4313a4:	nop
  4313a8:	stp	x29, x30, [sp, #-96]!
  4313ac:	mov	x29, sp
  4313b0:	stp	x19, x20, [sp, #16]
  4313b4:	mov	x19, x5
  4313b8:	stp	x21, x22, [sp, #32]
  4313bc:	mov	x22, x4
  4313c0:	mov	w21, w6
  4313c4:	stp	x23, x24, [sp, #48]
  4313c8:	mov	x23, x0
  4313cc:	mov	x24, x1
  4313d0:	adrp	x0, 452000 <ferror@plt+0x4e070>
  4313d4:	add	x0, x0, #0xdb0
  4313d8:	stp	x25, x26, [sp, #64]
  4313dc:	mov	w25, w2
  4313e0:	mov	x26, x3
  4313e4:	str	x27, [sp, #80]
  4313e8:	mov	w27, w7
  4313ec:	bl	42aef0 <ferror@plt+0x26f60>
  4313f0:	mov	x20, x0
  4313f4:	cbz	w21, 43145c <ferror@plt+0x2d4cc>
  4313f8:	mov	w0, w21
  4313fc:	bl	421c18 <ferror@plt+0x1dc88>
  431400:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431404:	mov	x3, x0
  431408:	mov	w4, w27
  43140c:	mov	x2, x22
  431410:	add	x1, x1, #0xdc8
  431414:	mov	x0, x20
  431418:	bl	42d3c8 <ferror@plt+0x29438>
  43141c:	cbz	x19, 431470 <ferror@plt+0x2d4e0>
  431420:	ldr	w0, [x19]
  431424:	bl	421c18 <ferror@plt+0x1dc88>
  431428:	mov	x3, x0
  43142c:	ldr	w4, [x19, #4]
  431430:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431434:	ldr	x2, [x19, #8]
  431438:	mov	x0, x20
  43143c:	add	x1, x1, #0xdf0
  431440:	bl	42d3c8 <ferror@plt+0x29438>
  431444:	ldr	x4, [x20]
  431448:	mov	x3, x26
  43144c:	mov	w2, w25
  431450:	mov	x1, x24
  431454:	mov	x0, x23
  431458:	bl	430d50 <ferror@plt+0x2cdc0>
  43145c:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431460:	mov	x2, x22
  431464:	add	x1, x1, #0xde0
  431468:	bl	42d3c8 <ferror@plt+0x29438>
  43146c:	cbnz	x19, 431420 <ferror@plt+0x2d490>
  431470:	mov	x2, x22
  431474:	mov	x0, x20
  431478:	adrp	x1, 452000 <ferror@plt+0x4e070>
  43147c:	add	x1, x1, #0xe00
  431480:	bl	42d3c8 <ferror@plt+0x29438>
  431484:	b	431444 <ferror@plt+0x2d4b4>
  431488:	stp	x29, x30, [sp, #-112]!
  43148c:	tst	x4, #0x2
  431490:	mov	x29, sp
  431494:	stp	x27, x28, [sp, #80]
  431498:	adrp	x28, 4ac000 <ferror@plt+0xa8070>
  43149c:	add	x28, x28, #0xe90
  4314a0:	stp	x19, x20, [sp, #16]
  4314a4:	mov	x20, x0
  4314a8:	ldr	x6, [x28, #32]
  4314ac:	stp	x21, x22, [sp, #32]
  4314b0:	mov	x21, x1
  4314b4:	stp	x23, x24, [sp, #48]
  4314b8:	adrp	x24, 452000 <ferror@plt+0x4e070>
  4314bc:	add	x24, x24, #0xe10
  4314c0:	stp	x25, x26, [sp, #64]
  4314c4:	csel	x26, x5, xzr, ne  // ne = any
  4314c8:	and	x25, x4, #0x1
  4314cc:	tst	x4, #0x4
  4314d0:	str	x4, [sp, #104]
  4314d4:	csel	x27, x5, xzr, ne  // ne = any
  4314d8:	cmp	x25, #0x0
  4314dc:	adrp	x5, 452000 <ferror@plt+0x4e070>
  4314e0:	add	x5, x5, #0xe20
  4314e4:	ldr	w1, [x28, #8]
  4314e8:	mov	w22, w2
  4314ec:	mov	x23, x3
  4314f0:	eor	w25, w25, #0x1
  4314f4:	csel	x24, x24, x5, eq  // eq = none
  4314f8:	cbz	x6, 4315bc <ferror@plt+0x2d62c>
  4314fc:	mov	w2, w1
  431500:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431504:	mov	x1, x6
  431508:	add	x0, x0, #0xe38
  43150c:	bl	427c48 <ferror@plt+0x23cb8>
  431510:	mov	x19, x0
  431514:	ldr	x4, [sp, #104]
  431518:	cbz	x4, 43158c <ferror@plt+0x2d5fc>
  43151c:	cmp	x4, #0x1
  431520:	b.ne	43152c <ferror@plt+0x2d59c>  // b.any
  431524:	ldr	w0, [x28, #12]
  431528:	cbz	w0, 4315f8 <ferror@plt+0x2d668>
  43152c:	cbz	x26, 43154c <ferror@plt+0x2d5bc>
  431530:	ldr	x1, [x28, #16]
  431534:	mov	x0, x26
  431538:	bl	4206a0 <ferror@plt+0x1c710>
  43153c:	cmp	w0, #0x0
  431540:	cset	w0, eq  // eq = none
  431544:	cmp	w0, w25
  431548:	b.eq	431608 <ferror@plt+0x2d678>  // b.none
  43154c:	cbz	x27, 43156c <ferror@plt+0x2d5dc>
  431550:	ldr	x1, [x28, #24]
  431554:	mov	x0, x27
  431558:	bl	4206a0 <ferror@plt+0x1c710>
  43155c:	cmp	w0, #0x0
  431560:	cset	w0, eq  // eq = none
  431564:	cmp	w0, w25
  431568:	b.eq	431624 <ferror@plt+0x2d694>  // b.none
  43156c:	mov	x0, x19
  431570:	ldp	x19, x20, [sp, #16]
  431574:	ldp	x21, x22, [sp, #32]
  431578:	ldp	x23, x24, [sp, #48]
  43157c:	ldp	x25, x26, [sp, #64]
  431580:	ldp	x27, x28, [sp, #80]
  431584:	ldp	x29, x30, [sp], #112
  431588:	b	417d40 <ferror@plt+0x13db0>
  43158c:	ldr	w0, [x28, #12]
  431590:	cbz	w0, 43152c <ferror@plt+0x2d59c>
  431594:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431598:	mov	x1, x19
  43159c:	add	x0, x0, #0xe70
  4315a0:	bl	427c48 <ferror@plt+0x23cb8>
  4315a4:	mov	x4, x0
  4315a8:	mov	x3, x23
  4315ac:	mov	w2, w22
  4315b0:	mov	x1, x21
  4315b4:	mov	x0, x20
  4315b8:	bl	430d50 <ferror@plt+0x2cdc0>
  4315bc:	cbz	w1, 4315dc <ferror@plt+0x2d64c>
  4315c0:	adrp	x0, 450000 <ferror@plt+0x4c070>
  4315c4:	add	x0, x0, #0x258
  4315c8:	bl	427c48 <ferror@plt+0x23cb8>
  4315cc:	mov	x19, x0
  4315d0:	ldr	x4, [sp, #104]
  4315d4:	cbnz	x4, 43151c <ferror@plt+0x2d58c>
  4315d8:	b	43158c <ferror@plt+0x2d5fc>
  4315dc:	adrp	x2, 452000 <ferror@plt+0x4e070>
  4315e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4315e4:	add	x2, x2, #0xe40
  4315e8:	add	x0, x0, #0xf78
  4315ec:	mov	w1, #0x4                   	// #4
  4315f0:	bl	4199b8 <ferror@plt+0x15a28>
  4315f4:	b	4315f4 <ferror@plt+0x2d664>
  4315f8:	adrp	x0, 452000 <ferror@plt+0x4e070>
  4315fc:	mov	x1, x19
  431600:	add	x0, x0, #0xe98
  431604:	b	4315a0 <ferror@plt+0x2d610>
  431608:	mov	x3, x26
  43160c:	mov	x2, x24
  431610:	mov	x1, x19
  431614:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431618:	add	x0, x0, #0xec8
  43161c:	bl	427c48 <ferror@plt+0x23cb8>
  431620:	b	4315a4 <ferror@plt+0x2d614>
  431624:	mov	x3, x27
  431628:	mov	x2, x24
  43162c:	mov	x1, x19
  431630:	adrp	x0, 452000 <ferror@plt+0x4e070>
  431634:	add	x0, x0, #0xef0
  431638:	bl	427c48 <ferror@plt+0x23cb8>
  43163c:	b	4315a4 <ferror@plt+0x2d614>
  431640:	stp	x29, x30, [sp, #-32]!
  431644:	mov	x29, sp
  431648:	stp	x19, x20, [sp, #16]
  43164c:	cbz	x0, 431688 <ferror@plt+0x2d6f8>
  431650:	ldr	x20, [x0, #8]
  431654:	mov	x19, x0
  431658:	cbz	x20, 431678 <ferror@plt+0x2d6e8>
  43165c:	mov	x0, x20
  431660:	bl	427848 <ferror@plt+0x238b8>
  431664:	mov	x1, x0
  431668:	ldr	x20, [x0]
  43166c:	ldr	x0, [x19, #8]
  431670:	bl	4274c8 <ferror@plt+0x23538>
  431674:	str	x0, [x19, #8]
  431678:	mov	x0, x20
  43167c:	ldp	x19, x20, [sp, #16]
  431680:	ldp	x29, x30, [sp], #32
  431684:	ret
  431688:	adrp	x1, 453000 <ferror@plt+0x4f070>
  43168c:	add	x1, x1, #0x58
  431690:	add	x1, x1, #0x210
  431694:	mov	x20, #0x0                   	// #0
  431698:	adrp	x2, 452000 <ferror@plt+0x4e070>
  43169c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4316a0:	add	x2, x2, #0x398
  4316a4:	add	x0, x0, #0xf78
  4316a8:	bl	419d28 <ferror@plt+0x15d98>
  4316ac:	mov	x0, x20
  4316b0:	ldp	x19, x20, [sp, #16]
  4316b4:	ldp	x29, x30, [sp], #32
  4316b8:	ret
  4316bc:	nop
  4316c0:	cbz	x0, 4316f4 <ferror@plt+0x2d764>
  4316c4:	stp	x29, x30, [sp, #-32]!
  4316c8:	mov	x29, sp
  4316cc:	str	x19, [sp, #16]
  4316d0:	mov	x19, x0
  4316d4:	ldr	x0, [x0, #8]
  4316d8:	bl	429b98 <ferror@plt+0x25c08>
  4316dc:	ldr	x0, [x19, #24]
  4316e0:	bl	417d40 <ferror@plt+0x13db0>
  4316e4:	mov	x0, x19
  4316e8:	ldr	x19, [sp, #16]
  4316ec:	ldp	x29, x30, [sp], #32
  4316f0:	b	417d40 <ferror@plt+0x13db0>
  4316f4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  4316f8:	add	x1, x1, #0x58
  4316fc:	adrp	x2, 452000 <ferror@plt+0x4e070>
  431700:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431704:	add	x1, x1, #0x160
  431708:	add	x2, x2, #0x3a8
  43170c:	add	x0, x0, #0xf78
  431710:	b	419d28 <ferror@plt+0x15d98>
  431714:	nop
  431718:	stp	x29, x30, [sp, #-352]!
  43171c:	adrp	x8, 4ac000 <ferror@plt+0xa8070>
  431720:	mov	x29, sp
  431724:	ldr	w8, [x8, #2040]
  431728:	str	q0, [sp, #176]
  43172c:	str	q1, [sp, #192]
  431730:	str	q2, [sp, #208]
  431734:	str	q3, [sp, #224]
  431738:	str	q4, [sp, #240]
  43173c:	str	q5, [sp, #256]
  431740:	str	q6, [sp, #272]
  431744:	str	q7, [sp, #288]
  431748:	stp	x2, x3, [sp, #304]
  43174c:	stp	x4, x5, [sp, #320]
  431750:	stp	x6, x7, [sp, #336]
  431754:	cbnz	w8, 431784 <ferror@plt+0x2d7f4>
  431758:	adrp	x3, 453000 <ferror@plt+0x4f070>
  43175c:	add	x3, x3, #0x58
  431760:	adrp	x4, 452000 <ferror@plt+0x4e070>
  431764:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431768:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43176c:	add	x3, x3, #0x228
  431770:	add	x4, x4, #0xf18
  431774:	add	x1, x1, #0x540
  431778:	add	x0, x0, #0xf78
  43177c:	mov	w2, #0xc90                 	// #3216
  431780:	bl	430e98 <ferror@plt+0x2cf08>
  431784:	add	x5, sp, #0x130
  431788:	add	x2, sp, #0x160
  43178c:	mov	w4, #0xffffffd0            	// #-48
  431790:	mov	w3, #0xffffff80            	// #-128
  431794:	stp	x2, x2, [sp, #16]
  431798:	str	x5, [sp, #32]
  43179c:	stp	w4, w3, [sp, #40]
  4317a0:	cbz	w0, 4318c4 <ferror@plt+0x2d934>
  4317a4:	cmp	w0, #0x1
  4317a8:	b.ne	4318e4 <ferror@plt+0x2d954>  // b.any
  4317ac:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4317b0:	ldr	x0, [x0, #3960]
  4317b4:	str	x0, [sp, #48]
  4317b8:	ldur	x0, [x2, #-48]
  4317bc:	stp	x1, x0, [sp, #56]
  4317c0:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  4317c4:	ldur	x0, [x2, #-40]
  4317c8:	str	x0, [sp, #72]
  4317cc:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  4317d0:	ldur	x0, [x2, #-32]
  4317d4:	str	x0, [sp, #80]
  4317d8:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  4317dc:	ldur	x0, [x2, #-24]
  4317e0:	str	x0, [sp, #88]
  4317e4:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  4317e8:	ldur	x0, [x2, #-16]
  4317ec:	str	x0, [sp, #96]
  4317f0:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  4317f4:	ldur	x0, [x2, #-8]
  4317f8:	str	x0, [sp, #104]
  4317fc:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431800:	ldr	x0, [x2]
  431804:	str	x0, [sp, #112]
  431808:	add	x2, x2, #0x8
  43180c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431810:	ldr	x0, [x2]
  431814:	str	x0, [sp, #120]
  431818:	add	x2, x2, #0x8
  43181c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431820:	ldr	x0, [x2]
  431824:	str	x0, [sp, #128]
  431828:	add	x2, x2, #0x8
  43182c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431830:	ldr	x0, [x2]
  431834:	str	x0, [sp, #136]
  431838:	add	x2, x2, #0x8
  43183c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431840:	ldr	x0, [x2]
  431844:	str	x0, [sp, #144]
  431848:	add	x2, x2, #0x8
  43184c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431850:	ldr	x0, [x2]
  431854:	str	x0, [sp, #152]
  431858:	add	x2, x2, #0x8
  43185c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431860:	ldr	x0, [x2]
  431864:	str	x0, [sp, #160]
  431868:	add	x2, x2, #0x8
  43186c:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  431870:	ldr	x0, [x2]
  431874:	str	x0, [sp, #168]
  431878:	cbz	x0, 4318d4 <ferror@plt+0x2d944>
  43187c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  431880:	add	x0, x0, #0x40
  431884:	adrp	x3, 453000 <ferror@plt+0x4f070>
  431888:	add	x3, x3, #0x58
  43188c:	adrp	x5, 44c000 <ferror@plt+0x48070>
  431890:	adrp	x4, 452000 <ferror@plt+0x4e070>
  431894:	ldr	q1, [x0]
  431898:	adrp	x1, 452000 <ferror@plt+0x4e070>
  43189c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4318a0:	add	x3, x3, #0x240
  4318a4:	add	x5, x5, #0x300
  4318a8:	add	x4, x4, #0xf30
  4318ac:	mov	v0.16b, v1.16b
  4318b0:	add	x1, x1, #0x540
  4318b4:	add	x0, x0, #0xf78
  4318b8:	mov	w6, #0x69                  	// #105
  4318bc:	mov	w2, #0xc4a                 	// #3146
  4318c0:	bl	431168 <ferror@plt+0x2d1d8>
  4318c4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  4318c8:	ldr	x0, [x0, #3952]
  4318cc:	str	x0, [sp, #48]
  4318d0:	b	4317b8 <ferror@plt+0x2d828>
  4318d4:	add	x0, sp, #0x30
  4318d8:	bl	40bc00 <ferror@plt+0x7c70>
  4318dc:	ldp	x29, x30, [sp], #352
  4318e0:	ret
  4318e4:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4318e8:	add	x3, x3, #0x58
  4318ec:	adrp	x1, 452000 <ferror@plt+0x4e070>
  4318f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4318f4:	add	x3, x3, #0x240
  4318f8:	add	x1, x1, #0x540
  4318fc:	add	x0, x0, #0xf78
  431900:	mov	x4, #0x0                   	// #0
  431904:	mov	w2, #0xc3f                 	// #3135
  431908:	bl	430e98 <ferror@plt+0x2cf08>
  43190c:	nop
  431910:	stp	x29, x30, [sp, #-16]!
  431914:	adrp	x1, 4ac000 <ferror@plt+0xa8070>
  431918:	mov	x29, sp
  43191c:	ldr	w1, [x1, #2040]
  431920:	cbnz	w1, 431950 <ferror@plt+0x2d9c0>
  431924:	adrp	x3, 453000 <ferror@plt+0x4f070>
  431928:	add	x3, x3, #0x58
  43192c:	adrp	x4, 452000 <ferror@plt+0x4e070>
  431930:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431934:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431938:	add	x3, x3, #0x260
  43193c:	add	x4, x4, #0xf18
  431940:	add	x1, x1, #0x540
  431944:	add	x0, x0, #0xf78
  431948:	mov	w2, #0xcaa                 	// #3242
  43194c:	bl	430e98 <ferror@plt+0x2cf08>
  431950:	cbz	w0, 43196c <ferror@plt+0x2d9dc>
  431954:	cmp	w0, #0x1
  431958:	b.ne	43197c <ferror@plt+0x2d9ec>  // b.any
  43195c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  431960:	ldp	x29, x30, [sp], #16
  431964:	ldr	x0, [x0, #3960]
  431968:	ret
  43196c:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  431970:	ldp	x29, x30, [sp], #16
  431974:	ldr	x0, [x0, #3952]
  431978:	ret
  43197c:	adrp	x3, 453000 <ferror@plt+0x4f070>
  431980:	add	x3, x3, #0x58
  431984:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431988:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43198c:	add	x3, x3, #0x260
  431990:	add	x1, x1, #0x540
  431994:	add	x0, x0, #0xf78
  431998:	mov	x4, #0x0                   	// #0
  43199c:	mov	w2, #0xcb1                 	// #3249
  4319a0:	bl	430e98 <ferror@plt+0x2cf08>
  4319a4:	nop
  4319a8:	stp	x29, x30, [sp, #-368]!
  4319ac:	adrp	x8, 4ac000 <ferror@plt+0xa8070>
  4319b0:	mov	x29, sp
  4319b4:	ldr	w8, [x8, #2040]
  4319b8:	stp	x19, x20, [sp, #16]
  4319bc:	str	q0, [sp, #192]
  4319c0:	str	q1, [sp, #208]
  4319c4:	str	q2, [sp, #224]
  4319c8:	str	q3, [sp, #240]
  4319cc:	str	q4, [sp, #256]
  4319d0:	str	q5, [sp, #272]
  4319d4:	str	q6, [sp, #288]
  4319d8:	str	q7, [sp, #304]
  4319dc:	stp	x2, x3, [sp, #320]
  4319e0:	stp	x4, x5, [sp, #336]
  4319e4:	stp	x6, x7, [sp, #352]
  4319e8:	cbnz	w8, 431a18 <ferror@plt+0x2da88>
  4319ec:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4319f0:	add	x3, x3, #0x58
  4319f4:	adrp	x4, 452000 <ferror@plt+0x4e070>
  4319f8:	adrp	x1, 452000 <ferror@plt+0x4e070>
  4319fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431a00:	add	x3, x3, #0x270
  431a04:	add	x4, x4, #0xf18
  431a08:	add	x1, x1, #0x540
  431a0c:	add	x0, x0, #0xf78
  431a10:	mov	w2, #0xcd4                 	// #3284
  431a14:	bl	430e98 <ferror@plt+0x2cf08>
  431a18:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  431a1c:	add	x19, x19, #0xe90
  431a20:	ldr	x2, [x19, #240]
  431a24:	cbz	x2, 431bc0 <ferror@plt+0x2dc30>
  431a28:	add	x4, sp, #0x140
  431a2c:	add	x5, sp, #0x170
  431a30:	mov	w3, #0xffffffd0            	// #-48
  431a34:	mov	w2, #0xffffff80            	// #-128
  431a38:	stp	x5, x5, [sp, #32]
  431a3c:	str	x4, [sp, #48]
  431a40:	stp	w3, w2, [sp, #56]
  431a44:	cbz	w0, 431b64 <ferror@plt+0x2dbd4>
  431a48:	cmp	w0, #0x1
  431a4c:	b.ne	431bdc <ferror@plt+0x2dc4c>  // b.any
  431a50:	ldr	x0, [x19, #232]
  431a54:	str	x0, [sp, #64]
  431a58:	ldr	x0, [sp, #320]
  431a5c:	stp	x1, x0, [sp, #72]
  431a60:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431a64:	ldr	x0, [sp, #328]
  431a68:	str	x0, [sp, #88]
  431a6c:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431a70:	ldr	x0, [sp, #336]
  431a74:	str	x0, [sp, #96]
  431a78:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431a7c:	ldr	x0, [sp, #344]
  431a80:	str	x0, [sp, #104]
  431a84:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431a88:	ldr	x0, [sp, #352]
  431a8c:	str	x0, [sp, #112]
  431a90:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431a94:	ldr	x0, [sp, #360]
  431a98:	str	x0, [sp, #120]
  431a9c:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431aa0:	ldr	x1, [sp, #368]
  431aa4:	str	x1, [sp, #128]
  431aa8:	add	x0, sp, #0x178
  431aac:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431ab0:	ldr	x1, [x0]
  431ab4:	str	x1, [sp, #136]
  431ab8:	add	x0, x0, #0x8
  431abc:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431ac0:	ldr	x1, [x0]
  431ac4:	str	x1, [sp, #144]
  431ac8:	add	x0, x0, #0x8
  431acc:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431ad0:	ldr	x1, [x0]
  431ad4:	str	x1, [sp, #152]
  431ad8:	add	x0, x0, #0x8
  431adc:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431ae0:	ldr	x1, [x0]
  431ae4:	str	x1, [sp, #160]
  431ae8:	add	x0, x0, #0x8
  431aec:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431af0:	ldr	x1, [x0]
  431af4:	str	x1, [sp, #168]
  431af8:	add	x0, x0, #0x8
  431afc:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431b00:	ldr	x1, [x0]
  431b04:	str	x1, [sp, #176]
  431b08:	add	x0, x0, #0x8
  431b0c:	cbz	x1, 431b70 <ferror@plt+0x2dbe0>
  431b10:	ldr	x0, [x0]
  431b14:	str	x0, [sp, #184]
  431b18:	cbz	x0, 431b70 <ferror@plt+0x2dbe0>
  431b1c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  431b20:	add	x0, x0, #0x40
  431b24:	adrp	x3, 453000 <ferror@plt+0x4f070>
  431b28:	add	x3, x3, #0x58
  431b2c:	adrp	x5, 44c000 <ferror@plt+0x48070>
  431b30:	adrp	x4, 452000 <ferror@plt+0x4e070>
  431b34:	ldr	q1, [x0]
  431b38:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431b3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431b40:	add	x3, x3, #0x240
  431b44:	add	x5, x5, #0x300
  431b48:	add	x4, x4, #0xf30
  431b4c:	mov	v0.16b, v1.16b
  431b50:	add	x1, x1, #0x540
  431b54:	add	x0, x0, #0xf78
  431b58:	mov	w6, #0x69                  	// #105
  431b5c:	mov	w2, #0xc4a                 	// #3146
  431b60:	bl	431168 <ferror@plt+0x2d1d8>
  431b64:	ldr	x0, [x19, #224]
  431b68:	str	x0, [sp, #64]
  431b6c:	b	431a58 <ferror@plt+0x2dac8>
  431b70:	add	x0, sp, #0x40
  431b74:	bl	40bc00 <ferror@plt+0x7c70>
  431b78:	mov	x20, x0
  431b7c:	mov	x0, #0x0                   	// #0
  431b80:	mov	x1, x20
  431b84:	bl	427148 <ferror@plt+0x231b8>
  431b88:	ldr	x2, [x19, #240]
  431b8c:	ldr	x3, [x2]
  431b90:	str	x3, [x0, #8]
  431b94:	ldxr	x4, [x2]
  431b98:	cmp	x4, x3
  431b9c:	b.ne	431ba8 <ferror@plt+0x2dc18>  // b.any
  431ba0:	stlxr	w1, x0, [x2]
  431ba4:	cbnz	w1, 431b94 <ferror@plt+0x2dc04>
  431ba8:	dmb	ish
  431bac:	b.ne	431b88 <ferror@plt+0x2dbf8>  // b.any
  431bb0:	mov	x0, x20
  431bb4:	ldp	x19, x20, [sp, #16]
  431bb8:	ldp	x29, x30, [sp], #368
  431bbc:	ret
  431bc0:	adrp	x2, 452000 <ferror@plt+0x4e070>
  431bc4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431bc8:	add	x2, x2, #0xf60
  431bcc:	add	x0, x0, #0xf78
  431bd0:	mov	w1, #0x4                   	// #4
  431bd4:	bl	4199b8 <ferror@plt+0x15a28>
  431bd8:	b	431bd8 <ferror@plt+0x2dc48>
  431bdc:	adrp	x3, 453000 <ferror@plt+0x4f070>
  431be0:	add	x3, x3, #0x58
  431be4:	adrp	x1, 452000 <ferror@plt+0x4e070>
  431be8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431bec:	add	x3, x3, #0x240
  431bf0:	add	x1, x1, #0x540
  431bf4:	add	x0, x0, #0xf78
  431bf8:	mov	x4, #0x0                   	// #0
  431bfc:	mov	w2, #0xc3f                 	// #3135
  431c00:	bl	430e98 <ferror@plt+0x2cf08>
  431c04:	nop
  431c08:	stp	x29, x30, [sp, #-32]!
  431c0c:	mov	x29, sp
  431c10:	stp	x19, x20, [sp, #16]
  431c14:	cbz	x0, 431c7c <ferror@plt+0x2dcec>
  431c18:	mov	x1, x0
  431c1c:	mov	x19, x0
  431c20:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  431c24:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  431c28:	add	x20, x20, #0xf90
  431c2c:	add	x0, x0, #0x830
  431c30:	bl	43c758 <ferror@plt+0x387c8>
  431c34:	mov	x0, x20
  431c38:	bl	43b8c0 <ferror@plt+0x37930>
  431c3c:	mov	x0, x20
  431c40:	bl	43b990 <ferror@plt+0x37a00>
  431c44:	ldr	x0, [x19, #32]
  431c48:	cbz	x0, 431c5c <ferror@plt+0x2dccc>
  431c4c:	bl	43cc50 <ferror@plt+0x38cc0>
  431c50:	ldr	x0, [x19, #32]
  431c54:	bl	417d40 <ferror@plt+0x13db0>
  431c58:	str	xzr, [x19, #32]
  431c5c:	ldp	x1, x0, [x19]
  431c60:	blr	x1
  431c64:	mov	x1, x0
  431c68:	str	x1, [x19, #40]
  431c6c:	mov	x0, #0x0                   	// #0
  431c70:	ldp	x19, x20, [sp, #16]
  431c74:	ldp	x29, x30, [sp], #32
  431c78:	ret
  431c7c:	adrp	x4, 453000 <ferror@plt+0x4f070>
  431c80:	adrp	x3, 453000 <ferror@plt+0x4f070>
  431c84:	adrp	x1, 453000 <ferror@plt+0x4f070>
  431c88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431c8c:	add	x4, x4, #0x2e8
  431c90:	add	x3, x3, #0x3e8
  431c94:	add	x1, x1, #0x2f0
  431c98:	add	x0, x0, #0xf78
  431c9c:	mov	w2, #0x30c                 	// #780
  431ca0:	bl	430e98 <ferror@plt+0x2cf08>
  431ca4:	nop
  431ca8:	mov	x1, x0
  431cac:	add	x2, x0, #0x18
  431cb0:	ldxr	w3, [x2]
  431cb4:	sub	w4, w3, #0x1
  431cb8:	stlxr	w5, w4, [x2]
  431cbc:	cbnz	w5, 431cb0 <ferror@plt+0x2dd20>
  431cc0:	dmb	ish
  431cc4:	cmp	w3, #0x1
  431cc8:	b.eq	431cd0 <ferror@plt+0x2dd40>  // b.none
  431ccc:	ret
  431cd0:	ldr	w2, [x1, #28]
  431cd4:	cbz	w2, 431cdc <ferror@plt+0x2dd4c>
  431cd8:	b	43c818 <ferror@plt+0x38888>
  431cdc:	mov	x0, #0x30                  	// #48
  431ce0:	b	426730 <ferror@plt+0x227a0>
  431ce4:	nop
  431ce8:	stp	x29, x30, [sp, #-32]!
  431cec:	mov	x29, sp
  431cf0:	str	x19, [sp, #16]
  431cf4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  431cf8:	add	x19, x19, #0xf90
  431cfc:	ldr	w0, [x19, #8]
  431d00:	cbnz	w0, 431d14 <ferror@plt+0x2dd84>
  431d04:	adrp	x0, 453000 <ferror@plt+0x4f070>
  431d08:	add	x0, x0, #0x300
  431d0c:	bl	421a88 <ferror@plt+0x1daf8>
  431d10:	str	w0, [x19, #8]
  431d14:	ldr	x19, [sp, #16]
  431d18:	ldp	x29, x30, [sp], #32
  431d1c:	ret
  431d20:	stp	x29, x30, [sp, #-64]!
  431d24:	mov	x29, sp
  431d28:	stp	x19, x20, [sp, #16]
  431d2c:	mov	x19, x0
  431d30:	stp	x21, x22, [sp, #32]
  431d34:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  431d38:	add	x22, x22, #0xf90
  431d3c:	add	x20, x22, #0x10
  431d40:	stp	x23, x24, [sp, #48]
  431d44:	mov	x0, x20
  431d48:	mov	x23, x1
  431d4c:	mov	x24, x2
  431d50:	bl	43b8c0 <ferror@plt+0x37930>
  431d54:	ldr	w0, [x19]
  431d58:	cmp	w0, #0x1
  431d5c:	b.ne	431d80 <ferror@plt+0x2ddf0>  // b.any
  431d60:	add	x21, x22, #0x18
  431d64:	nop
  431d68:	mov	x1, x20
  431d6c:	mov	x0, x21
  431d70:	bl	43c250 <ferror@plt+0x382c0>
  431d74:	ldr	w3, [x19]
  431d78:	cmp	w3, #0x1
  431d7c:	b.eq	431d68 <ferror@plt+0x2ddd8>  // b.none
  431d80:	ldr	w0, [x19]
  431d84:	cmp	w0, #0x2
  431d88:	b.eq	431dc8 <ferror@plt+0x2de38>  // b.none
  431d8c:	mov	w0, #0x1                   	// #1
  431d90:	str	w0, [x19]
  431d94:	add	x20, x22, #0x10
  431d98:	mov	x0, x20
  431d9c:	bl	43b990 <ferror@plt+0x37a00>
  431da0:	mov	x0, x24
  431da4:	blr	x23
  431da8:	mov	x1, x0
  431dac:	str	x1, [x19, #8]
  431db0:	mov	x0, x20
  431db4:	bl	43b8c0 <ferror@plt+0x37930>
  431db8:	mov	w0, #0x2                   	// #2
  431dbc:	str	w0, [x19]
  431dc0:	add	x0, x22, #0x18
  431dc4:	bl	43c488 <ferror@plt+0x384f8>
  431dc8:	add	x0, x22, #0x10
  431dcc:	bl	43b990 <ferror@plt+0x37a00>
  431dd0:	ldr	x0, [x19, #8]
  431dd4:	ldp	x19, x20, [sp, #16]
  431dd8:	ldp	x21, x22, [sp, #32]
  431ddc:	ldp	x23, x24, [sp, #48]
  431de0:	ldp	x29, x30, [sp], #64
  431de4:	ret
  431de8:	stp	x29, x30, [sp, #-48]!
  431dec:	mov	x29, sp
  431df0:	stp	x19, x20, [sp, #16]
  431df4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  431df8:	add	x19, x19, #0xf90
  431dfc:	stp	x21, x22, [sp, #32]
  431e00:	add	x21, x19, #0x10
  431e04:	mov	x20, x0
  431e08:	mov	x0, x21
  431e0c:	bl	43b8c0 <ferror@plt+0x37930>
  431e10:	dmb	ish
  431e14:	ldr	x0, [x20]
  431e18:	cbz	x0, 431e3c <ferror@plt+0x2deac>
  431e1c:	mov	w20, #0x0                   	// #0
  431e20:	add	x0, x19, #0x10
  431e24:	bl	43b990 <ferror@plt+0x37a00>
  431e28:	mov	w0, w20
  431e2c:	ldp	x19, x20, [sp, #16]
  431e30:	ldp	x21, x22, [sp, #32]
  431e34:	ldp	x29, x30, [sp], #48
  431e38:	ret
  431e3c:	ldr	x0, [x19, #40]
  431e40:	mov	x1, x20
  431e44:	add	x22, x19, #0x18
  431e48:	bl	427718 <ferror@plt+0x23788>
  431e4c:	cbz	x0, 431e70 <ferror@plt+0x2dee0>
  431e50:	mov	x1, x21
  431e54:	mov	x0, x22
  431e58:	bl	43c250 <ferror@plt+0x382c0>
  431e5c:	ldr	x0, [x19, #40]
  431e60:	mov	x1, x20
  431e64:	bl	427718 <ferror@plt+0x23788>
  431e68:	cbnz	x0, 431e50 <ferror@plt+0x2dec0>
  431e6c:	b	431e1c <ferror@plt+0x2de8c>
  431e70:	ldr	x0, [x19, #40]
  431e74:	mov	x1, x20
  431e78:	mov	w20, #0x1                   	// #1
  431e7c:	bl	427148 <ferror@plt+0x231b8>
  431e80:	str	x0, [x19, #40]
  431e84:	b	431e20 <ferror@plt+0x2de90>
  431e88:	stp	x29, x30, [sp, #-48]!
  431e8c:	mov	x29, sp
  431e90:	stp	x19, x20, [sp, #16]
  431e94:	mov	x20, x0
  431e98:	dmb	ish
  431e9c:	ldr	x0, [x0]
  431ea0:	cbz	x0, 431ecc <ferror@plt+0x2df3c>
  431ea4:	ldp	x19, x20, [sp, #16]
  431ea8:	adrp	x1, 453000 <ferror@plt+0x4f070>
  431eac:	ldp	x29, x30, [sp], #48
  431eb0:	add	x1, x1, #0x3e8
  431eb4:	add	x1, x1, #0x10
  431eb8:	adrp	x2, 453000 <ferror@plt+0x4f070>
  431ebc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431ec0:	add	x2, x2, #0x310
  431ec4:	add	x0, x0, #0xf78
  431ec8:	b	419d28 <ferror@plt+0x15d98>
  431ecc:	cbz	x1, 431f28 <ferror@plt+0x2df98>
  431ed0:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  431ed4:	add	x19, x19, #0xf90
  431ed8:	ldr	x0, [x19, #40]
  431edc:	cbz	x0, 431f50 <ferror@plt+0x2dfc0>
  431ee0:	str	x21, [sp, #32]
  431ee4:	str	x1, [x20]
  431ee8:	dmb	ish
  431eec:	add	x21, x19, #0x10
  431ef0:	mov	x0, x21
  431ef4:	bl	43b8c0 <ferror@plt+0x37930>
  431ef8:	ldr	x0, [x19, #40]
  431efc:	mov	x1, x20
  431f00:	bl	427388 <ferror@plt+0x233f8>
  431f04:	mov	x1, x0
  431f08:	add	x0, x19, #0x18
  431f0c:	str	x1, [x19, #40]
  431f10:	bl	43c488 <ferror@plt+0x384f8>
  431f14:	mov	x0, x21
  431f18:	ldp	x19, x20, [sp, #16]
  431f1c:	ldr	x21, [sp, #32]
  431f20:	ldp	x29, x30, [sp], #48
  431f24:	b	43b990 <ferror@plt+0x37a00>
  431f28:	ldp	x19, x20, [sp, #16]
  431f2c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  431f30:	ldp	x29, x30, [sp], #48
  431f34:	add	x1, x1, #0x3e8
  431f38:	add	x1, x1, #0x10
  431f3c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  431f40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431f44:	add	x2, x2, #0x340
  431f48:	add	x0, x0, #0xf78
  431f4c:	b	419d28 <ferror@plt+0x15d98>
  431f50:	ldp	x19, x20, [sp, #16]
  431f54:	adrp	x1, 453000 <ferror@plt+0x4f070>
  431f58:	ldp	x29, x30, [sp], #48
  431f5c:	add	x1, x1, #0x3e8
  431f60:	add	x1, x1, #0x10
  431f64:	adrp	x2, 453000 <ferror@plt+0x4f070>
  431f68:	adrp	x0, 44d000 <ferror@plt+0x49070>
  431f6c:	add	x2, x2, #0x350
  431f70:	add	x0, x0, #0xf78
  431f74:	b	419d28 <ferror@plt+0x15d98>
  431f78:	add	x1, x0, #0x18
  431f7c:	ldxr	w2, [x1]
  431f80:	add	w2, w2, #0x1
  431f84:	stlxr	w3, w2, [x1]
  431f88:	cbnz	w3, 431f7c <ferror@plt+0x2dfec>
  431f8c:	dmb	ish
  431f90:	ret
  431f94:	nop
  431f98:	mov	x1, x0
  431f9c:	add	x2, x0, #0x18
  431fa0:	ldxr	w3, [x2]
  431fa4:	sub	w4, w3, #0x1
  431fa8:	stlxr	w5, w4, [x2]
  431fac:	cbnz	w5, 431fa0 <ferror@plt+0x2e010>
  431fb0:	dmb	ish
  431fb4:	cmp	w3, #0x1
  431fb8:	b.eq	431fc0 <ferror@plt+0x2e030>  // b.none
  431fbc:	ret
  431fc0:	ldr	w2, [x1, #28]
  431fc4:	cbz	w2, 431fcc <ferror@plt+0x2e03c>
  431fc8:	b	43c818 <ferror@plt+0x38888>
  431fcc:	mov	x0, #0x30                  	// #48
  431fd0:	b	426730 <ferror@plt+0x227a0>
  431fd4:	nop
  431fd8:	stp	x29, x30, [sp, #-80]!
  431fdc:	mov	x29, sp
  431fe0:	stp	x19, x20, [sp, #16]
  431fe4:	stp	x21, x22, [sp, #32]
  431fe8:	mov	x21, x0
  431fec:	str	x23, [sp, #48]
  431ff0:	str	xzr, [sp, #72]
  431ff4:	cbz	x1, 432070 <ferror@plt+0x2e0e0>
  431ff8:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  431ffc:	add	x20, x20, #0xf90
  432000:	mov	x22, x1
  432004:	mov	x23, x2
  432008:	mov	x0, x20
  43200c:	bl	43b8c0 <ferror@plt+0x37930>
  432010:	add	x2, sp, #0x48
  432014:	adrp	x0, 431000 <ferror@plt+0x2d070>
  432018:	mov	x1, #0x0                   	// #0
  43201c:	add	x0, x0, #0xc08
  432020:	bl	43c868 <ferror@plt+0x388d8>
  432024:	mov	x19, x0
  432028:	cbz	x0, 4320c4 <ferror@plt+0x2e134>
  43202c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  432030:	mov	w1, #0x1                   	// #1
  432034:	stp	x22, x23, [x19]
  432038:	ldr	d0, [x0, #992]
  43203c:	str	w1, [x19, #16]
  432040:	mov	x0, x21
  432044:	str	d0, [x19, #24]
  432048:	bl	427a88 <ferror@plt+0x23af8>
  43204c:	str	x0, [x19, #32]
  432050:	mov	x0, x20
  432054:	bl	43b990 <ferror@plt+0x37a00>
  432058:	mov	x0, x19
  43205c:	ldp	x19, x20, [sp, #16]
  432060:	ldp	x21, x22, [sp, #32]
  432064:	ldr	x23, [sp, #48]
  432068:	ldp	x29, x30, [sp], #80
  43206c:	ret
  432070:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432074:	adrp	x19, 44d000 <ferror@plt+0x49070>
  432078:	add	x1, x1, #0x3e8
  43207c:	add	x19, x19, #0xf78
  432080:	adrp	x2, 450000 <ferror@plt+0x4c070>
  432084:	add	x1, x1, #0x28
  432088:	mov	x0, x19
  43208c:	add	x2, x2, #0xd90
  432090:	bl	419d28 <ferror@plt+0x15d98>
  432094:	ldr	x1, [sp, #72]
  432098:	cmp	x21, #0x0
  43209c:	adrp	x3, 44b000 <ferror@plt+0x47070>
  4320a0:	add	x3, x3, #0xc80
  4320a4:	adrp	x2, 453000 <ferror@plt+0x4f070>
  4320a8:	mov	x0, x19
  4320ac:	ldr	x4, [x1, #8]
  4320b0:	csel	x3, x3, x21, eq  // eq = none
  4320b4:	add	x2, x2, #0x370
  4320b8:	mov	w1, #0x4                   	// #4
  4320bc:	bl	4199b8 <ferror@plt+0x15a28>
  4320c0:	b	4320c0 <ferror@plt+0x2e130>
  4320c4:	mov	x0, x20
  4320c8:	adrp	x19, 44d000 <ferror@plt+0x49070>
  4320cc:	bl	43b990 <ferror@plt+0x37a00>
  4320d0:	add	x19, x19, #0xf78
  4320d4:	b	432094 <ferror@plt+0x2e104>
  4320d8:	stp	x29, x30, [sp, #-64]!
  4320dc:	mov	x29, sp
  4320e0:	stp	x19, x20, [sp, #16]
  4320e4:	cbz	x1, 432170 <ferror@plt+0x2e1e0>
  4320e8:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4320ec:	add	x20, x20, #0xf90
  4320f0:	mov	x19, x3
  4320f4:	stp	x21, x22, [sp, #32]
  4320f8:	mov	x21, x1
  4320fc:	mov	x22, x0
  432100:	mov	x0, x20
  432104:	str	x23, [sp, #48]
  432108:	mov	x23, x2
  43210c:	bl	43b8c0 <ferror@plt+0x37930>
  432110:	mov	x2, x19
  432114:	adrp	x0, 431000 <ferror@plt+0x2d070>
  432118:	mov	x1, #0x0                   	// #0
  43211c:	add	x0, x0, #0xc08
  432120:	bl	43c868 <ferror@plt+0x388d8>
  432124:	mov	x19, x0
  432128:	cbz	x0, 432150 <ferror@plt+0x2e1c0>
  43212c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  432130:	mov	w1, #0x1                   	// #1
  432134:	stp	x21, x23, [x19]
  432138:	ldr	d0, [x0, #992]
  43213c:	str	w1, [x19, #16]
  432140:	mov	x0, x22
  432144:	str	d0, [x19, #24]
  432148:	bl	427a88 <ferror@plt+0x23af8>
  43214c:	str	x0, [x19, #32]
  432150:	mov	x0, x20
  432154:	bl	43b990 <ferror@plt+0x37a00>
  432158:	mov	x0, x19
  43215c:	ldp	x19, x20, [sp, #16]
  432160:	ldp	x21, x22, [sp, #32]
  432164:	ldr	x23, [sp, #48]
  432168:	ldp	x29, x30, [sp], #64
  43216c:	ret
  432170:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432174:	add	x1, x1, #0x3e8
  432178:	add	x1, x1, #0x28
  43217c:	mov	x19, #0x0                   	// #0
  432180:	adrp	x2, 450000 <ferror@plt+0x4c070>
  432184:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432188:	add	x2, x2, #0xd90
  43218c:	add	x0, x0, #0xf78
  432190:	bl	419d28 <ferror@plt+0x15d98>
  432194:	mov	x0, x19
  432198:	ldp	x19, x20, [sp, #16]
  43219c:	ldp	x29, x30, [sp], #64
  4321a0:	ret
  4321a4:	nop
  4321a8:	stp	x29, x30, [sp, #-80]!
  4321ac:	mov	x29, sp
  4321b0:	stp	x19, x20, [sp, #16]
  4321b4:	cbz	x2, 43224c <ferror@plt+0x2e2bc>
  4321b8:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  4321bc:	add	x20, x20, #0xf90
  4321c0:	mov	x19, x1
  4321c4:	stp	x21, x22, [sp, #32]
  4321c8:	mov	x22, x4
  4321cc:	mov	x21, x2
  4321d0:	stp	x23, x24, [sp, #48]
  4321d4:	mov	x24, x5
  4321d8:	mov	x23, x3
  4321dc:	str	x25, [sp, #64]
  4321e0:	mov	x25, x0
  4321e4:	mov	x0, x20
  4321e8:	bl	43b8c0 <ferror@plt+0x37930>
  4321ec:	mov	x0, x19
  4321f0:	mov	x2, x24
  4321f4:	mov	x1, x22
  4321f8:	bl	43c868 <ferror@plt+0x388d8>
  4321fc:	mov	x19, x0
  432200:	cbz	x0, 432228 <ferror@plt+0x2e298>
  432204:	adrp	x0, 453000 <ferror@plt+0x4f070>
  432208:	mov	w1, #0x1                   	// #1
  43220c:	stp	x21, x23, [x19]
  432210:	ldr	d0, [x0, #992]
  432214:	str	w1, [x19, #16]
  432218:	mov	x0, x25
  43221c:	str	d0, [x19, #24]
  432220:	bl	427a88 <ferror@plt+0x23af8>
  432224:	str	x0, [x19, #32]
  432228:	mov	x0, x20
  43222c:	bl	43b990 <ferror@plt+0x37a00>
  432230:	mov	x0, x19
  432234:	ldp	x19, x20, [sp, #16]
  432238:	ldp	x21, x22, [sp, #32]
  43223c:	ldp	x23, x24, [sp, #48]
  432240:	ldr	x25, [sp, #64]
  432244:	ldp	x29, x30, [sp], #80
  432248:	ret
  43224c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432250:	add	x1, x1, #0x3e8
  432254:	add	x1, x1, #0x28
  432258:	mov	x19, #0x0                   	// #0
  43225c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  432260:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432264:	add	x2, x2, #0xd90
  432268:	add	x0, x0, #0xf78
  43226c:	bl	419d28 <ferror@plt+0x15d98>
  432270:	mov	x0, x19
  432274:	ldp	x19, x20, [sp, #16]
  432278:	ldp	x29, x30, [sp], #80
  43227c:	ret
  432280:	stp	x29, x30, [sp, #-48]!
  432284:	mov	x29, sp
  432288:	stp	x19, x20, [sp, #16]
  43228c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  432290:	add	x19, x19, #0x830
  432294:	mov	x20, x0
  432298:	mov	x0, x19
  43229c:	str	x21, [sp, #32]
  4322a0:	bl	43c728 <ferror@plt+0x38798>
  4322a4:	mov	x21, x0
  4322a8:	cbz	x0, 4322e4 <ferror@plt+0x2e354>
  4322ac:	ldr	w0, [x21, #28]
  4322b0:	cbnz	w0, 4322d0 <ferror@plt+0x2e340>
  4322b4:	adrp	x2, 453000 <ferror@plt+0x4f070>
  4322b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4322bc:	add	x2, x2, #0x390
  4322c0:	add	x0, x0, #0xf78
  4322c4:	mov	w1, #0x4                   	// #4
  4322c8:	bl	4199b8 <ferror@plt+0x15a28>
  4322cc:	b	4322cc <ferror@plt+0x2e33c>
  4322d0:	str	x20, [x21, #40]
  4322d4:	ldp	x19, x20, [sp, #16]
  4322d8:	ldr	x21, [sp, #32]
  4322dc:	ldp	x29, x30, [sp], #48
  4322e0:	b	43cc40 <ferror@plt+0x38cb0>
  4322e4:	mov	x0, #0x30                  	// #48
  4322e8:	bl	4266b0 <ferror@plt+0x22720>
  4322ec:	mov	x21, x0
  4322f0:	mov	w2, #0x1                   	// #1
  4322f4:	mov	x0, x19
  4322f8:	mov	x1, x21
  4322fc:	str	w2, [x21, #24]
  432300:	bl	43c758 <ferror@plt+0x387c8>
  432304:	b	4322ac <ferror@plt+0x2e31c>
  432308:	stp	x29, x30, [sp, #-32]!
  43230c:	mov	x29, sp
  432310:	stp	x19, x20, [sp, #16]
  432314:	cbz	x0, 432394 <ferror@plt+0x2e404>
  432318:	ldr	w1, [x0, #28]
  43231c:	mov	x19, x0
  432320:	cbz	w1, 432360 <ferror@plt+0x2e3d0>
  432324:	bl	43ca78 <ferror@plt+0x38ae8>
  432328:	str	wzr, [x19, #16]
  43232c:	ldr	x20, [x19, #40]
  432330:	add	x0, x19, #0x18
  432334:	ldxr	w1, [x0]
  432338:	sub	w2, w1, #0x1
  43233c:	stlxr	w3, w2, [x0]
  432340:	cbnz	w3, 432334 <ferror@plt+0x2e3a4>
  432344:	dmb	ish
  432348:	cmp	w1, #0x1
  43234c:	b.eq	4323c8 <ferror@plt+0x2e438>  // b.none
  432350:	mov	x0, x20
  432354:	ldp	x19, x20, [sp, #16]
  432358:	ldp	x29, x30, [sp], #32
  43235c:	ret
  432360:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432364:	add	x1, x1, #0x3e8
  432368:	add	x1, x1, #0x40
  43236c:	mov	x20, #0x0                   	// #0
  432370:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432374:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432378:	add	x2, x2, #0x3d0
  43237c:	add	x0, x0, #0xf78
  432380:	bl	419d28 <ferror@plt+0x15d98>
  432384:	mov	x0, x20
  432388:	ldp	x19, x20, [sp, #16]
  43238c:	ldp	x29, x30, [sp], #32
  432390:	ret
  432394:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432398:	add	x1, x1, #0x3e8
  43239c:	add	x1, x1, #0x40
  4323a0:	mov	x20, #0x0                   	// #0
  4323a4:	adrp	x2, 453000 <ferror@plt+0x4f070>
  4323a8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4323ac:	add	x2, x2, #0x3c8
  4323b0:	add	x0, x0, #0xf78
  4323b4:	bl	419d28 <ferror@plt+0x15d98>
  4323b8:	mov	x0, x20
  4323bc:	ldp	x19, x20, [sp, #16]
  4323c0:	ldp	x29, x30, [sp], #32
  4323c4:	ret
  4323c8:	ldr	w0, [x19, #28]
  4323cc:	cbz	w0, 4323e8 <ferror@plt+0x2e458>
  4323d0:	mov	x0, x19
  4323d4:	bl	43c818 <ferror@plt+0x38888>
  4323d8:	mov	x0, x20
  4323dc:	ldp	x19, x20, [sp, #16]
  4323e0:	ldp	x29, x30, [sp], #32
  4323e4:	ret
  4323e8:	mov	x1, x19
  4323ec:	mov	x0, #0x30                  	// #48
  4323f0:	bl	426730 <ferror@plt+0x227a0>
  4323f4:	mov	x0, x20
  4323f8:	ldp	x19, x20, [sp, #16]
  4323fc:	ldp	x29, x30, [sp], #32
  432400:	ret
  432404:	nop
  432408:	stp	x29, x30, [sp, #-32]!
  43240c:	mov	x29, sp
  432410:	stp	x19, x20, [sp, #16]
  432414:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  432418:	add	x20, x20, #0x830
  43241c:	mov	x0, x20
  432420:	bl	43c728 <ferror@plt+0x38798>
  432424:	mov	x19, x0
  432428:	cbz	x0, 43243c <ferror@plt+0x2e4ac>
  43242c:	mov	x0, x19
  432430:	ldp	x19, x20, [sp, #16]
  432434:	ldp	x29, x30, [sp], #32
  432438:	ret
  43243c:	mov	x0, #0x30                  	// #48
  432440:	bl	4266b0 <ferror@plt+0x22720>
  432444:	mov	x19, x0
  432448:	mov	w2, #0x1                   	// #1
  43244c:	mov	x0, x20
  432450:	mov	x1, x19
  432454:	str	w2, [x19, #24]
  432458:	bl	43c758 <ferror@plt+0x387c8>
  43245c:	mov	x0, x19
  432460:	ldp	x19, x20, [sp, #16]
  432464:	ldp	x29, x30, [sp], #32
  432468:	ret
  43246c:	nop
  432470:	stp	x29, x30, [sp, #-16]!
  432474:	mov	w0, #0x54                  	// #84
  432478:	mov	x29, sp
  43247c:	bl	403d80 <sysconf@plt>
  432480:	cmp	w0, #0x0
  432484:	csinc	x0, x0, xzr, gt
  432488:	ldp	x29, x30, [sp], #16
  43248c:	ret
  432490:	stp	x29, x30, [sp, #-32]!
  432494:	mov	x0, #0x18                  	// #24
  432498:	mov	x29, sp
  43249c:	str	x19, [sp, #16]
  4324a0:	bl	417c00 <ferror@plt+0x13c70>
  4324a4:	mov	x19, x0
  4324a8:	ldrb	w0, [x0, #16]
  4324ac:	orr	w0, w0, #0x1
  4324b0:	strb	w0, [x19, #16]
  4324b4:	bl	413428 <ferror@plt+0xf498>
  4324b8:	mov	x1, x0
  4324bc:	mov	x0, x19
  4324c0:	str	x1, [x19]
  4324c4:	ldr	x19, [sp, #16]
  4324c8:	ldp	x29, x30, [sp], #32
  4324cc:	ret
  4324d0:	cbz	x0, 4324d8 <ferror@plt+0x2e548>
  4324d4:	b	417d40 <ferror@plt+0x13db0>
  4324d8:	adrp	x2, 453000 <ferror@plt+0x4f070>
  4324dc:	adrp	x1, 453000 <ferror@plt+0x4f070>
  4324e0:	add	x2, x2, #0x438
  4324e4:	add	x1, x1, #0x508
  4324e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4324ec:	add	x0, x0, #0xf78
  4324f0:	b	419d28 <ferror@plt+0x15d98>
  4324f4:	nop
  4324f8:	cbz	x0, 43252c <ferror@plt+0x2e59c>
  4324fc:	stp	x29, x30, [sp, #-32]!
  432500:	mov	x29, sp
  432504:	str	x19, [sp, #16]
  432508:	mov	x19, x0
  43250c:	ldrb	w0, [x0, #16]
  432510:	orr	w0, w0, #0x1
  432514:	strb	w0, [x19, #16]
  432518:	bl	413428 <ferror@plt+0xf498>
  43251c:	str	x0, [x19]
  432520:	ldr	x19, [sp, #16]
  432524:	ldp	x29, x30, [sp], #32
  432528:	ret
  43252c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432530:	add	x1, x1, #0x508
  432534:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432538:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43253c:	add	x1, x1, #0x10
  432540:	add	x2, x2, #0x438
  432544:	add	x0, x0, #0xf78
  432548:	b	419d28 <ferror@plt+0x15d98>
  43254c:	nop
  432550:	cbz	x0, 432584 <ferror@plt+0x2e5f4>
  432554:	stp	x29, x30, [sp, #-32]!
  432558:	mov	x29, sp
  43255c:	str	x19, [sp, #16]
  432560:	mov	x19, x0
  432564:	ldrb	w0, [x0, #16]
  432568:	and	w0, w0, #0xfffffffe
  43256c:	strb	w0, [x19, #16]
  432570:	bl	413428 <ferror@plt+0xf498>
  432574:	str	x0, [x19, #8]
  432578:	ldr	x19, [sp, #16]
  43257c:	ldp	x29, x30, [sp], #32
  432580:	ret
  432584:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432588:	add	x1, x1, #0x508
  43258c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432590:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432594:	add	x1, x1, #0x20
  432598:	add	x2, x2, #0x438
  43259c:	add	x0, x0, #0xf78
  4325a0:	b	419d28 <ferror@plt+0x15d98>
  4325a4:	nop
  4325a8:	cbz	x0, 4325d0 <ferror@plt+0x2e640>
  4325ac:	stp	x29, x30, [sp, #-32]!
  4325b0:	mov	x29, sp
  4325b4:	str	x19, [sp, #16]
  4325b8:	mov	x19, x0
  4325bc:	bl	413428 <ferror@plt+0xf498>
  4325c0:	str	x0, [x19]
  4325c4:	ldr	x19, [sp, #16]
  4325c8:	ldp	x29, x30, [sp], #32
  4325cc:	ret
  4325d0:	adrp	x1, 453000 <ferror@plt+0x4f070>
  4325d4:	add	x1, x1, #0x508
  4325d8:	adrp	x2, 453000 <ferror@plt+0x4f070>
  4325dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4325e0:	add	x1, x1, #0x30
  4325e4:	add	x2, x2, #0x438
  4325e8:	add	x0, x0, #0xf78
  4325ec:	b	419d28 <ferror@plt+0x15d98>
  4325f0:	cbz	x0, 432644 <ferror@plt+0x2e6b4>
  4325f4:	stp	x29, x30, [sp, #-48]!
  4325f8:	mov	x29, sp
  4325fc:	stp	x19, x20, [sp, #16]
  432600:	mov	x19, x0
  432604:	ldrb	w0, [x0, #16]
  432608:	tbnz	w0, #0, 432664 <ferror@plt+0x2e6d4>
  43260c:	ldr	x20, [x19]
  432610:	str	x21, [sp, #32]
  432614:	ldr	x21, [x19, #8]
  432618:	bl	413428 <ferror@plt+0xf498>
  43261c:	ldrb	w1, [x19, #16]
  432620:	sub	x20, x20, x21
  432624:	add	x20, x20, x0
  432628:	orr	w1, w1, #0x1
  43262c:	strb	w1, [x19, #16]
  432630:	ldr	x21, [sp, #32]
  432634:	str	x20, [x19]
  432638:	ldp	x19, x20, [sp, #16]
  43263c:	ldp	x29, x30, [sp], #48
  432640:	ret
  432644:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432648:	add	x1, x1, #0x508
  43264c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432650:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432654:	add	x1, x1, #0x40
  432658:	add	x2, x2, #0x438
  43265c:	add	x0, x0, #0xf78
  432660:	b	419d28 <ferror@plt+0x15d98>
  432664:	ldp	x19, x20, [sp, #16]
  432668:	adrp	x1, 453000 <ferror@plt+0x4f070>
  43266c:	ldp	x29, x30, [sp], #48
  432670:	add	x1, x1, #0x508
  432674:	add	x1, x1, #0x40
  432678:	adrp	x2, 453000 <ferror@plt+0x4f070>
  43267c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432680:	add	x2, x2, #0x448
  432684:	add	x0, x0, #0xf78
  432688:	b	419d28 <ferror@plt+0x15d98>
  43268c:	nop
  432690:	stp	x29, x30, [sp, #-32]!
  432694:	mov	x29, sp
  432698:	cbz	x0, 43270c <ferror@plt+0x2e77c>
  43269c:	stp	x19, x20, [sp, #16]
  4326a0:	mov	x19, x0
  4326a4:	ldrb	w0, [x0, #16]
  4326a8:	mov	x20, x1
  4326ac:	tbnz	w0, #0, 432738 <ferror@plt+0x2e7a8>
  4326b0:	ldr	x2, [x19]
  4326b4:	mov	x1, #0x848000000000        	// #145685290680320
  4326b8:	ldr	x0, [x19, #8]
  4326bc:	movk	x1, #0x412e, lsl #48
  4326c0:	fmov	d1, x1
  4326c4:	sub	x0, x0, x2
  4326c8:	scvtf	d0, x0
  4326cc:	fdiv	d0, d0, d1
  4326d0:	cbz	x20, 432760 <ferror@plt+0x2e7d0>
  4326d4:	mov	x2, #0x34db                	// #13531
  4326d8:	mov	x1, #0x4240                	// #16960
  4326dc:	movk	x2, #0xd7b6, lsl #16
  4326e0:	movk	x1, #0xf, lsl #16
  4326e4:	movk	x2, #0xde82, lsl #32
  4326e8:	movk	x2, #0x431b, lsl #48
  4326ec:	smulh	x2, x0, x2
  4326f0:	asr	x2, x2, #18
  4326f4:	sub	x2, x2, x0, asr #63
  4326f8:	msub	x0, x2, x1, x0
  4326fc:	str	x0, [x20]
  432700:	ldp	x19, x20, [sp, #16]
  432704:	ldp	x29, x30, [sp], #32
  432708:	ret
  43270c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432710:	add	x1, x1, #0x508
  432714:	add	x1, x1, #0x58
  432718:	adrp	x2, 453000 <ferror@plt+0x4f070>
  43271c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432720:	add	x2, x2, #0x438
  432724:	add	x0, x0, #0xf78
  432728:	bl	419d28 <ferror@plt+0x15d98>
  43272c:	movi	d0, #0x0
  432730:	ldp	x29, x30, [sp], #32
  432734:	ret
  432738:	bl	413428 <ferror@plt+0xf498>
  43273c:	str	x0, [x19, #8]
  432740:	ldr	x2, [x19]
  432744:	mov	x1, #0x848000000000        	// #145685290680320
  432748:	movk	x1, #0x412e, lsl #48
  43274c:	fmov	d1, x1
  432750:	sub	x0, x0, x2
  432754:	scvtf	d0, x0
  432758:	fdiv	d0, d0, d1
  43275c:	cbnz	x20, 4326d4 <ferror@plt+0x2e744>
  432760:	ldp	x19, x20, [sp, #16]
  432764:	ldp	x29, x30, [sp], #32
  432768:	ret
  43276c:	nop
  432770:	mov	x1, #0x34db                	// #13531
  432774:	mov	x2, #0x4240                	// #16960
  432778:	movk	x1, #0xd7b6, lsl #16
  43277c:	movk	x2, #0xf, lsl #16
  432780:	movk	x1, #0xde82, lsl #32
  432784:	stp	x29, x30, [sp, #-48]!
  432788:	movk	x1, #0x431b, lsl #48
  43278c:	mov	x29, sp
  432790:	umulh	x1, x0, x1
  432794:	lsr	x1, x1, #18
  432798:	str	x1, [sp, #16]
  43279c:	msub	x0, x1, x2, x0
  4327a0:	lsl	x1, x0, #5
  4327a4:	sub	x1, x1, x0
  4327a8:	add	x0, x0, x1, lsl #2
  4327ac:	lsl	x0, x0, #3
  4327b0:	str	x0, [sp, #24]
  4327b4:	b	4327d0 <ferror@plt+0x2e840>
  4327b8:	bl	403e80 <__errno_location@plt>
  4327bc:	ldr	w0, [x0]
  4327c0:	cmp	w0, #0x4
  4327c4:	b.ne	4327e4 <ferror@plt+0x2e854>  // b.any
  4327c8:	ldp	x0, x1, [sp, #32]
  4327cc:	stp	x0, x1, [sp, #16]
  4327d0:	add	x1, sp, #0x20
  4327d4:	add	x0, sp, #0x10
  4327d8:	bl	403c00 <nanosleep@plt>
  4327dc:	cmn	w0, #0x1
  4327e0:	b.eq	4327b8 <ferror@plt+0x2e828>  // b.none
  4327e4:	ldp	x29, x30, [sp], #48
  4327e8:	ret
  4327ec:	nop
  4327f0:	ldr	x3, [x0, #8]
  4327f4:	mov	x5, #0x423f                	// #16959
  4327f8:	movk	x5, #0xf, lsl #16
  4327fc:	cmp	x3, x5
  432800:	b.ls	432824 <ferror@plt+0x2e894>  // b.plast
  432804:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432808:	add	x1, x1, #0x508
  43280c:	add	x1, x1, #0x68
  432810:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432814:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432818:	add	x2, x2, #0x460
  43281c:	add	x0, x0, #0xf78
  432820:	b	419d28 <ferror@plt+0x15d98>
  432824:	ldr	x4, [x0]
  432828:	tbnz	x1, #63, 432878 <ferror@plt+0x2e8e8>
  43282c:	mov	x2, #0x34db                	// #13531
  432830:	mov	x6, #0x4240                	// #16960
  432834:	movk	x2, #0xd7b6, lsl #16
  432838:	movk	x6, #0xf, lsl #16
  43283c:	movk	x2, #0xde82, lsl #32
  432840:	movk	x2, #0x431b, lsl #48
  432844:	smulh	x2, x1, x2
  432848:	asr	x2, x2, #18
  43284c:	sub	x2, x2, x1, asr #63
  432850:	add	x4, x2, x4
  432854:	msub	x1, x2, x6, x1
  432858:	add	x1, x1, x3
  43285c:	stp	x4, x1, [x0]
  432860:	cmp	x1, x5
  432864:	b.le	432874 <ferror@plt+0x2e8e4>
  432868:	sub	x1, x1, x6
  43286c:	add	x4, x4, #0x1
  432870:	stp	x4, x1, [x0]
  432874:	ret
  432878:	mov	x2, #0x34db                	// #13531
  43287c:	neg	x1, x1
  432880:	movk	x2, #0xd7b6, lsl #16
  432884:	mov	x6, #0x4240                	// #16960
  432888:	movk	x2, #0xde82, lsl #32
  43288c:	movk	x6, #0xf, lsl #16
  432890:	movk	x2, #0x431b, lsl #48
  432894:	asr	x7, x1, #63
  432898:	umulh	x5, x1, x2
  43289c:	smulh	x2, x1, x2
  4328a0:	lsr	x5, x5, #18
  4328a4:	sub	x2, x7, x2, asr #18
  4328a8:	add	x2, x2, x4
  4328ac:	msub	x1, x5, x6, x1
  4328b0:	sub	x1, x3, x1
  4328b4:	stp	x2, x1, [x0]
  4328b8:	tbz	x1, #63, 432874 <ferror@plt+0x2e8e4>
  4328bc:	add	x1, x1, x6
  4328c0:	sub	x2, x2, #0x1
  4328c4:	stp	x2, x1, [x0]
  4328c8:	ret
  4328cc:	nop
  4328d0:	stp	x29, x30, [sp, #-128]!
  4328d4:	mov	x29, sp
  4328d8:	str	x0, [sp, #56]
  4328dc:	stp	xzr, xzr, [sp, #72]
  4328e0:	stp	xzr, xzr, [sp, #88]
  4328e4:	stp	xzr, xzr, [sp, #104]
  4328e8:	str	xzr, [sp, #120]
  4328ec:	cbz	x0, 432a50 <ferror@plt+0x2eac0>
  4328f0:	stp	x19, x20, [sp, #16]
  4328f4:	mov	x20, x1
  4328f8:	cbz	x1, 432a7c <ferror@plt+0x2eaec>
  4328fc:	mov	x2, x0
  432900:	adrp	x1, 451000 <ferror@plt+0x4d070>
  432904:	ldr	x19, [x1, #3512]
  432908:	ldrb	w3, [x2], #1
  43290c:	ubfiz	x1, x3, #1, #8
  432910:	ldrh	w4, [x19, x1]
  432914:	tbz	w4, #8, 432930 <ferror@plt+0x2e9a0>
  432918:	str	x2, [sp, #56]
  43291c:	mov	x0, x2
  432920:	ldrb	w3, [x2], #1
  432924:	ubfiz	x4, x3, #1, #8
  432928:	ldrh	w4, [x19, x4]
  43292c:	tbnz	w4, #8, 432918 <ferror@plt+0x2e988>
  432930:	cbz	w3, 432a40 <ferror@plt+0x2eab0>
  432934:	sub	w3, w3, #0x2b
  432938:	and	w4, w4, #0x8
  43293c:	mov	w1, #0xfd                  	// #253
  432940:	tst	w3, w1
  432944:	ccmp	w4, #0x0, #0x0, ne  // ne = any
  432948:	b.eq	432a40 <ferror@plt+0x2eab0>  // b.none
  43294c:	add	x1, sp, #0x38
  432950:	mov	w2, #0xa                   	// #10
  432954:	bl	4034c0 <strtoul@plt>
  432958:	ldr	x5, [sp, #56]
  43295c:	ldrb	w1, [x5]
  432960:	cmp	w1, #0x2d
  432964:	b.eq	432a00 <ferror@plt+0x2ea70>  // b.none
  432968:	mov	x2, #0x594b                	// #22859
  43296c:	mov	x3, #0xd70b                	// #55051
  432970:	movk	x2, #0x3886, lsl #16
  432974:	movk	x3, #0x70a3, lsl #16
  432978:	movk	x2, #0xc5d6, lsl #32
  43297c:	movk	x3, #0xa3d, lsl #32
  432980:	movk	x2, #0x346d, lsl #48
  432984:	movk	x3, #0xa3d7, lsl #48
  432988:	asr	x4, x0, #63
  43298c:	mov	x6, #0x2710                	// #10000
  432990:	smulh	x2, x0, x2
  432994:	smulh	x1, x0, x3
  432998:	asr	x2, x2, #11
  43299c:	add	x1, x1, x0
  4329a0:	sub	x2, x2, x4
  4329a4:	asr	x1, x1, #6
  4329a8:	sub	w7, w2, #0x76c
  4329ac:	sub	x1, x1, x4
  4329b0:	str	w7, [sp, #92]
  4329b4:	msub	x2, x2, x6, x0
  4329b8:	add	x4, x1, x1, lsl #1
  4329bc:	add	x1, x1, x4, lsl #3
  4329c0:	smulh	x3, x2, x3
  4329c4:	sub	x0, x0, x1, lsl #2
  4329c8:	str	w0, [sp, #84]
  4329cc:	add	x0, x3, x2
  4329d0:	asr	x0, x0, #6
  4329d4:	sub	x2, x0, x2, asr #63
  4329d8:	sub	w2, w2, #0x1
  4329dc:	str	w2, [sp, #88]
  4329e0:	ldrb	w0, [x5]
  4329e4:	cmp	w0, #0x54
  4329e8:	b.eq	432aac <ferror@plt+0x2eb1c>  // b.none
  4329ec:	cmp	w0, #0x0
  4329f0:	cset	w0, eq  // eq = none
  4329f4:	ldp	x19, x20, [sp, #16]
  4329f8:	ldp	x29, x30, [sp], #128
  4329fc:	ret
  432a00:	add	x5, x5, #0x1
  432a04:	sub	w3, w0, #0x76c
  432a08:	add	x1, sp, #0x38
  432a0c:	mov	x0, x5
  432a10:	mov	w2, #0xa                   	// #10
  432a14:	str	x5, [sp, #56]
  432a18:	str	w3, [sp, #92]
  432a1c:	bl	4034c0 <strtoul@plt>
  432a20:	ldr	x1, [sp, #56]
  432a24:	sub	w0, w0, #0x1
  432a28:	str	w0, [sp, #88]
  432a2c:	add	x0, x1, #0x1
  432a30:	str	x0, [sp, #56]
  432a34:	ldrb	w1, [x1]
  432a38:	cmp	w1, #0x2d
  432a3c:	b.eq	432ca4 <ferror@plt+0x2ed14>  // b.none
  432a40:	ldp	x19, x20, [sp, #16]
  432a44:	mov	w0, #0x0                   	// #0
  432a48:	ldp	x29, x30, [sp], #128
  432a4c:	ret
  432a50:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432a54:	add	x1, x1, #0x508
  432a58:	add	x1, x1, #0x78
  432a5c:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432a60:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432a64:	add	x2, x2, #0x498
  432a68:	add	x0, x0, #0xf78
  432a6c:	bl	419d28 <ferror@plt+0x15d98>
  432a70:	mov	w0, #0x0                   	// #0
  432a74:	ldp	x29, x30, [sp], #128
  432a78:	ret
  432a7c:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432a80:	add	x1, x1, #0x508
  432a84:	add	x1, x1, #0x78
  432a88:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432a8c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432a90:	add	x2, x2, #0x4b0
  432a94:	add	x0, x0, #0xf78
  432a98:	bl	419d28 <ferror@plt+0x15d98>
  432a9c:	mov	w0, #0x0                   	// #0
  432aa0:	ldp	x19, x20, [sp, #16]
  432aa4:	ldp	x29, x30, [sp], #128
  432aa8:	ret
  432aac:	add	x0, x5, #0x1
  432ab0:	str	x0, [sp, #56]
  432ab4:	ldrb	w1, [x5, #1]
  432ab8:	ldrh	w1, [x19, x1, lsl #1]
  432abc:	tbz	w1, #3, 432a40 <ferror@plt+0x2eab0>
  432ac0:	add	x1, sp, #0x38
  432ac4:	mov	w2, #0xa                   	// #10
  432ac8:	bl	4034c0 <strtoul@plt>
  432acc:	mov	x3, x0
  432ad0:	ldr	x6, [sp, #56]
  432ad4:	ldrb	w0, [x6]
  432ad8:	cmp	w0, #0x3a
  432adc:	b.eq	432cbc <ferror@plt+0x2ed2c>  // b.none
  432ae0:	mov	x1, #0x594b                	// #22859
  432ae4:	mov	x2, #0xd70b                	// #55051
  432ae8:	movk	x1, #0x3886, lsl #16
  432aec:	movk	x2, #0x70a3, lsl #16
  432af0:	movk	x1, #0xc5d6, lsl #32
  432af4:	movk	x2, #0xa3d, lsl #32
  432af8:	movk	x1, #0x346d, lsl #48
  432afc:	movk	x2, #0xa3d7, lsl #48
  432b00:	asr	x4, x3, #63
  432b04:	mov	x5, #0x2710                	// #10000
  432b08:	smulh	x1, x3, x1
  432b0c:	smulh	x0, x3, x2
  432b10:	asr	x1, x1, #11
  432b14:	add	x0, x0, x3
  432b18:	sub	x1, x1, x4
  432b1c:	str	w1, [sp, #80]
  432b20:	asr	x0, x0, #6
  432b24:	sub	x0, x0, x4
  432b28:	msub	x1, x1, x5, x3
  432b2c:	add	x4, x0, x0, lsl #1
  432b30:	add	x4, x0, x4, lsl #3
  432b34:	smulh	x0, x1, x2
  432b38:	sub	x3, x3, x4, lsl #2
  432b3c:	add	x0, x0, x1
  432b40:	asr	x0, x0, #6
  432b44:	sub	x1, x0, x1, asr #63
  432b48:	stp	w3, w1, [sp, #72]
  432b4c:	str	xzr, [x20, #8]
  432b50:	ldrb	w1, [x6]
  432b54:	and	w0, w1, #0xfffffffd
  432b58:	cmp	w0, #0x2c
  432b5c:	b.ne	432bc4 <ferror@plt+0x2ec34>  // b.any
  432b60:	add	x0, x6, #0x1
  432b64:	str	x0, [sp, #56]
  432b68:	ldrb	w1, [x6, #1]
  432b6c:	ubfiz	x2, x1, #1, #8
  432b70:	ldrh	w2, [x19, x2]
  432b74:	tbz	w2, #3, 432d58 <ferror@plt+0x2edc8>
  432b78:	mov	x2, #0x86a0                	// #34464
  432b7c:	mov	x7, #0x6666666666666666    	// #7378697629483820646
  432b80:	add	x3, x6, #0x2
  432b84:	mov	x5, #0x0                   	// #0
  432b88:	movk	x2, #0x1, lsl #16
  432b8c:	movk	x7, #0x6667
  432b90:	sub	w1, w1, #0x30
  432b94:	str	x3, [sp, #56]
  432b98:	mov	x6, x3
  432b9c:	smulh	x4, x2, x7
  432ba0:	sxtw	x1, w1
  432ba4:	asr	x4, x4, #2
  432ba8:	madd	x5, x1, x2, x5
  432bac:	sub	x2, x4, x2, asr #63
  432bb0:	str	x5, [x20, #8]
  432bb4:	ldrb	w1, [x3], #1
  432bb8:	ubfiz	x0, x1, #1, #8
  432bbc:	ldrh	w0, [x19, x0]
  432bc0:	tbnz	w0, #3, 432b90 <ferror@plt+0x2ec00>
  432bc4:	cmp	w1, #0x5a
  432bc8:	b.eq	432d20 <ferror@plt+0x2ed90>  // b.none
  432bcc:	sub	w0, w1, #0x2b
  432bd0:	mov	w2, #0xfd                  	// #253
  432bd4:	tst	w0, w2
  432bd8:	b.ne	432d08 <ferror@plt+0x2ed78>  // b.any
  432bdc:	cmp	w1, #0x2b
  432be0:	mov	x1, #0x1                   	// #1
  432be4:	mov	w2, #0xa                   	// #10
  432be8:	add	x0, x6, #0x1
  432bec:	stp	x21, x22, [sp, #32]
  432bf0:	cneg	x22, x1, eq  // eq = none
  432bf4:	add	x1, sp, #0x38
  432bf8:	bl	4034c0 <strtoul@plt>
  432bfc:	mov	x21, x0
  432c00:	ldr	x2, [sp, #56]
  432c04:	ldrb	w0, [x2]
  432c08:	cmp	w0, #0x3a
  432c0c:	b.eq	432d38 <ferror@plt+0x2eda8>  // b.none
  432c10:	mov	x0, #0xd70b                	// #55051
  432c14:	movk	x0, #0x70a3, lsl #16
  432c18:	movk	x0, #0xa3d, lsl #32
  432c1c:	movk	x0, #0xa3d7, lsl #48
  432c20:	smulh	x0, x21, x0
  432c24:	add	x0, x0, x21
  432c28:	asr	x0, x0, #6
  432c2c:	sub	x0, x0, x21, asr #63
  432c30:	add	x2, x0, x0, lsl #1
  432c34:	lsl	x1, x0, #4
  432c38:	sub	x1, x1, x0
  432c3c:	add	x0, x0, x2, lsl #3
  432c40:	sub	x21, x21, x0, lsl #2
  432c44:	add	x21, x21, x1, lsl #2
  432c48:	add	x0, sp, #0x48
  432c4c:	bl	403ee0 <timegm@plt>
  432c50:	mul	x1, x21, x22
  432c54:	ldp	x21, x22, [sp, #32]
  432c58:	lsl	x2, x1, #4
  432c5c:	sub	x1, x2, x1
  432c60:	add	x1, x0, x1, lsl #2
  432c64:	str	x1, [x20]
  432c68:	ldr	x0, [sp, #56]
  432c6c:	ldrb	w1, [x0], #1
  432c70:	ubfiz	x2, x1, #1, #8
  432c74:	ldrh	w2, [x19, x2]
  432c78:	tbz	w2, #8, 432c94 <ferror@plt+0x2ed04>
  432c7c:	nop
  432c80:	str	x0, [sp, #56]
  432c84:	ldrb	w1, [x0], #1
  432c88:	ubfiz	x2, x1, #1, #8
  432c8c:	ldrh	w2, [x19, x2]
  432c90:	tbnz	w2, #8, 432c80 <ferror@plt+0x2ecf0>
  432c94:	cmp	w1, #0x0
  432c98:	cset	w0, eq  // eq = none
  432c9c:	ldp	x19, x20, [sp, #16]
  432ca0:	b	432a48 <ferror@plt+0x2eab8>
  432ca4:	add	x1, sp, #0x38
  432ca8:	mov	w2, #0xa                   	// #10
  432cac:	bl	4034c0 <strtoul@plt>
  432cb0:	str	w0, [sp, #84]
  432cb4:	ldr	x5, [sp, #56]
  432cb8:	b	4329e0 <ferror@plt+0x2ea50>
  432cbc:	add	x0, x6, #0x1
  432cc0:	add	x1, sp, #0x38
  432cc4:	mov	w2, #0xa                   	// #10
  432cc8:	str	x0, [sp, #56]
  432ccc:	str	w3, [sp, #80]
  432cd0:	bl	4034c0 <strtoul@plt>
  432cd4:	ldr	x1, [sp, #56]
  432cd8:	str	w0, [sp, #76]
  432cdc:	add	x0, x1, #0x1
  432ce0:	str	x0, [sp, #56]
  432ce4:	ldrb	w1, [x1]
  432ce8:	cmp	w1, #0x3a
  432cec:	b.ne	432a40 <ferror@plt+0x2eab0>  // b.any
  432cf0:	add	x1, sp, #0x38
  432cf4:	mov	w2, #0xa                   	// #10
  432cf8:	bl	4034c0 <strtoul@plt>
  432cfc:	str	w0, [sp, #72]
  432d00:	ldr	x6, [sp, #56]
  432d04:	b	432b4c <ferror@plt+0x2ebbc>
  432d08:	mov	w1, #0xffffffff            	// #-1
  432d0c:	add	x0, sp, #0x48
  432d10:	str	w1, [sp, #104]
  432d14:	bl	403a10 <mktime@plt>
  432d18:	str	x0, [x20]
  432d1c:	b	432c68 <ferror@plt+0x2ecd8>
  432d20:	add	x6, x6, #0x1
  432d24:	add	x0, sp, #0x48
  432d28:	str	x6, [sp, #56]
  432d2c:	bl	403ee0 <timegm@plt>
  432d30:	str	x0, [x20]
  432d34:	b	432c68 <ferror@plt+0x2ecd8>
  432d38:	add	x1, sp, #0x38
  432d3c:	add	x0, x2, #0x1
  432d40:	mov	w2, #0xa                   	// #10
  432d44:	bl	4034c0 <strtoul@plt>
  432d48:	lsl	x1, x21, #4
  432d4c:	sub	x1, x1, x21
  432d50:	add	x21, x0, x1, lsl #2
  432d54:	b	432c48 <ferror@plt+0x2ecb8>
  432d58:	mov	x6, x0
  432d5c:	b	432bc4 <ferror@plt+0x2ec34>
  432d60:	stp	x29, x30, [sp, #-96]!
  432d64:	mov	x1, #0x423f                	// #16959
  432d68:	movk	x1, #0xf, lsl #16
  432d6c:	mov	x29, sp
  432d70:	str	x19, [sp, #16]
  432d74:	mov	x19, x0
  432d78:	ldr	x0, [x0, #8]
  432d7c:	cmp	x0, x1
  432d80:	b.ls	432db4 <ferror@plt+0x2ee24>  // b.plast
  432d84:	adrp	x1, 453000 <ferror@plt+0x4f070>
  432d88:	add	x1, x1, #0x508
  432d8c:	add	x1, x1, #0x90
  432d90:	adrp	x2, 453000 <ferror@plt+0x4f070>
  432d94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  432d98:	add	x2, x2, #0x460
  432d9c:	add	x0, x0, #0xf78
  432da0:	bl	419d28 <ferror@plt+0x15d98>
  432da4:	mov	x0, #0x0                   	// #0
  432da8:	ldr	x19, [sp, #16]
  432dac:	ldp	x29, x30, [sp], #96
  432db0:	ret
  432db4:	ldr	x2, [x19]
  432db8:	add	x1, sp, #0x28
  432dbc:	add	x0, sp, #0x20
  432dc0:	str	x2, [sp, #32]
  432dc4:	bl	4038c0 <gmtime_r@plt>
  432dc8:	mov	x1, x0
  432dcc:	ldr	x7, [x19, #8]
  432dd0:	cbz	x7, 432e00 <ferror@plt+0x2ee70>
  432dd4:	ldp	w6, w5, [x1]
  432dd8:	adrp	x0, 453000 <ferror@plt+0x4f070>
  432ddc:	ldp	w4, w3, [x1, #8]
  432de0:	add	x0, x0, #0x4c0
  432de4:	ldp	w2, w1, [x1, #16]
  432de8:	add	w2, w2, #0x1
  432dec:	add	w1, w1, #0x76c
  432df0:	bl	427c48 <ferror@plt+0x23cb8>
  432df4:	ldr	x19, [sp, #16]
  432df8:	ldp	x29, x30, [sp], #96
  432dfc:	ret
  432e00:	ldp	w6, w5, [x1]
  432e04:	adrp	x0, 453000 <ferror@plt+0x4f070>
  432e08:	ldp	w4, w3, [x1, #8]
  432e0c:	add	x0, x0, #0x4e8
  432e10:	ldp	w2, w1, [x1, #16]
  432e14:	add	w2, w2, #0x1
  432e18:	add	w1, w1, #0x76c
  432e1c:	bl	427c48 <ferror@plt+0x23cb8>
  432e20:	ldr	x19, [sp, #16]
  432e24:	ldp	x29, x30, [sp], #96
  432e28:	ret
  432e2c:	nop
  432e30:	stp	x29, x30, [sp, #-80]!
  432e34:	mov	x29, sp
  432e38:	stp	x19, x20, [sp, #16]
  432e3c:	ldr	x19, [x0]
  432e40:	stp	x25, x26, [sp, #64]
  432e44:	mov	x26, x0
  432e48:	ldrb	w0, [x19]
  432e4c:	cbz	w0, 432fa0 <ferror@plt+0x2f010>
  432e50:	stp	x23, x24, [sp, #48]
  432e54:	adrp	x23, 453000 <ferror@plt+0x4f070>
  432e58:	add	x23, x23, #0x5b0
  432e5c:	mov	w24, w2
  432e60:	add	x25, x23, #0x600
  432e64:	stp	x21, x22, [sp, #32]
  432e68:	mov	w22, #0xfaff                	// #64255
  432e6c:	mov	x21, x1
  432e70:	mov	w20, #0x0                   	// #0
  432e74:	movk	w22, #0x2, lsl #16
  432e78:	mov	x0, x19
  432e7c:	bl	4354e8 <ferror@plt+0x31558>
  432e80:	cmp	w0, w22
  432e84:	b.hi	432f04 <ferror@plt+0x2ef74>  // b.pmore
  432e88:	lsr	w1, w0, #8
  432e8c:	mov	w2, #0x270f                	// #9999
  432e90:	ldrsh	w1, [x23, x1, lsl #1]
  432e94:	cmp	w1, w2
  432e98:	b.le	432f58 <ferror@plt+0x2efc8>
  432e9c:	mov	w3, #0xffffd8f0            	// #-10000
  432ea0:	add	w2, w1, w3
  432ea4:	mov	w1, #0x1c00                	// #7168
  432ea8:	lsr	w1, w1, w2
  432eac:	and	w1, w1, #0x1
  432eb0:	cbz	w1, 432ee4 <ferror@plt+0x2ef54>
  432eb4:	eor	w3, w24, #0x1
  432eb8:	cmp	w0, #0x307
  432ebc:	and	w3, w3, #0x1
  432ec0:	csinc	w3, w3, wzr, eq  // eq = none
  432ec4:	cbnz	w3, 432f40 <ferror@plt+0x2efb0>
  432ec8:	adrp	x1, 46a000 <ferror@plt+0x66070>
  432ecc:	ldrb	w0, [x19]
  432ed0:	ldr	x1, [x1, #952]
  432ed4:	ldrb	w0, [x1, x0]
  432ed8:	add	x19, x19, x0
  432edc:	ldrb	w0, [x19]
  432ee0:	cbnz	w0, 432e78 <ferror@plt+0x2eee8>
  432ee4:	ldp	x21, x22, [sp, #32]
  432ee8:	ldp	x23, x24, [sp, #48]
  432eec:	str	x19, [x26]
  432ef0:	mov	w0, w20
  432ef4:	ldp	x19, x20, [sp, #16]
  432ef8:	ldp	x25, x26, [sp, #64]
  432efc:	ldp	x29, x30, [sp], #80
  432f00:	ret
  432f04:	sub	w1, w0, #0xe0, lsl #12
  432f08:	mov	w2, #0x2ffff               	// #196607
  432f0c:	cmp	w1, w2
  432f10:	b.hi	432ee4 <ferror@plt+0x2ef54>  // b.pmore
  432f14:	lsr	w1, w1, #8
  432f18:	mov	w2, #0x270f                	// #9999
  432f1c:	ldrsh	w1, [x25, x1, lsl #1]
  432f20:	cmp	w1, w2
  432f24:	b.le	432f7c <ferror@plt+0x2efec>
  432f28:	mov	w2, #0xffffd8f0            	// #-10000
  432f2c:	add	w2, w1, w2
  432f30:	mov	w1, #0x1c00                	// #7168
  432f34:	lsr	w1, w1, w2
  432f38:	and	w1, w1, #0x1
  432f3c:	cbz	w1, 432ee4 <ferror@plt+0x2ef54>
  432f40:	cmp	x21, #0x0
  432f44:	add	x1, x21, w20, sxtw
  432f48:	csel	x1, x1, xzr, ne  // ne = any
  432f4c:	bl	4357f8 <ferror@plt+0x31868>
  432f50:	add	w20, w20, w0
  432f54:	b	432ec8 <ferror@plt+0x2ef38>
  432f58:	adrp	x3, 463000 <ferror@plt+0x5f070>
  432f5c:	add	x3, x3, #0x5f0
  432f60:	sbfiz	x2, x1, #8, #32
  432f64:	add	x3, x3, w0, uxtb
  432f68:	mov	w1, #0x1c00                	// #7168
  432f6c:	ldrb	w2, [x3, x2]
  432f70:	lsr	w1, w1, w2
  432f74:	and	w1, w1, #0x1
  432f78:	b	432eb0 <ferror@plt+0x2ef20>
  432f7c:	adrp	x3, 463000 <ferror@plt+0x5f070>
  432f80:	add	x3, x3, #0x5f0
  432f84:	sbfiz	x2, x1, #8, #32
  432f88:	add	x3, x3, w0, uxtb
  432f8c:	mov	w1, #0x1c00                	// #7168
  432f90:	ldrb	w2, [x3, x2]
  432f94:	lsr	w1, w1, w2
  432f98:	and	w1, w1, #0x1
  432f9c:	b	432f3c <ferror@plt+0x2efac>
  432fa0:	mov	w20, #0x0                   	// #0
  432fa4:	b	432eec <ferror@plt+0x2ef5c>
  432fa8:	mov	w2, #0xfaff                	// #64255
  432fac:	mov	w1, w0
  432fb0:	movk	w2, #0x2, lsl #16
  432fb4:	cmp	w0, w2
  432fb8:	b.hi	432ff0 <ferror@plt+0x2f060>  // b.pmore
  432fbc:	lsr	w2, w1, #8
  432fc0:	adrp	x0, 453000 <ferror@plt+0x4f070>
  432fc4:	add	x0, x0, #0x5b0
  432fc8:	mov	w3, #0x270f                	// #9999
  432fcc:	ldrsh	w0, [x0, x2, lsl #1]
  432fd0:	cmp	w0, w3
  432fd4:	b.le	433024 <ferror@plt+0x2f094>
  432fd8:	mov	w1, #0xffffd8f0            	// #-10000
  432fdc:	add	w1, w0, w1
  432fe0:	mov	w0, #0xe3e0                	// #58336
  432fe4:	lsr	w0, w0, w1
  432fe8:	and	w0, w0, #0x1
  432fec:	ret
  432ff0:	sub	w2, w0, #0xe0, lsl #12
  432ff4:	mov	w3, #0x2ffff               	// #196607
  432ff8:	mov	w0, #0x0                   	// #0
  432ffc:	cmp	w2, w3
  433000:	b.hi	432fec <ferror@plt+0x2f05c>  // b.pmore
  433004:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433008:	add	x0, x0, #0x5b0
  43300c:	lsr	w2, w2, #8
  433010:	add	x0, x0, #0x600
  433014:	mov	w3, #0x270f                	// #9999
  433018:	ldrsh	w0, [x0, x2, lsl #1]
  43301c:	cmp	w0, w3
  433020:	b.gt	432fd8 <ferror@plt+0x2f048>
  433024:	adrp	x3, 463000 <ferror@plt+0x5f070>
  433028:	add	x3, x3, #0x5f0
  43302c:	sbfiz	x2, x0, #8, #32
  433030:	add	x1, x3, w1, uxtb
  433034:	mov	w0, #0xe3e0                	// #58336
  433038:	ldrb	w1, [x1, x2]
  43303c:	lsr	w0, w0, w1
  433040:	and	w0, w0, #0x1
  433044:	ret
  433048:	mov	w2, #0xfaff                	// #64255
  43304c:	mov	w1, w0
  433050:	movk	w2, #0x2, lsl #16
  433054:	cmp	w0, w2
  433058:	b.hi	433090 <ferror@plt+0x2f100>  // b.pmore
  43305c:	lsr	w2, w1, #8
  433060:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433064:	add	x0, x0, #0x5b0
  433068:	mov	w3, #0x270f                	// #9999
  43306c:	ldrsh	w0, [x0, x2, lsl #1]
  433070:	cmp	w0, w3
  433074:	b.le	4330c4 <ferror@plt+0x2f134>
  433078:	mov	w1, #0xffffd8f0            	// #-10000
  43307c:	add	w1, w0, w1
  433080:	mov	w0, #0x3e0                 	// #992
  433084:	lsr	w0, w0, w1
  433088:	and	w0, w0, #0x1
  43308c:	ret
  433090:	sub	w2, w0, #0xe0, lsl #12
  433094:	mov	w3, #0x2ffff               	// #196607
  433098:	mov	w0, #0x0                   	// #0
  43309c:	cmp	w2, w3
  4330a0:	b.hi	43308c <ferror@plt+0x2f0fc>  // b.pmore
  4330a4:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4330a8:	add	x0, x0, #0x5b0
  4330ac:	lsr	w2, w2, #8
  4330b0:	add	x0, x0, #0x600
  4330b4:	mov	w3, #0x270f                	// #9999
  4330b8:	ldrsh	w0, [x0, x2, lsl #1]
  4330bc:	cmp	w0, w3
  4330c0:	b.gt	433078 <ferror@plt+0x2f0e8>
  4330c4:	adrp	x3, 463000 <ferror@plt+0x5f070>
  4330c8:	add	x3, x3, #0x5f0
  4330cc:	sbfiz	x2, x0, #8, #32
  4330d0:	add	x1, x3, w1, uxtb
  4330d4:	mov	w0, #0x3e0                 	// #992
  4330d8:	ldrb	w1, [x1, x2]
  4330dc:	lsr	w0, w0, w1
  4330e0:	and	w0, w0, #0x1
  4330e4:	ret
  4330e8:	mov	w2, #0xfaff                	// #64255
  4330ec:	mov	w1, w0
  4330f0:	movk	w2, #0x2, lsl #16
  4330f4:	cmp	w0, w2
  4330f8:	b.hi	433128 <ferror@plt+0x2f198>  // b.pmore
  4330fc:	lsr	w2, w1, #8
  433100:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433104:	add	x0, x0, #0x5b0
  433108:	mov	w3, #0x270f                	// #9999
  43310c:	ldrsh	w0, [x0, x2, lsl #1]
  433110:	cmp	w0, w3
  433114:	b.le	43315c <ferror@plt+0x2f1cc>
  433118:	mov	w1, #0x2710                	// #10000
  43311c:	cmp	w0, w1
  433120:	cset	w0, eq  // eq = none
  433124:	ret
  433128:	sub	w2, w0, #0xe0, lsl #12
  43312c:	mov	w3, #0x2ffff               	// #196607
  433130:	mov	w0, #0x0                   	// #0
  433134:	cmp	w2, w3
  433138:	b.hi	433124 <ferror@plt+0x2f194>  // b.pmore
  43313c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433140:	add	x0, x0, #0x5b0
  433144:	lsr	w2, w2, #8
  433148:	add	x0, x0, #0x600
  43314c:	mov	w3, #0x270f                	// #9999
  433150:	ldrsh	w0, [x0, x2, lsl #1]
  433154:	cmp	w0, w3
  433158:	b.gt	433118 <ferror@plt+0x2f188>
  43315c:	adrp	x2, 463000 <ferror@plt+0x5f070>
  433160:	add	x2, x2, #0x5f0
  433164:	add	x1, x2, w1, uxtb
  433168:	sbfiz	x0, x0, #8, #32
  43316c:	ldrb	w0, [x1, x0]
  433170:	cmp	w0, #0x0
  433174:	cset	w0, eq  // eq = none
  433178:	ret
  43317c:	nop
  433180:	mov	w2, #0xfaff                	// #64255
  433184:	mov	w1, w0
  433188:	movk	w2, #0x2, lsl #16
  43318c:	cmp	w0, w2
  433190:	b.hi	4331c0 <ferror@plt+0x2f230>  // b.pmore
  433194:	lsr	w2, w1, #8
  433198:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43319c:	add	x0, x0, #0x5b0
  4331a0:	mov	w3, #0x270f                	// #9999
  4331a4:	ldrsh	w0, [x0, x2, lsl #1]
  4331a8:	cmp	w0, w3
  4331ac:	b.le	4331f4 <ferror@plt+0x2f264>
  4331b0:	mov	w1, #0x271d                	// #10013
  4331b4:	cmp	w0, w1
  4331b8:	cset	w0, eq  // eq = none
  4331bc:	ret
  4331c0:	sub	w2, w0, #0xe0, lsl #12
  4331c4:	mov	w3, #0x2ffff               	// #196607
  4331c8:	mov	w0, #0x0                   	// #0
  4331cc:	cmp	w2, w3
  4331d0:	b.hi	4331bc <ferror@plt+0x2f22c>  // b.pmore
  4331d4:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4331d8:	add	x0, x0, #0x5b0
  4331dc:	lsr	w2, w2, #8
  4331e0:	add	x0, x0, #0x600
  4331e4:	mov	w3, #0x270f                	// #9999
  4331e8:	ldrsh	w0, [x0, x2, lsl #1]
  4331ec:	cmp	w0, w3
  4331f0:	b.gt	4331b0 <ferror@plt+0x2f220>
  4331f4:	adrp	x2, 463000 <ferror@plt+0x5f070>
  4331f8:	add	x2, x2, #0x5f0
  4331fc:	add	x1, x2, w1, uxtb
  433200:	sbfiz	x0, x0, #8, #32
  433204:	ldrb	w0, [x1, x0]
  433208:	cmp	w0, #0xd
  43320c:	cset	w0, eq  // eq = none
  433210:	ret
  433214:	nop
  433218:	mov	w2, #0xfaff                	// #64255
  43321c:	mov	w1, w0
  433220:	movk	w2, #0x2, lsl #16
  433224:	cmp	w0, w2
  433228:	b.hi	433268 <ferror@plt+0x2f2d8>  // b.pmore
  43322c:	lsr	w2, w1, #8
  433230:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433234:	add	x0, x0, #0x5b0
  433238:	mov	w3, #0x270f                	// #9999
  43323c:	ldrsh	w0, [x0, x2, lsl #1]
  433240:	cmp	w0, w3
  433244:	b.le	43329c <ferror@plt+0x2f30c>
  433248:	mov	w1, #0xffffd8f0            	// #-10000
  43324c:	add	w1, w0, w1
  433250:	mov	w0, #0x17                  	// #23
  433254:	movk	w0, #0x2000, lsl #16
  433258:	lsr	w0, w0, w1
  43325c:	mvn	w0, w0
  433260:	and	w0, w0, #0x1
  433264:	ret
  433268:	sub	w2, w0, #0xe0, lsl #12
  43326c:	mov	w3, #0x2ffff               	// #196607
  433270:	mov	w0, #0x0                   	// #0
  433274:	cmp	w2, w3
  433278:	b.hi	433264 <ferror@plt+0x2f2d4>  // b.pmore
  43327c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433280:	add	x0, x0, #0x5b0
  433284:	lsr	w2, w2, #8
  433288:	add	x0, x0, #0x600
  43328c:	mov	w3, #0x270f                	// #9999
  433290:	ldrsh	w0, [x0, x2, lsl #1]
  433294:	cmp	w0, w3
  433298:	b.gt	433248 <ferror@plt+0x2f2b8>
  43329c:	adrp	x3, 463000 <ferror@plt+0x5f070>
  4332a0:	add	x3, x3, #0x5f0
  4332a4:	sbfiz	x2, x0, #8, #32
  4332a8:	add	x1, x3, w1, uxtb
  4332ac:	mov	w0, #0x17                  	// #23
  4332b0:	movk	w0, #0x2000, lsl #16
  4332b4:	ldrb	w1, [x1, x2]
  4332b8:	lsr	w0, w0, w1
  4332bc:	mvn	w0, w0
  4332c0:	and	w0, w0, #0x1
  4332c4:	ret
  4332c8:	mov	w2, #0xfaff                	// #64255
  4332cc:	mov	w1, w0
  4332d0:	movk	w2, #0x2, lsl #16
  4332d4:	cmp	w0, w2
  4332d8:	b.hi	433308 <ferror@plt+0x2f378>  // b.pmore
  4332dc:	lsr	w2, w1, #8
  4332e0:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4332e4:	add	x0, x0, #0x5b0
  4332e8:	mov	w3, #0x270f                	// #9999
  4332ec:	ldrsh	w0, [x0, x2, lsl #1]
  4332f0:	cmp	w0, w3
  4332f4:	b.le	43333c <ferror@plt+0x2f3ac>
  4332f8:	mov	w1, #0x2715                	// #10005
  4332fc:	cmp	w0, w1
  433300:	cset	w0, eq  // eq = none
  433304:	ret
  433308:	sub	w2, w0, #0xe0, lsl #12
  43330c:	mov	w3, #0x2ffff               	// #196607
  433310:	mov	w0, #0x0                   	// #0
  433314:	cmp	w2, w3
  433318:	b.hi	433304 <ferror@plt+0x2f374>  // b.pmore
  43331c:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433320:	add	x0, x0, #0x5b0
  433324:	lsr	w2, w2, #8
  433328:	add	x0, x0, #0x600
  43332c:	mov	w3, #0x270f                	// #9999
  433330:	ldrsh	w0, [x0, x2, lsl #1]
  433334:	cmp	w0, w3
  433338:	b.gt	4332f8 <ferror@plt+0x2f368>
  43333c:	adrp	x2, 463000 <ferror@plt+0x5f070>
  433340:	add	x2, x2, #0x5f0
  433344:	add	x1, x2, w1, uxtb
  433348:	sbfiz	x0, x0, #8, #32
  43334c:	ldrb	w0, [x1, x0]
  433350:	cmp	w0, #0x5
  433354:	cset	w0, eq  // eq = none
  433358:	ret
  43335c:	nop
  433360:	mov	w2, #0xfaff                	// #64255
  433364:	mov	w1, w0
  433368:	movk	w2, #0x2, lsl #16
  43336c:	cmp	w0, w2
  433370:	b.hi	4333ac <ferror@plt+0x2f41c>  // b.pmore
  433374:	lsr	w2, w1, #8
  433378:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43337c:	add	x0, x0, #0x5b0
  433380:	mov	w3, #0x270f                	// #9999
  433384:	ldrsh	w0, [x0, x2, lsl #1]
  433388:	cmp	w0, w3
  43338c:	b.le	4333e0 <ferror@plt+0x2f450>
  433390:	mov	w1, #0xffffd8f0            	// #-10000
  433394:	add	w1, w0, w1
  433398:	mov	w0, #0x17                  	// #23
  43339c:	lsr	w0, w0, w1
  4333a0:	mvn	w0, w0
  4333a4:	and	w0, w0, #0x1
  4333a8:	ret
  4333ac:	sub	w2, w0, #0xe0, lsl #12
  4333b0:	mov	w3, #0x2ffff               	// #196607
  4333b4:	mov	w0, #0x0                   	// #0
  4333b8:	cmp	w2, w3
  4333bc:	b.hi	4333a8 <ferror@plt+0x2f418>  // b.pmore
  4333c0:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4333c4:	add	x0, x0, #0x5b0
  4333c8:	lsr	w2, w2, #8
  4333cc:	add	x0, x0, #0x600
  4333d0:	mov	w3, #0x270f                	// #9999
  4333d4:	ldrsh	w0, [x0, x2, lsl #1]
  4333d8:	cmp	w0, w3
  4333dc:	b.gt	433390 <ferror@plt+0x2f400>
  4333e0:	adrp	x3, 463000 <ferror@plt+0x5f070>
  4333e4:	add	x3, x3, #0x5f0
  4333e8:	sbfiz	x2, x0, #8, #32
  4333ec:	add	x1, x3, w1, uxtb
  4333f0:	mov	w0, #0x17                  	// #23
  4333f4:	ldrb	w1, [x1, x2]
  4333f8:	lsr	w0, w0, w1
  4333fc:	mvn	w0, w0
  433400:	and	w0, w0, #0x1
  433404:	ret
  433408:	mov	w2, #0xfaff                	// #64255
  43340c:	mov	w1, w0
  433410:	movk	w2, #0x2, lsl #16
  433414:	cmp	w0, w2
  433418:	b.hi	433450 <ferror@plt+0x2f4c0>  // b.pmore
  43341c:	lsr	w2, w1, #8
  433420:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433424:	add	x0, x0, #0x5b0
  433428:	mov	w3, #0x270f                	// #9999
  43342c:	ldrsh	w0, [x0, x2, lsl #1]
  433430:	cmp	w0, w3
  433434:	b.le	433484 <ferror@plt+0x2f4f4>
  433438:	mov	w1, #0xffffd8f0            	// #-10000
  43343c:	add	w1, w0, w1
  433440:	mov	w0, #0x7ff0000             	// #134152192
  433444:	lsr	w0, w0, w1
  433448:	and	w0, w0, #0x1
  43344c:	ret
  433450:	sub	w2, w0, #0xe0, lsl #12
  433454:	mov	w3, #0x2ffff               	// #196607
  433458:	mov	w0, #0x0                   	// #0
  43345c:	cmp	w2, w3
  433460:	b.hi	43344c <ferror@plt+0x2f4bc>  // b.pmore
  433464:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433468:	add	x0, x0, #0x5b0
  43346c:	lsr	w2, w2, #8
  433470:	add	x0, x0, #0x600
  433474:	mov	w3, #0x270f                	// #9999
  433478:	ldrsh	w0, [x0, x2, lsl #1]
  43347c:	cmp	w0, w3
  433480:	b.gt	433438 <ferror@plt+0x2f4a8>
  433484:	adrp	x3, 463000 <ferror@plt+0x5f070>
  433488:	add	x3, x3, #0x5f0
  43348c:	sbfiz	x2, x0, #8, #32
  433490:	add	x1, x3, w1, uxtb
  433494:	mov	w0, #0x7ff0000             	// #134152192
  433498:	ldrb	w1, [x1, x2]
  43349c:	lsr	w0, w0, w1
  4334a0:	and	w0, w0, #0x1
  4334a4:	ret
  4334a8:	mov	w1, w0
  4334ac:	cmp	w0, #0xa
  4334b0:	b.hi	4334f4 <ferror@plt+0x2f564>  // b.pmore
  4334b4:	cmp	w0, #0x8
  4334b8:	mov	w0, #0x1                   	// #1
  4334bc:	b.hi	4334f0 <ferror@plt+0x2f560>  // b.pmore
  4334c0:	lsr	w2, w1, #8
  4334c4:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4334c8:	add	x0, x0, #0x5b0
  4334cc:	mov	w3, #0x270f                	// #9999
  4334d0:	ldrsh	w0, [x0, x2, lsl #1]
  4334d4:	cmp	w0, w3
  4334d8:	b.le	433548 <ferror@plt+0x2f5b8>
  4334dc:	mov	w1, #0xffffd8f0            	// #-10000
  4334e0:	add	w1, w0, w1
  4334e4:	mov	w0, #0x38000000            	// #939524096
  4334e8:	lsr	w0, w0, w1
  4334ec:	and	w0, w0, #0x1
  4334f0:	ret
  4334f4:	sub	w2, w0, #0xc
  4334f8:	mov	w0, #0x1                   	// #1
  4334fc:	cmp	w2, w0
  433500:	b.ls	4334f0 <ferror@plt+0x2f560>  // b.plast
  433504:	mov	w0, #0xfaff                	// #64255
  433508:	movk	w0, #0x2, lsl #16
  43350c:	cmp	w1, w0
  433510:	b.ls	4334c0 <ferror@plt+0x2f530>  // b.plast
  433514:	sub	w2, w1, #0xe0, lsl #12
  433518:	mov	w3, #0x2ffff               	// #196607
  43351c:	mov	w0, #0x0                   	// #0
  433520:	cmp	w2, w3
  433524:	b.hi	4334f0 <ferror@plt+0x2f560>  // b.pmore
  433528:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43352c:	add	x0, x0, #0x5b0
  433530:	lsr	w2, w2, #8
  433534:	add	x0, x0, #0x600
  433538:	mov	w3, #0x270f                	// #9999
  43353c:	ldrsh	w0, [x0, x2, lsl #1]
  433540:	cmp	w0, w3
  433544:	b.gt	4334dc <ferror@plt+0x2f54c>
  433548:	adrp	x3, 463000 <ferror@plt+0x5f070>
  43354c:	add	x3, x3, #0x5f0
  433550:	sbfiz	x2, x0, #8, #32
  433554:	add	x1, x3, w1, uxtb
  433558:	mov	w0, #0x38000000            	// #939524096
  43355c:	ldrb	w1, [x1, x2]
  433560:	lsr	w0, w0, w1
  433564:	and	w0, w0, #0x1
  433568:	ret
  43356c:	nop
  433570:	mov	w2, #0xfaff                	// #64255
  433574:	mov	w1, w0
  433578:	movk	w2, #0x2, lsl #16
  43357c:	cmp	w0, w2
  433580:	b.hi	4335b8 <ferror@plt+0x2f628>  // b.pmore
  433584:	lsr	w2, w1, #8
  433588:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43358c:	add	x0, x0, #0x5b0
  433590:	mov	w3, #0x270f                	// #9999
  433594:	ldrsh	w0, [x0, x2, lsl #1]
  433598:	cmp	w0, w3
  43359c:	b.le	4335ec <ferror@plt+0x2f65c>
  4335a0:	mov	w1, #0xffffd8f0            	// #-10000
  4335a4:	add	w1, w0, w1
  4335a8:	mov	w0, #0x1                   	// #1
  4335ac:	lsl	w0, w0, w1
  4335b0:	and	w0, w0, #0x1c00
  4335b4:	ret
  4335b8:	sub	w2, w0, #0xe0, lsl #12
  4335bc:	mov	w3, #0x2ffff               	// #196607
  4335c0:	mov	w0, #0x0                   	// #0
  4335c4:	cmp	w2, w3
  4335c8:	b.hi	4335b4 <ferror@plt+0x2f624>  // b.pmore
  4335cc:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4335d0:	add	x0, x0, #0x5b0
  4335d4:	lsr	w2, w2, #8
  4335d8:	add	x0, x0, #0x600
  4335dc:	mov	w3, #0x270f                	// #9999
  4335e0:	ldrsh	w0, [x0, x2, lsl #1]
  4335e4:	cmp	w0, w3
  4335e8:	b.gt	4335a0 <ferror@plt+0x2f610>
  4335ec:	adrp	x3, 463000 <ferror@plt+0x5f070>
  4335f0:	add	x3, x3, #0x5f0
  4335f4:	sbfiz	x2, x0, #8, #32
  4335f8:	add	x1, x3, w1, uxtb
  4335fc:	mov	w0, #0x1                   	// #1
  433600:	ldrb	w1, [x1, x2]
  433604:	lsl	w0, w0, w1
  433608:	and	w0, w0, #0x1c00
  43360c:	ret
  433610:	mov	w2, #0xfaff                	// #64255
  433614:	mov	w1, w0
  433618:	movk	w2, #0x2, lsl #16
  43361c:	cmp	w0, w2
  433620:	b.hi	433650 <ferror@plt+0x2f6c0>  // b.pmore
  433624:	lsr	w2, w1, #8
  433628:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43362c:	add	x0, x0, #0x5b0
  433630:	mov	w3, #0x270f                	// #9999
  433634:	ldrsh	w0, [x0, x2, lsl #1]
  433638:	cmp	w0, w3
  43363c:	b.le	433684 <ferror@plt+0x2f6f4>
  433640:	mov	w1, #0x2719                	// #10009
  433644:	cmp	w0, w1
  433648:	cset	w0, eq  // eq = none
  43364c:	ret
  433650:	sub	w2, w0, #0xe0, lsl #12
  433654:	mov	w3, #0x2ffff               	// #196607
  433658:	mov	w0, #0x0                   	// #0
  43365c:	cmp	w2, w3
  433660:	b.hi	43364c <ferror@plt+0x2f6bc>  // b.pmore
  433664:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433668:	add	x0, x0, #0x5b0
  43366c:	lsr	w2, w2, #8
  433670:	add	x0, x0, #0x600
  433674:	mov	w3, #0x270f                	// #9999
  433678:	ldrsh	w0, [x0, x2, lsl #1]
  43367c:	cmp	w0, w3
  433680:	b.gt	433640 <ferror@plt+0x2f6b0>
  433684:	adrp	x2, 463000 <ferror@plt+0x5f070>
  433688:	add	x2, x2, #0x5f0
  43368c:	add	x1, x2, w1, uxtb
  433690:	sbfiz	x0, x0, #8, #32
  433694:	ldrb	w0, [x1, x0]
  433698:	cmp	w0, #0x9
  43369c:	cset	w0, eq  // eq = none
  4336a0:	ret
  4336a4:	nop
  4336a8:	adrp	x3, 453000 <ferror@plt+0x4f070>
  4336ac:	add	x3, x3, #0x5b0
  4336b0:	add	x1, x3, #0xc00
  4336b4:	add	x3, x3, #0xd74
  4336b8:	b	4336c4 <ferror@plt+0x2f734>
  4336bc:	cmp	x1, x3
  4336c0:	b.eq	4336dc <ferror@plt+0x2f74c>  // b.none
  4336c4:	ldr	w2, [x1]
  4336c8:	add	x1, x1, #0xc
  4336cc:	cmp	w2, w0
  4336d0:	b.ne	4336bc <ferror@plt+0x2f72c>  // b.any
  4336d4:	mov	w0, #0x1                   	// #1
  4336d8:	ret
  4336dc:	mov	w0, #0x0                   	// #0
  4336e0:	ret
  4336e4:	nop
  4336e8:	mov	w1, w0
  4336ec:	and	w0, w0, #0xffffffdf
  4336f0:	sub	w0, w0, #0x41
  4336f4:	cmp	w0, #0x5
  4336f8:	b.ls	433738 <ferror@plt+0x2f7a8>  // b.plast
  4336fc:	mov	w0, #0xfaff                	// #64255
  433700:	movk	w0, #0x2, lsl #16
  433704:	cmp	w1, w0
  433708:	b.hi	433740 <ferror@plt+0x2f7b0>  // b.pmore
  43370c:	lsr	w2, w1, #8
  433710:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433714:	add	x0, x0, #0x5b0
  433718:	mov	w3, #0x270f                	// #9999
  43371c:	ldrsh	w0, [x0, x2, lsl #1]
  433720:	cmp	w0, w3
  433724:	b.le	433774 <ferror@plt+0x2f7e4>
  433728:	mov	w1, #0x271d                	// #10013
  43372c:	cmp	w0, w1
  433730:	cset	w0, eq  // eq = none
  433734:	ret
  433738:	mov	w0, #0x1                   	// #1
  43373c:	ret
  433740:	sub	w2, w1, #0xe0, lsl #12
  433744:	mov	w3, #0x2ffff               	// #196607
  433748:	mov	w0, #0x0                   	// #0
  43374c:	cmp	w2, w3
  433750:	b.hi	433734 <ferror@plt+0x2f7a4>  // b.pmore
  433754:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433758:	add	x0, x0, #0x5b0
  43375c:	lsr	w2, w2, #8
  433760:	add	x0, x0, #0x600
  433764:	mov	w3, #0x270f                	// #9999
  433768:	ldrsh	w0, [x0, x2, lsl #1]
  43376c:	cmp	w0, w3
  433770:	b.gt	433728 <ferror@plt+0x2f798>
  433774:	adrp	x2, 463000 <ferror@plt+0x5f070>
  433778:	add	x2, x2, #0x5f0
  43377c:	add	x1, x2, w1, uxtb
  433780:	sbfiz	x0, x0, #8, #32
  433784:	ldrb	w0, [x1, x0]
  433788:	cmp	w0, #0xd
  43378c:	cset	w0, eq  // eq = none
  433790:	ret
  433794:	nop
  433798:	mov	w2, #0xfaff                	// #64255
  43379c:	mov	w1, w0
  4337a0:	movk	w2, #0x2, lsl #16
  4337a4:	cmp	w0, w2
  4337a8:	b.hi	4337e4 <ferror@plt+0x2f854>  // b.pmore
  4337ac:	lsr	w2, w1, #8
  4337b0:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4337b4:	add	x0, x0, #0x5b0
  4337b8:	mov	w3, #0x270f                	// #9999
  4337bc:	ldrsh	w0, [x0, x2, lsl #1]
  4337c0:	cmp	w0, w3
  4337c4:	b.le	433818 <ferror@plt+0x2f888>
  4337c8:	mov	w1, #0xffffd8f0            	// #-10000
  4337cc:	add	w1, w0, w1
  4337d0:	mov	w0, #0x14                  	// #20
  4337d4:	lsr	w0, w0, w1
  4337d8:	mvn	w0, w0
  4337dc:	and	w0, w0, #0x1
  4337e0:	ret
  4337e4:	sub	w2, w0, #0xe0, lsl #12
  4337e8:	mov	w3, #0x2ffff               	// #196607
  4337ec:	mov	w0, #0x0                   	// #0
  4337f0:	cmp	w2, w3
  4337f4:	b.hi	4337e0 <ferror@plt+0x2f850>  // b.pmore
  4337f8:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4337fc:	add	x0, x0, #0x5b0
  433800:	lsr	w2, w2, #8
  433804:	add	x0, x0, #0x600
  433808:	mov	w3, #0x270f                	// #9999
  43380c:	ldrsh	w0, [x0, x2, lsl #1]
  433810:	cmp	w0, w3
  433814:	b.gt	4337c8 <ferror@plt+0x2f838>
  433818:	adrp	x3, 463000 <ferror@plt+0x5f070>
  43381c:	add	x3, x3, #0x5f0
  433820:	sbfiz	x2, x0, #8, #32
  433824:	add	x1, x3, w1, uxtb
  433828:	mov	w0, #0x14                  	// #20
  43382c:	ldrb	w1, [x1, x2]
  433830:	lsr	w0, w0, w1
  433834:	mvn	w0, w0
  433838:	and	w0, w0, #0x1
  43383c:	ret
  433840:	mov	w1, w0
  433844:	mov	w0, #0x0                   	// #0
  433848:	cmp	w1, #0xad
  43384c:	b.eq	4338b0 <ferror@plt+0x2f920>  // b.none
  433850:	mov	w0, #0xfaff                	// #64255
  433854:	movk	w0, #0x2, lsl #16
  433858:	cmp	w1, w0
  43385c:	b.hi	4338b4 <ferror@plt+0x2f924>  // b.pmore
  433860:	lsr	w2, w1, #8
  433864:	adrp	x0, 453000 <ferror@plt+0x4f070>
  433868:	add	x0, x0, #0x5b0
  43386c:	mov	w3, #0x270f                	// #9999
  433870:	ldrsh	w2, [x0, x2, lsl #1]
  433874:	cmp	w2, w3
  433878:	b.le	4338e4 <ferror@plt+0x2f954>
  43387c:	mov	w3, #0xffffd8f0            	// #-10000
  433880:	add	w0, w2, w3
  433884:	mov	w2, #0x1802                	// #6146
  433888:	lsr	w2, w2, w0
  43388c:	and	w2, w2, #0x1
  433890:	mov	w0, #0x1                   	// #1
  433894:	cbnz	w2, 4338b0 <ferror@plt+0x2f920>
  433898:	mov	w0, #0xffffeea0            	// #-4448
  43389c:	add	w2, w1, w0
  4338a0:	cmp	w2, #0x9f
  4338a4:	mov	w0, #0x200b                	// #8203
  4338a8:	ccmp	w1, w0, #0x4, hi  // hi = pmore
  4338ac:	cset	w0, eq  // eq = none
  4338b0:	ret
  4338b4:	sub	w0, w1, #0xe0, lsl #12
  4338b8:	mov	w2, #0x2ffff               	// #196607
  4338bc:	cmp	w0, w2
  4338c0:	b.hi	433898 <ferror@plt+0x2f908>  // b.pmore
  4338c4:	adrp	x2, 453000 <ferror@plt+0x4f070>
  4338c8:	add	x2, x2, #0x5b0
  4338cc:	lsr	w0, w0, #8
  4338d0:	add	x2, x2, #0x600
  4338d4:	mov	w3, #0x270f                	// #9999
  4338d8:	ldrsh	w2, [x2, x0, lsl #1]
  4338dc:	cmp	w2, w3
  4338e0:	b.gt	43387c <ferror@plt+0x2f8ec>
  4338e4:	adrp	x3, 463000 <ferror@plt+0x5f070>
  4338e8:	add	x3, x3, #0x5f0
  4338ec:	sbfiz	x0, x2, #8, #32
  4338f0:	add	x3, x3, w1, uxtb
  4338f4:	mov	w2, #0x1802                	// #6146
  4338f8:	ldrb	w0, [x3, x0]
  4338fc:	lsr	w2, w2, w0
  433900:	and	w2, w2, #0x1
  433904:	b	433890 <ferror@plt+0x2f900>
  433908:	adrp	x5, 453000 <ferror@plt+0x4f070>
  43390c:	add	x5, x5, #0x5b0
  433910:	add	x5, x5, #0xd80
  433914:	mov	x4, #0x23                  	// #35
  433918:	mov	x3, #0x0                   	// #0
  43391c:	add	x1, x4, x3
  433920:	cmp	x4, x3
  433924:	b.ls	433964 <ferror@plt+0x2f9d4>  // b.plast
  433928:	lsr	x1, x1, #1
  43392c:	lsl	x2, x1, #3
  433930:	add	x6, x5, x2
  433934:	ldr	w2, [x5, x2]
  433938:	cmp	w0, w2
  43393c:	b.cc	43396c <ferror@plt+0x2f9dc>  // b.lo, b.ul, b.last
  433940:	ldr	w2, [x6, #4]
  433944:	cmp	w0, w2
  433948:	b.hi	433954 <ferror@plt+0x2f9c4>  // b.pmore
  43394c:	mov	w0, #0x1                   	// #1
  433950:	ret
  433954:	add	x3, x1, #0x1
  433958:	add	x1, x4, x3
  43395c:	cmp	x4, x3
  433960:	b.hi	433928 <ferror@plt+0x2f998>  // b.pmore
  433964:	mov	w0, #0x0                   	// #0
  433968:	ret
  43396c:	mov	x4, x1
  433970:	b	43391c <ferror@plt+0x2f98c>
  433974:	nop
  433978:	adrp	x2, 453000 <ferror@plt+0x4f070>
  43397c:	add	x2, x2, #0x5b0
  433980:	add	x2, x2, #0xd80
  433984:	mov	x4, #0x23                  	// #35
  433988:	mov	x5, #0x0                   	// #0
  43398c:	add	x1, x4, x5
  433990:	cmp	x4, x5
  433994:	b.ls	4339d4 <ferror@plt+0x2fa44>  // b.plast
  433998:	lsr	x1, x1, #1
  43399c:	lsl	x3, x1, #3
  4339a0:	add	x6, x2, x3
  4339a4:	ldr	w3, [x2, x3]
  4339a8:	cmp	w0, w3
  4339ac:	b.cc	4339c4 <ferror@plt+0x2fa34>  // b.lo, b.ul, b.last
  4339b0:	ldr	w3, [x6, #4]
  4339b4:	cmp	w0, w3
  4339b8:	b.hi	433a30 <ferror@plt+0x2faa0>  // b.pmore
  4339bc:	mov	w0, #0x1                   	// #1
  4339c0:	ret
  4339c4:	mov	x4, x1
  4339c8:	add	x1, x4, x5
  4339cc:	cmp	x4, x5
  4339d0:	b.hi	433998 <ferror@plt+0x2fa08>  // b.pmore
  4339d4:	adrp	x5, 453000 <ferror@plt+0x4f070>
  4339d8:	add	x5, x5, #0x5b0
  4339dc:	add	x5, x5, #0xea0
  4339e0:	mov	x4, #0xad                  	// #173
  4339e4:	mov	x3, #0x0                   	// #0
  4339e8:	add	x1, x4, x3
  4339ec:	cmp	x4, x3
  4339f0:	b.ls	433a28 <ferror@plt+0x2fa98>  // b.plast
  4339f4:	lsr	x1, x1, #1
  4339f8:	lsl	x2, x1, #3
  4339fc:	add	x6, x5, x2
  433a00:	ldr	w2, [x5, x2]
  433a04:	cmp	w0, w2
  433a08:	b.cc	433a38 <ferror@plt+0x2faa8>  // b.lo, b.ul, b.last
  433a0c:	ldr	w2, [x6, #4]
  433a10:	cmp	w0, w2
  433a14:	b.ls	4339bc <ferror@plt+0x2fa2c>  // b.plast
  433a18:	add	x3, x1, #0x1
  433a1c:	add	x1, x4, x3
  433a20:	cmp	x4, x3
  433a24:	b.hi	4339f4 <ferror@plt+0x2fa64>  // b.pmore
  433a28:	mov	w0, #0x0                   	// #0
  433a2c:	ret
  433a30:	add	x5, x1, #0x1
  433a34:	b	43398c <ferror@plt+0x2f9fc>
  433a38:	mov	x4, x1
  433a3c:	b	4339e8 <ferror@plt+0x2fa58>
  433a40:	stp	x29, x30, [sp, #-32]!
  433a44:	mov	w1, #0xfaff                	// #64255
  433a48:	movk	w1, #0x2, lsl #16
  433a4c:	mov	x29, sp
  433a50:	str	x19, [sp, #16]
  433a54:	cmp	w0, w1
  433a58:	mov	w19, w0
  433a5c:	b.hi	433af0 <ferror@plt+0x2fb60>  // b.pmore
  433a60:	adrp	x1, 453000 <ferror@plt+0x4f070>
  433a64:	lsr	w2, w0, #8
  433a68:	add	x3, x1, #0x5b0
  433a6c:	mov	w1, #0x270f                	// #9999
  433a70:	ldrsh	w0, [x3, x2, lsl #1]
  433a74:	cmp	w0, w1
  433a78:	b.gt	433b98 <ferror@plt+0x2fc08>
  433a7c:	adrp	x1, 463000 <ferror@plt+0x5f070>
  433a80:	add	x1, x1, #0x5f0
  433a84:	sbfiz	x0, x0, #8, #32
  433a88:	add	x1, x1, w19, uxtb
  433a8c:	ldrb	w0, [x1, x0]
  433a90:	cmp	w0, #0x5
  433a94:	b.eq	433bb0 <ferror@plt+0x2fc20>  // b.none
  433a98:	cmp	w0, #0x8
  433a9c:	b.ne	433ae0 <ferror@plt+0x2fb50>  // b.any
  433aa0:	add	x0, x3, #0xc00
  433aa4:	mov	w1, #0x0                   	// #0
  433aa8:	b	433ab8 <ferror@plt+0x2fb28>
  433aac:	add	w1, w1, #0x1
  433ab0:	cmp	w1, #0x1f
  433ab4:	b.eq	433ae0 <ferror@plt+0x2fb50>  // b.none
  433ab8:	ldr	w2, [x0]
  433abc:	add	x0, x0, #0xc
  433ac0:	cmp	w2, w19
  433ac4:	b.ne	433aac <ferror@plt+0x2fb1c>  // b.any
  433ac8:	ubfiz	x0, x1, #1, #32
  433acc:	add	x1, x0, w1, uxtw
  433ad0:	add	x1, x3, x1, lsl #2
  433ad4:	ldr	w0, [x1, #3076]
  433ad8:	cmp	w0, #0x0
  433adc:	csel	w19, w19, w0, eq  // eq = none
  433ae0:	mov	w0, w19
  433ae4:	ldr	x19, [sp, #16]
  433ae8:	ldp	x29, x30, [sp], #32
  433aec:	ret
  433af0:	sub	w0, w0, #0xe0, lsl #12
  433af4:	mov	w1, #0x2ffff               	// #196607
  433af8:	cmp	w0, w1
  433afc:	b.hi	433ae0 <ferror@plt+0x2fb50>  // b.pmore
  433b00:	adrp	x1, 453000 <ferror@plt+0x4f070>
  433b04:	add	x3, x1, #0x5b0
  433b08:	lsr	w0, w0, #8
  433b0c:	add	x2, x3, #0x600
  433b10:	mov	w1, #0x270f                	// #9999
  433b14:	ldrsh	w0, [x2, x0, lsl #1]
  433b18:	cmp	w0, w1
  433b1c:	b.gt	433ba4 <ferror@plt+0x2fc14>
  433b20:	adrp	x1, 463000 <ferror@plt+0x5f070>
  433b24:	add	x1, x1, #0x5f0
  433b28:	sbfiz	x0, x0, #8, #32
  433b2c:	add	x1, x1, w19, uxtb
  433b30:	ldrb	w0, [x1, x0]
  433b34:	cmp	w0, #0x5
  433b38:	b.ne	433a98 <ferror@plt+0x2fb08>  // b.any
  433b3c:	lsr	w0, w19, #8
  433b40:	adrp	x1, 454000 <ferror@plt+0x50070>
  433b44:	add	x1, x1, #0x6b0
  433b48:	sub	w0, w0, #0xe00
  433b4c:	add	x3, x1, #0xdb0
  433b50:	mov	w2, #0x2710                	// #10000
  433b54:	ldrsh	w0, [x3, x0, lsl #1]
  433b58:	cmp	w0, w2
  433b5c:	b.eq	433ae0 <ferror@plt+0x2fb50>  // b.none
  433b60:	sbfiz	x0, x0, #8, #32
  433b64:	adrp	x2, 459000 <ferror@plt+0x55070>
  433b68:	add	x0, x0, w19, uxtb
  433b6c:	add	x2, x2, #0x1f0
  433b70:	mov	w3, #0xffffff              	// #16777215
  433b74:	ldr	w0, [x2, x0, lsl #2]
  433b78:	cmp	w0, w3
  433b7c:	b.ls	433ad8 <ferror@plt+0x2fb48>  // b.plast
  433b80:	add	x1, x1, #0x310
  433b84:	mov	x2, #0xffffffffff000000    	// #-16777216
  433b88:	add	x0, x2, w0, uxtw
  433b8c:	add	x0, x1, x0
  433b90:	bl	4354e8 <ferror@plt+0x31558>
  433b94:	b	433ad8 <ferror@plt+0x2fb48>
  433b98:	mov	w4, #0xffffd8f0            	// #-10000
  433b9c:	add	w0, w0, w4
  433ba0:	b	433a90 <ferror@plt+0x2fb00>
  433ba4:	mov	w1, #0xffffd8f0            	// #-10000
  433ba8:	add	w0, w0, w1
  433bac:	b	433b34 <ferror@plt+0x2fba4>
  433bb0:	adrp	x1, 454000 <ferror@plt+0x50070>
  433bb4:	add	x1, x1, #0x6b0
  433bb8:	add	x0, x1, #0x7b0
  433bbc:	mov	w3, #0x2710                	// #10000
  433bc0:	ldrsh	w0, [x0, x2, lsl #1]
  433bc4:	cmp	w0, w3
  433bc8:	b.eq	433ae0 <ferror@plt+0x2fb50>  // b.none
  433bcc:	b	433b60 <ferror@plt+0x2fbd0>
  433bd0:	stp	x29, x30, [sp, #-192]!
  433bd4:	mov	x29, sp
  433bd8:	stp	x19, x20, [sp, #16]
  433bdc:	mov	x20, x2
  433be0:	mov	x19, #0x0                   	// #0
  433be4:	stp	x21, x22, [sp, #32]
  433be8:	mov	x21, x1
  433bec:	mov	w22, w3
  433bf0:	stp	x23, x24, [sp, #48]
  433bf4:	adrp	x23, 453000 <ferror@plt+0x4f070>
  433bf8:	add	x23, x23, #0x5b0
  433bfc:	stp	x25, x26, [sp, #64]
  433c00:	mov	w25, #0xfaff                	// #64255
  433c04:	mov	x24, x0
  433c08:	mov	w26, #0x0                   	// #0
  433c0c:	movk	w25, #0x2, lsl #16
  433c10:	stp	x27, x28, [sp, #80]
  433c14:	mov	x27, x0
  433c18:	add	x0, x23, #0xc00
  433c1c:	str	x0, [sp, #96]
  433c20:	str	x24, [sp, #112]
  433c24:	nop
  433c28:	tbnz	x21, #63, 433c38 <ferror@plt+0x2fca8>
  433c2c:	add	x0, x24, x21
  433c30:	cmp	x27, x0
  433c34:	b.cs	433f6c <ferror@plt+0x2ffdc>  // b.hs, b.nlast
  433c38:	ldrb	w28, [x27]
  433c3c:	cbz	w28, 433f6c <ferror@plt+0x2ffdc>
  433c40:	mov	x0, x27
  433c44:	bl	4354e8 <ferror@plt+0x31558>
  433c48:	cmp	w0, w25
  433c4c:	b.hi	433cb8 <ferror@plt+0x2fd28>  // b.pmore
  433c50:	lsr	w2, w0, #8
  433c54:	mov	w3, #0x270f                	// #9999
  433c58:	ldrsh	w2, [x23, x2, lsl #1]
  433c5c:	cmp	w2, w3
  433c60:	b.le	433e0c <ferror@plt+0x2fe7c>
  433c64:	mov	w3, #0xffffd8f0            	// #-10000
  433c68:	add	w2, w2, w3
  433c6c:	adrp	x3, 46a000 <ferror@plt+0x66070>
  433c70:	and	x28, x28, #0xff
  433c74:	cmp	w22, #0x2
  433c78:	ldr	x3, [x3, #952]
  433c7c:	ldrb	w4, [x3, x28]
  433c80:	add	x4, x27, x4
  433c84:	str	x4, [sp, #112]
  433c88:	b.eq	433e40 <ferror@plt+0x2feb0>  // b.none
  433c8c:	cmp	w0, #0x69
  433c90:	ccmp	w22, #0x1, #0x0, eq  // eq = none
  433c94:	b.ne	433ef4 <ferror@plt+0x2ff64>  // b.any
  433c98:	cmp	x20, #0x0
  433c9c:	add	x1, x20, x19
  433ca0:	csel	x1, x1, xzr, ne  // ne = any
  433ca4:	mov	w0, #0x130                 	// #304
  433ca8:	bl	4357f8 <ferror@plt+0x31868>
  433cac:	add	x19, x19, w0, sxtw
  433cb0:	ldr	x27, [sp, #112]
  433cb4:	b	433c28 <ferror@plt+0x2fc98>
  433cb8:	sub	w3, w0, #0xe0, lsl #12
  433cbc:	mov	w4, #0x2ffff               	// #196607
  433cc0:	mov	w2, #0x2                   	// #2
  433cc4:	cmp	w3, w4
  433cc8:	b.hi	433cec <ferror@plt+0x2fd5c>  // b.pmore
  433ccc:	lsr	w3, w3, #8
  433cd0:	add	x2, x23, #0x600
  433cd4:	mov	w4, #0x270f                	// #9999
  433cd8:	ldrsh	w2, [x2, x3, lsl #1]
  433cdc:	cmp	w2, w4
  433ce0:	b.le	433f54 <ferror@plt+0x2ffc4>
  433ce4:	mov	w1, #0xffffd8f0            	// #-10000
  433ce8:	add	w2, w2, w1
  433cec:	adrp	x3, 46a000 <ferror@plt+0x66070>
  433cf0:	and	x28, x28, #0xff
  433cf4:	cmp	w22, #0x2
  433cf8:	ldr	x3, [x3, #952]
  433cfc:	ldrb	w4, [x3, x28]
  433d00:	add	x4, x27, x4
  433d04:	str	x4, [sp, #112]
  433d08:	b.eq	433e80 <ferror@plt+0x2fef0>  // b.none
  433d0c:	mov	w4, #0x120                 	// #288
  433d10:	lsr	w4, w4, w2
  433d14:	tbz	w4, #0, 433f2c <ferror@plt+0x2ff9c>
  433d18:	lsr	w1, w0, #8
  433d1c:	adrp	x4, 454000 <ferror@plt+0x50070>
  433d20:	cmp	w1, #0x2fa
  433d24:	add	x4, x4, #0x6b0
  433d28:	b.ls	433dd4 <ferror@plt+0x2fe44>  // b.plast
  433d2c:	sub	w1, w1, #0xe00
  433d30:	add	x4, x4, #0xdb0
  433d34:	mov	w5, #0x2710                	// #10000
  433d38:	ldrsh	w1, [x4, x1, lsl #1]
  433d3c:	cmp	w1, w5
  433d40:	b.eq	433de8 <ferror@plt+0x2fe58>  // b.none
  433d44:	sbfiz	x1, x1, #8, #32
  433d48:	adrp	x4, 459000 <ferror@plt+0x55070>
  433d4c:	add	x1, x1, w0, uxtb
  433d50:	add	x4, x4, #0x1f0
  433d54:	mov	w5, #0xffffff              	// #16777215
  433d58:	ldr	w4, [x4, x1, lsl #2]
  433d5c:	cmp	w4, w5
  433d60:	b.ls	433fa4 <ferror@plt+0x30014>  // b.plast
  433d64:	mov	w1, #0xff000000            	// #-16777216
  433d68:	adrp	x0, 454000 <ferror@plt+0x50070>
  433d6c:	add	w4, w4, w1
  433d70:	add	x0, x0, #0x6b0
  433d74:	cmp	x20, #0x0
  433d78:	add	x0, x0, #0x310
  433d7c:	add	x28, x20, x19
  433d80:	add	x1, x0, w4, sxtw
  433d84:	csel	x28, x28, xzr, ne  // ne = any
  433d88:	cmp	w2, #0x8
  433d8c:	b.eq	43402c <ferror@plt+0x3009c>  // b.none
  433d90:	ldrb	w0, [x0, w4, sxtw]
  433d94:	cmp	w2, #0x5
  433d98:	ldrb	w0, [x3, x0]
  433d9c:	add	x1, x1, x0
  433da0:	b.ne	43402c <ferror@plt+0x3009c>  // b.any
  433da4:	mov	x0, x1
  433da8:	str	x1, [sp, #104]
  433dac:	bl	4034d0 <strlen@plt>
  433db0:	sxtw	x27, w0
  433db4:	cbz	x28, 433dc8 <ferror@plt+0x2fe38>
  433db8:	ldr	x1, [sp, #104]
  433dbc:	mov	x0, x28
  433dc0:	mov	x2, x27
  433dc4:	bl	403460 <memcpy@plt>
  433dc8:	add	x19, x19, x27
  433dcc:	ldr	x27, [sp, #112]
  433dd0:	b	433c28 <ferror@plt+0x2fc98>
  433dd4:	add	x4, x4, #0x7b0
  433dd8:	mov	w5, #0x2710                	// #10000
  433ddc:	ldrsh	w1, [x4, x1, lsl #1]
  433de0:	cmp	w1, w5
  433de4:	b.ne	433d44 <ferror@plt+0x2fdb4>  // b.any
  433de8:	cmp	w2, #0x8
  433dec:	b.eq	433fb8 <ferror@plt+0x30028>  // b.none
  433df0:	cmp	x20, #0x0
  433df4:	add	x1, x20, x19
  433df8:	csel	x1, x1, xzr, ne  // ne = any
  433dfc:	bl	4357f8 <ferror@plt+0x31868>
  433e00:	add	x19, x19, w0, sxtw
  433e04:	ldr	x27, [sp, #112]
  433e08:	b	433c28 <ferror@plt+0x2fc98>
  433e0c:	adrp	x3, 463000 <ferror@plt+0x5f070>
  433e10:	add	x3, x3, #0x5f0
  433e14:	add	x3, x3, w0, uxtb
  433e18:	sbfiz	x2, x2, #8, #32
  433e1c:	and	x28, x28, #0xff
  433e20:	cmp	w22, #0x2
  433e24:	ldrb	w2, [x3, x2]
  433e28:	adrp	x3, 46a000 <ferror@plt+0x66070>
  433e2c:	ldr	x3, [x3, #952]
  433e30:	ldrb	w4, [x3, x28]
  433e34:	add	x4, x27, x4
  433e38:	str	x4, [sp, #112]
  433e3c:	b.ne	433c8c <ferror@plt+0x2fcfc>  // b.any
  433e40:	cmp	w0, #0x69
  433e44:	b.ne	433ef0 <ferror@plt+0x2ff60>  // b.any
  433e48:	mov	w4, #0x120                 	// #288
  433e4c:	mov	w26, #0x1                   	// #1
  433e50:	lsr	w4, w4, w2
  433e54:	tbz	w4, #0, 433f2c <ferror@plt+0x2ff9c>
  433e58:	mov	w1, #0x0                   	// #0
  433e5c:	adrp	x4, 459000 <ferror@plt+0x55070>
  433e60:	sbfiz	x1, x1, #8, #32
  433e64:	add	x4, x4, #0x1f0
  433e68:	add	x1, x1, w0, uxtb
  433e6c:	mov	w5, #0xffffff              	// #16777215
  433e70:	ldr	w4, [x4, x1, lsl #2]
  433e74:	cmp	w4, w5
  433e78:	b.ls	433fa4 <ferror@plt+0x30014>  // b.plast
  433e7c:	b	433d64 <ferror@plt+0x2fdd4>
  433e80:	cbz	w26, 433d0c <ferror@plt+0x2fd7c>
  433e84:	add	x2, sp, #0x78
  433e88:	mov	x3, #0x12                  	// #18
  433e8c:	mov	w1, #0x0                   	// #0
  433e90:	bl	438a78 <ferror@plt+0x34ae8>
  433e94:	cbz	x0, 434048 <ferror@plt+0x300b8>
  433e98:	add	x1, sp, #0x78
  433e9c:	add	x28, x1, x0, lsl #2
  433ea0:	mov	x26, x1
  433ea4:	cbz	x20, 433ffc <ferror@plt+0x3006c>
  433ea8:	ldr	w0, [x26]
  433eac:	add	x26, x26, #0x4
  433eb0:	cmp	w0, #0x307
  433eb4:	b.eq	433ec8 <ferror@plt+0x2ff38>  // b.none
  433eb8:	bl	433a40 <ferror@plt+0x2fab0>
  433ebc:	add	x1, x20, x19
  433ec0:	bl	4357f8 <ferror@plt+0x31868>
  433ec4:	add	x19, x19, w0, sxtw
  433ec8:	cmp	x26, x28
  433ecc:	b.ne	433ea8 <ferror@plt+0x2ff18>  // b.any
  433ed0:	add	x1, x20, x19
  433ed4:	add	x0, sp, #0x70
  433ed8:	mov	w2, #0x1                   	// #1
  433edc:	mov	w26, #0x1                   	// #1
  433ee0:	bl	432e30 <ferror@plt+0x2eea0>
  433ee4:	add	x19, x19, w0, sxtw
  433ee8:	ldr	x27, [sp, #112]
  433eec:	b	433c28 <ferror@plt+0x2fc98>
  433ef0:	cbnz	w26, 433e84 <ferror@plt+0x2fef4>
  433ef4:	cmp	w0, #0x345
  433ef8:	b.ne	433d0c <ferror@plt+0x2fd7c>  // b.any
  433efc:	mov	w2, #0x0                   	// #0
  433f00:	cbz	x20, 433f8c <ferror@plt+0x2fffc>
  433f04:	add	x1, x20, x19
  433f08:	add	x0, sp, #0x70
  433f0c:	bl	432e30 <ferror@plt+0x2eea0>
  433f10:	add	x19, x19, w0, sxtw
  433f14:	add	x1, x20, x19
  433f18:	mov	w0, #0x399                 	// #921
  433f1c:	bl	4357f8 <ferror@plt+0x31868>
  433f20:	add	x19, x19, w0, sxtw
  433f24:	ldr	x27, [sp, #112]
  433f28:	b	433c28 <ferror@plt+0x2fc98>
  433f2c:	ldrb	w0, [x27]
  433f30:	ldrb	w28, [x3, x0]
  433f34:	cbz	x20, 433f48 <ferror@plt+0x2ffb8>
  433f38:	mov	x1, x27
  433f3c:	mov	x2, x28
  433f40:	add	x0, x20, x19
  433f44:	bl	403460 <memcpy@plt>
  433f48:	add	x19, x19, x28
  433f4c:	ldr	x27, [sp, #112]
  433f50:	b	433c28 <ferror@plt+0x2fc98>
  433f54:	adrp	x3, 463000 <ferror@plt+0x5f070>
  433f58:	add	x3, x3, #0x5f0
  433f5c:	sbfiz	x2, x2, #8, #32
  433f60:	add	x3, x3, w0, uxtb
  433f64:	ldrb	w2, [x3, x2]
  433f68:	b	433cec <ferror@plt+0x2fd5c>
  433f6c:	mov	x0, x19
  433f70:	ldp	x19, x20, [sp, #16]
  433f74:	ldp	x21, x22, [sp, #32]
  433f78:	ldp	x23, x24, [sp, #48]
  433f7c:	ldp	x25, x26, [sp, #64]
  433f80:	ldp	x27, x28, [sp, #80]
  433f84:	ldp	x29, x30, [sp], #192
  433f88:	ret
  433f8c:	mov	x1, #0x0                   	// #0
  433f90:	add	x0, sp, #0x70
  433f94:	bl	432e30 <ferror@plt+0x2eea0>
  433f98:	add	x19, x19, w0, sxtw
  433f9c:	mov	x1, #0x0                   	// #0
  433fa0:	b	433f18 <ferror@plt+0x2ff88>
  433fa4:	cmp	w2, #0x8
  433fa8:	b.eq	433fbc <ferror@plt+0x3002c>  // b.none
  433fac:	cmp	w4, #0x0
  433fb0:	csel	w0, w0, w4, eq  // eq = none
  433fb4:	b	433df0 <ferror@plt+0x2fe60>
  433fb8:	mov	w4, #0x0                   	// #0
  433fbc:	add	x2, x23, #0xc00
  433fc0:	mov	w1, #0x0                   	// #0
  433fc4:	b	433fd4 <ferror@plt+0x30044>
  433fc8:	add	w1, w1, #0x1
  433fcc:	cmp	w1, #0x1f
  433fd0:	b.eq	433fac <ferror@plt+0x3001c>  // b.none
  433fd4:	ldr	w3, [x2]
  433fd8:	add	x2, x2, #0xc
  433fdc:	cmp	w3, w0
  433fe0:	b.ne	433fc8 <ferror@plt+0x30038>  // b.any
  433fe4:	ubfiz	x2, x1, #1, #32
  433fe8:	add	x1, x2, w1, uxtw
  433fec:	ldr	x2, [sp, #96]
  433ff0:	add	x1, x2, x1, lsl #2
  433ff4:	ldr	w4, [x1, #4]
  433ff8:	b	433fac <ferror@plt+0x3001c>
  433ffc:	ldr	w0, [x26]
  434000:	add	x26, x26, #0x4
  434004:	cmp	w0, #0x307
  434008:	b.eq	43401c <ferror@plt+0x3008c>  // b.none
  43400c:	bl	433a40 <ferror@plt+0x2fab0>
  434010:	mov	x1, #0x0                   	// #0
  434014:	bl	4357f8 <ferror@plt+0x31868>
  434018:	add	x19, x19, w0, sxtw
  43401c:	cmp	x26, x28
  434020:	b.ne	433ffc <ferror@plt+0x3006c>  // b.any
  434024:	mov	x1, #0x0                   	// #0
  434028:	b	433ed4 <ferror@plt+0x2ff44>
  43402c:	mov	x0, x1
  434030:	str	x1, [sp, #104]
  434034:	bl	4034d0 <strlen@plt>
  434038:	add	x0, x0, #0x1
  43403c:	ldr	x1, [sp, #104]
  434040:	add	x1, x1, x0
  434044:	b	433da4 <ferror@plt+0x2fe14>
  434048:	mov	x1, #0x0                   	// #0
  43404c:	cbnz	x20, 433ed0 <ferror@plt+0x2ff40>
  434050:	b	433ed4 <ferror@plt+0x2ff44>
  434054:	nop
  434058:	mov	w1, #0xfaff                	// #64255
  43405c:	movk	w1, #0x2, lsl #16
  434060:	cmp	w0, w1
  434064:	b.hi	4340e4 <ferror@plt+0x30154>  // b.pmore
  434068:	adrp	x1, 453000 <ferror@plt+0x4f070>
  43406c:	lsr	w3, w0, #8
  434070:	add	x4, x1, #0x5b0
  434074:	mov	w1, #0x270f                	// #9999
  434078:	ldrsh	w2, [x4, x3, lsl #1]
  43407c:	cmp	w2, w1
  434080:	b.gt	434188 <ferror@plt+0x301f8>
  434084:	adrp	x1, 463000 <ferror@plt+0x5f070>
  434088:	add	x1, x1, #0x5f0
  43408c:	sbfiz	x2, x2, #8, #32
  434090:	add	x1, x1, w0, uxtb
  434094:	ldrb	w2, [x1, x2]
  434098:	cmp	w2, #0x9
  43409c:	b.eq	434198 <ferror@plt+0x30208>  // b.none
  4340a0:	cmp	w2, #0x8
  4340a4:	b.ne	4340e0 <ferror@plt+0x30150>  // b.any
  4340a8:	add	x2, x4, #0xc00
  4340ac:	mov	w1, #0x0                   	// #0
  4340b0:	b	4340c0 <ferror@plt+0x30130>
  4340b4:	add	w1, w1, #0x1
  4340b8:	cmp	w1, #0x1f
  4340bc:	b.eq	4340e0 <ferror@plt+0x30150>  // b.none
  4340c0:	ldr	w3, [x2]
  4340c4:	add	x2, x2, #0xc
  4340c8:	cmp	w3, w0
  4340cc:	b.ne	4340b4 <ferror@plt+0x30124>  // b.any
  4340d0:	ubfiz	x0, x1, #1, #32
  4340d4:	add	x1, x0, w1, uxtw
  4340d8:	add	x1, x4, x1, lsl #2
  4340dc:	ldr	w0, [x1, #3080]
  4340e0:	ret
  4340e4:	sub	w2, w0, #0xe0, lsl #12
  4340e8:	mov	w1, #0x2ffff               	// #196607
  4340ec:	cmp	w2, w1
  4340f0:	b.hi	4340e0 <ferror@plt+0x30150>  // b.pmore
  4340f4:	adrp	x1, 453000 <ferror@plt+0x4f070>
  4340f8:	add	x4, x1, #0x5b0
  4340fc:	lsr	w2, w2, #8
  434100:	add	x3, x4, #0x600
  434104:	mov	w1, #0x270f                	// #9999
  434108:	ldrsh	w2, [x3, x2, lsl #1]
  43410c:	cmp	w2, w1
  434110:	b.gt	4341b8 <ferror@plt+0x30228>
  434114:	adrp	x1, 463000 <ferror@plt+0x5f070>
  434118:	add	x1, x1, #0x5f0
  43411c:	sbfiz	x2, x2, #8, #32
  434120:	add	x1, x1, w0, uxtb
  434124:	ldrb	w2, [x1, x2]
  434128:	cmp	w2, #0x9
  43412c:	b.ne	4340a0 <ferror@plt+0x30110>  // b.any
  434130:	lsr	w1, w0, #8
  434134:	adrp	x2, 454000 <ferror@plt+0x50070>
  434138:	add	x2, x2, #0x6b0
  43413c:	sub	w1, w1, #0xe00
  434140:	add	x4, x2, #0xdb0
  434144:	mov	w3, #0x2710                	// #10000
  434148:	ldrsh	w1, [x4, x1, lsl #1]
  43414c:	cmp	w1, w3
  434150:	b.eq	4340e0 <ferror@plt+0x30150>  // b.none
  434154:	sbfiz	x1, x1, #8, #32
  434158:	adrp	x3, 459000 <ferror@plt+0x55070>
  43415c:	add	x1, x1, w0, uxtb
  434160:	add	x3, x3, #0x1f0
  434164:	mov	w4, #0xffffff              	// #16777215
  434168:	ldr	w1, [x3, x1, lsl #2]
  43416c:	cmp	w1, w4
  434170:	b.ls	4341c4 <ferror@plt+0x30234>  // b.plast
  434174:	mov	x0, #0xffffffffff000000    	// #-16777216
  434178:	add	x2, x2, #0x310
  43417c:	add	x0, x0, w1, uxtw
  434180:	add	x0, x2, x0
  434184:	b	4354e8 <ferror@plt+0x31558>
  434188:	mov	w5, #0xffffd8f0            	// #-10000
  43418c:	add	w2, w2, w5
  434190:	cmp	w2, #0x9
  434194:	b.ne	4340a0 <ferror@plt+0x30110>  // b.any
  434198:	adrp	x2, 454000 <ferror@plt+0x50070>
  43419c:	add	x2, x2, #0x6b0
  4341a0:	add	x1, x2, #0x7b0
  4341a4:	mov	w4, #0x2710                	// #10000
  4341a8:	ldrsh	w1, [x1, x3, lsl #1]
  4341ac:	cmp	w1, w4
  4341b0:	b.ne	434154 <ferror@plt+0x301c4>  // b.any
  4341b4:	ret
  4341b8:	mov	w1, #0xffffd8f0            	// #-10000
  4341bc:	add	w2, w2, w1
  4341c0:	b	434128 <ferror@plt+0x30198>
  4341c4:	cmp	w1, #0x0
  4341c8:	csel	w0, w0, w1, eq  // eq = none
  4341cc:	ret
  4341d0:	stp	x29, x30, [sp, #-144]!
  4341d4:	mov	x29, sp
  4341d8:	stp	x21, x22, [sp, #32]
  4341dc:	mov	x22, x2
  4341e0:	mov	x21, #0x0                   	// #0
  4341e4:	stp	x23, x24, [sp, #48]
  4341e8:	adrp	x24, 453000 <ferror@plt+0x4f070>
  4341ec:	mov	x23, x1
  4341f0:	add	x24, x24, #0x5b0
  4341f4:	stp	x25, x26, [sp, #64]
  4341f8:	mov	w25, #0xfaff                	// #64255
  4341fc:	stp	x27, x28, [sp, #80]
  434200:	mov	x28, x0
  434204:	add	x0, x0, x1
  434208:	movk	w25, #0x2, lsl #16
  43420c:	stp	x19, x20, [sp, #16]
  434210:	str	x0, [sp, #112]
  434214:	add	x0, x24, #0xc00
  434218:	str	w3, [sp, #132]
  43421c:	str	x0, [sp, #136]
  434220:	tbnz	x23, #63, 434230 <ferror@plt+0x302a0>
  434224:	ldr	x0, [sp, #112]
  434228:	cmp	x28, x0
  43422c:	b.cs	43445c <ferror@plt+0x304cc>  // b.hs, b.nlast
  434230:	ldrb	w20, [x28]
  434234:	cbz	w20, 43445c <ferror@plt+0x304cc>
  434238:	mov	x0, x28
  43423c:	bl	4354e8 <ferror@plt+0x31558>
  434240:	mov	w19, w0
  434244:	cmp	w0, w25
  434248:	b.hi	4342bc <ferror@plt+0x3032c>  // b.pmore
  43424c:	lsr	w0, w0, #8
  434250:	mov	w1, #0x270f                	// #9999
  434254:	ldrsh	w0, [x24, x0, lsl #1]
  434258:	cmp	w0, w1
  43425c:	b.le	4343ec <ferror@plt+0x3045c>
  434260:	mov	w2, #0xffffd8f0            	// #-10000
  434264:	add	w26, w0, w2
  434268:	adrp	x0, 46a000 <ferror@plt+0x66070>
  43426c:	and	x20, x20, #0xff
  434270:	cmp	w19, #0x49
  434274:	ldr	x27, [x0, #952]
  434278:	ldr	w0, [sp, #132]
  43427c:	ldrb	w2, [x27, x20]
  434280:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  434284:	add	x20, x28, x2
  434288:	b.ne	434500 <ferror@plt+0x30570>  // b.any
  43428c:	mov	x0, x20
  434290:	bl	4354e8 <ferror@plt+0x31558>
  434294:	cmp	x22, #0x0
  434298:	add	x1, x22, x21
  43429c:	csel	x1, x1, xzr, ne  // ne = any
  4342a0:	cmp	w0, #0x307
  4342a4:	b.eq	434404 <ferror@plt+0x30474>  // b.none
  4342a8:	mov	w0, #0x131                 	// #305
  4342ac:	mov	x28, x20
  4342b0:	bl	4357f8 <ferror@plt+0x31868>
  4342b4:	add	x21, x21, w0, sxtw
  4342b8:	b	434220 <ferror@plt+0x30290>
  4342bc:	sub	w0, w0, #0xe0, lsl #12
  4342c0:	mov	w1, #0x2ffff               	// #196607
  4342c4:	mov	w26, #0x2                   	// #2
  4342c8:	cmp	w0, w1
  4342cc:	b.hi	4342f0 <ferror@plt+0x30360>  // b.pmore
  4342d0:	lsr	w0, w0, #8
  4342d4:	add	x1, x24, #0x600
  4342d8:	mov	w2, #0x270f                	// #9999
  4342dc:	ldrsh	w0, [x1, x0, lsl #1]
  4342e0:	cmp	w0, w2
  4342e4:	b.le	434444 <ferror@plt+0x304b4>
  4342e8:	mov	w1, #0xffffd8f0            	// #-10000
  4342ec:	add	w26, w0, w1
  4342f0:	adrp	x0, 46a000 <ferror@plt+0x66070>
  4342f4:	and	x20, x20, #0xff
  4342f8:	ldr	x27, [x0, #952]
  4342fc:	ldrb	w2, [x27, x20]
  434300:	add	x20, x28, x2
  434304:	mov	w0, #0x300                 	// #768
  434308:	lsr	w0, w0, w26
  43430c:	tbz	w0, #0, 434420 <ferror@plt+0x30490>
  434310:	lsr	w0, w19, #8
  434314:	adrp	x1, 454000 <ferror@plt+0x50070>
  434318:	cmp	w0, #0x2fa
  43431c:	add	x1, x1, #0x6b0
  434320:	b.hi	434360 <ferror@plt+0x303d0>  // b.pmore
  434324:	add	x4, x1, #0x7b0
  434328:	mov	w2, #0x2710                	// #10000
  43432c:	ldrsh	w0, [x4, x0, lsl #1]
  434330:	cmp	w0, w2
  434334:	b.ne	434378 <ferror@plt+0x303e8>  // b.any
  434338:	cmp	w26, #0x8
  43433c:	b.eq	434490 <ferror@plt+0x30500>  // b.none
  434340:	cmp	x22, #0x0
  434344:	add	x1, x22, x21
  434348:	mov	w0, w19
  43434c:	csel	x1, x1, xzr, ne  // ne = any
  434350:	mov	x28, x20
  434354:	bl	4357f8 <ferror@plt+0x31868>
  434358:	add	x21, x21, w0, sxtw
  43435c:	b	434220 <ferror@plt+0x30290>
  434360:	sub	w0, w0, #0xe00
  434364:	add	x4, x1, #0xdb0
  434368:	mov	w2, #0x2710                	// #10000
  43436c:	ldrsh	w0, [x4, x0, lsl #1]
  434370:	cmp	w0, w2
  434374:	b.eq	434338 <ferror@plt+0x303a8>  // b.none
  434378:	sbfiz	x0, x0, #8, #32
  43437c:	adrp	x2, 459000 <ferror@plt+0x55070>
  434380:	add	x0, x0, w19, uxtb
  434384:	add	x2, x2, #0x1f0
  434388:	mov	w5, #0xffffff              	// #16777215
  43438c:	ldr	w4, [x2, x0, lsl #2]
  434390:	cmp	w4, w5
  434394:	b.ls	43447c <ferror@plt+0x304ec>  // b.plast
  434398:	mov	w0, #0xff000000            	// #-16777216
  43439c:	add	w4, w4, w0
  4343a0:	add	x0, x1, #0x310
  4343a4:	cmp	w26, #0x8
  4343a8:	add	x28, x0, w4, sxtw
  4343ac:	cbz	x22, 4344d4 <ferror@plt+0x30544>
  4343b0:	add	x26, x22, x21
  4343b4:	b.eq	4343c4 <ferror@plt+0x30434>  // b.none
  4343b8:	ldrb	w0, [x0, w4, sxtw]
  4343bc:	ldrb	w0, [x27, x0]
  4343c0:	add	x28, x28, x0
  4343c4:	mov	x0, x28
  4343c8:	bl	4034d0 <strlen@plt>
  4343cc:	sxtw	x19, w0
  4343d0:	mov	x1, x28
  4343d4:	mov	x0, x26
  4343d8:	mov	x2, x19
  4343dc:	bl	403460 <memcpy@plt>
  4343e0:	add	x21, x21, x19
  4343e4:	mov	x28, x20
  4343e8:	b	434220 <ferror@plt+0x30290>
  4343ec:	adrp	x1, 463000 <ferror@plt+0x5f070>
  4343f0:	add	x1, x1, #0x5f0
  4343f4:	sbfiz	x0, x0, #8, #32
  4343f8:	add	x1, x1, w19, uxtb
  4343fc:	ldrb	w26, [x1, x0]
  434400:	b	434268 <ferror@plt+0x302d8>
  434404:	mov	w0, #0x69                  	// #105
  434408:	bl	4357f8 <ferror@plt+0x31868>
  43440c:	ldrb	w1, [x20]
  434410:	add	x21, x21, w0, sxtw
  434414:	ldrb	w4, [x27, x1]
  434418:	add	x28, x20, x4
  43441c:	b	434220 <ferror@plt+0x30290>
  434420:	cbz	x22, 434438 <ferror@plt+0x304a8>
  434424:	mov	x1, x28
  434428:	add	x0, x22, x21
  43442c:	str	x2, [sp, #96]
  434430:	bl	403460 <memcpy@plt>
  434434:	ldr	x2, [sp, #96]
  434438:	add	x21, x21, x2
  43443c:	mov	x28, x20
  434440:	b	434220 <ferror@plt+0x30290>
  434444:	adrp	x1, 463000 <ferror@plt+0x5f070>
  434448:	add	x1, x1, #0x5f0
  43444c:	sbfiz	x0, x0, #8, #32
  434450:	add	x1, x1, w19, uxtb
  434454:	ldrb	w26, [x1, x0]
  434458:	b	4342f0 <ferror@plt+0x30360>
  43445c:	mov	x0, x21
  434460:	ldp	x19, x20, [sp, #16]
  434464:	ldp	x21, x22, [sp, #32]
  434468:	ldp	x23, x24, [sp, #48]
  43446c:	ldp	x25, x26, [sp, #64]
  434470:	ldp	x27, x28, [sp, #80]
  434474:	ldp	x29, x30, [sp], #144
  434478:	ret
  43447c:	cmp	w26, #0x8
  434480:	b.eq	434494 <ferror@plt+0x30504>  // b.none
  434484:	cmp	w4, #0x0
  434488:	csel	w19, w19, w4, eq  // eq = none
  43448c:	b	434340 <ferror@plt+0x303b0>
  434490:	mov	w4, #0x0                   	// #0
  434494:	add	x1, x24, #0xc00
  434498:	mov	w0, #0x0                   	// #0
  43449c:	b	4344ac <ferror@plt+0x3051c>
  4344a0:	add	w0, w0, #0x1
  4344a4:	cmp	w0, #0x1f
  4344a8:	b.eq	434484 <ferror@plt+0x304f4>  // b.none
  4344ac:	ldr	w2, [x1]
  4344b0:	add	x1, x1, #0xc
  4344b4:	cmp	w2, w19
  4344b8:	b.ne	4344a0 <ferror@plt+0x30510>  // b.any
  4344bc:	ubfiz	x1, x0, #1, #32
  4344c0:	add	x0, x1, w0, uxtw
  4344c4:	ldr	x1, [sp, #136]
  4344c8:	add	x0, x1, x0, lsl #2
  4344cc:	ldr	w4, [x0, #8]
  4344d0:	b	434484 <ferror@plt+0x304f4>
  4344d4:	b.eq	4344f0 <ferror@plt+0x30560>  // b.none
  4344d8:	ldrb	w0, [x0, w4, sxtw]
  4344dc:	ldrb	w0, [x27, x0]
  4344e0:	add	x0, x28, x0
  4344e4:	bl	4034d0 <strlen@plt>
  4344e8:	sxtw	x19, w0
  4344ec:	b	4343e0 <ferror@plt+0x30450>
  4344f0:	mov	x0, x28
  4344f4:	bl	4034d0 <strlen@plt>
  4344f8:	sxtw	x19, w0
  4344fc:	b	4343e0 <ferror@plt+0x30450>
  434500:	ldr	w0, [sp, #132]
  434504:	cmp	w0, #0x2
  434508:	b.eq	434578 <ferror@plt+0x305e8>  // b.none
  43450c:	nop
  434510:	cmp	w19, #0x3a3
  434514:	b.ne	434304 <ferror@plt+0x30374>  // b.any
  434518:	tbnz	x23, #63, 43452c <ferror@plt+0x3059c>
  43451c:	ldr	x0, [sp, #112]
  434520:	mov	w19, #0x3c2                 	// #962
  434524:	cmp	x20, x0
  434528:	b.cs	434340 <ferror@plt+0x303b0>  // b.hs, b.nlast
  43452c:	ldrb	w0, [x20]
  434530:	mov	w19, #0x3c2                 	// #962
  434534:	cbz	w0, 434340 <ferror@plt+0x303b0>
  434538:	mov	x0, x20
  43453c:	bl	4354e8 <ferror@plt+0x31558>
  434540:	cmp	w0, w25
  434544:	b.hi	4346c0 <ferror@plt+0x30730>  // b.pmore
  434548:	lsr	w1, w0, #8
  43454c:	mov	w2, #0x270f                	// #9999
  434550:	ldrsh	w1, [x24, x1, lsl #1]
  434554:	cmp	w1, w2
  434558:	b.le	4346e8 <ferror@plt+0x30758>
  43455c:	mov	w0, #0xffffd8f0            	// #-10000
  434560:	add	w1, w1, w0
  434564:	mov	w19, #0x3e0                 	// #992
  434568:	lsr	w19, w19, w1
  43456c:	and	w19, w19, #0x1
  434570:	add	w19, w19, #0x3c2
  434574:	b	434340 <ferror@plt+0x303b0>
  434578:	cmp	w19, #0x128
  43457c:	sub	w0, w19, #0xcc
  434580:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  434584:	b.hi	4345e4 <ferror@plt+0x30654>  // b.pmore
  434588:	cbz	x22, 434678 <ferror@plt+0x306e8>
  43458c:	add	x1, x22, x21
  434590:	mov	w0, #0x69                  	// #105
  434594:	bl	4357f8 <ferror@plt+0x31868>
  434598:	mov	w1, w0
  43459c:	mov	w0, #0x307                 	// #775
  4345a0:	add	x21, x21, w1, sxtw
  4345a4:	add	x1, x22, x21
  4345a8:	bl	4357f8 <ferror@plt+0x31868>
  4345ac:	cmp	w19, #0xcd
  4345b0:	add	x21, x21, w0, sxtw
  4345b4:	b.eq	434728 <ferror@plt+0x30798>  // b.none
  4345b8:	cmp	w19, #0x128
  4345bc:	b.eq	434710 <ferror@plt+0x30780>  // b.none
  4345c0:	add	x1, x22, x21
  4345c4:	cmp	w19, #0xcc
  4345c8:	mov	x28, x20
  4345cc:	b.ne	434220 <ferror@plt+0x30290>  // b.any
  4345d0:	mov	w0, #0x300                 	// #768
  4345d4:	mov	x28, x20
  4345d8:	bl	4357f8 <ferror@plt+0x31868>
  4345dc:	add	x21, x21, w0, sxtw
  4345e0:	b	434220 <ferror@plt+0x30290>
  4345e4:	cmp	w19, #0x12e
  4345e8:	sub	w0, w19, #0x49
  4345ec:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4345f0:	b.hi	434510 <ferror@plt+0x30580>  // b.pmore
  4345f4:	ldrb	w1, [x20]
  4345f8:	cbz	w1, 434510 <ferror@plt+0x30580>
  4345fc:	mov	x5, x20
  434600:	b	434620 <ferror@plt+0x30690>
  434604:	ldr	x2, [sp, #104]
  434608:	cbz	w0, 434510 <ferror@plt+0x30580>
  43460c:	ldr	x5, [sp, #120]
  434610:	ldrb	w0, [x27, x1]
  434614:	add	x5, x5, x0
  434618:	ldrb	w1, [x5]
  43461c:	cbz	w1, 434510 <ferror@plt+0x30580>
  434620:	mov	x0, x5
  434624:	str	w1, [sp, #96]
  434628:	str	x2, [sp, #104]
  43462c:	str	x5, [sp, #120]
  434630:	bl	4354e8 <ferror@plt+0x31558>
  434634:	bl	437890 <ferror@plt+0x33900>
  434638:	cmp	w0, #0xe6
  43463c:	ldr	w1, [sp, #96]
  434640:	and	x1, x1, #0xff
  434644:	b.ne	434604 <ferror@plt+0x30674>  // b.any
  434648:	mov	w0, w19
  43464c:	bl	434058 <ferror@plt+0x300c8>
  434650:	cbz	x22, 434748 <ferror@plt+0x307b8>
  434654:	add	x1, x22, x21
  434658:	bl	4357f8 <ferror@plt+0x31868>
  43465c:	add	x21, x21, w0, sxtw
  434660:	add	x1, x22, x21
  434664:	mov	w0, #0x307                 	// #775
  434668:	mov	x28, x20
  43466c:	bl	4357f8 <ferror@plt+0x31868>
  434670:	add	x21, x21, w0, sxtw
  434674:	b	434220 <ferror@plt+0x30290>
  434678:	mov	x1, #0x0                   	// #0
  43467c:	mov	w0, #0x69                  	// #105
  434680:	bl	4357f8 <ferror@plt+0x31868>
  434684:	mov	w26, w0
  434688:	mov	x1, #0x0                   	// #0
  43468c:	mov	w0, #0x307                 	// #775
  434690:	bl	4357f8 <ferror@plt+0x31868>
  434694:	sxtw	x2, w26
  434698:	cmp	w19, #0xcd
  43469c:	add	x2, x2, w0, sxtw
  4346a0:	add	x21, x21, x2
  4346a4:	b.eq	43475c <ferror@plt+0x307cc>  // b.none
  4346a8:	cmp	w19, #0x128
  4346ac:	b.eq	434740 <ferror@plt+0x307b0>  // b.none
  4346b0:	cmp	w19, #0xcc
  4346b4:	b.ne	43443c <ferror@plt+0x304ac>  // b.any
  4346b8:	mov	x1, #0x0                   	// #0
  4346bc:	b	4345d0 <ferror@plt+0x30640>
  4346c0:	sub	w1, w0, #0xe0, lsl #12
  4346c4:	mov	w2, #0x2ffff               	// #196607
  4346c8:	cmp	w1, w2
  4346cc:	b.hi	434340 <ferror@plt+0x303b0>  // b.pmore
  4346d0:	lsr	w1, w1, #8
  4346d4:	add	x2, x24, #0x600
  4346d8:	mov	w3, #0x270f                	// #9999
  4346dc:	ldrsh	w1, [x2, x1, lsl #1]
  4346e0:	cmp	w1, w3
  4346e4:	b.gt	43455c <ferror@plt+0x305cc>
  4346e8:	adrp	x2, 463000 <ferror@plt+0x5f070>
  4346ec:	add	x2, x2, #0x5f0
  4346f0:	sbfiz	x1, x1, #8, #32
  4346f4:	add	x0, x2, w0, uxtb
  4346f8:	mov	w19, #0x3e0                 	// #992
  4346fc:	ldrb	w0, [x0, x1]
  434700:	lsr	w19, w19, w0
  434704:	and	w19, w19, #0x1
  434708:	add	w19, w19, #0x3c2
  43470c:	b	434340 <ferror@plt+0x303b0>
  434710:	add	x1, x22, x21
  434714:	mov	w0, #0x303                 	// #771
  434718:	mov	x28, x20
  43471c:	bl	4357f8 <ferror@plt+0x31868>
  434720:	add	x21, x21, w0, sxtw
  434724:	b	434220 <ferror@plt+0x30290>
  434728:	add	x1, x22, x21
  43472c:	mov	w0, #0x301                 	// #769
  434730:	mov	x28, x20
  434734:	bl	4357f8 <ferror@plt+0x31868>
  434738:	add	x21, x21, w0, sxtw
  43473c:	b	434220 <ferror@plt+0x30290>
  434740:	mov	x1, #0x0                   	// #0
  434744:	b	434714 <ferror@plt+0x30784>
  434748:	mov	x1, #0x0                   	// #0
  43474c:	bl	4357f8 <ferror@plt+0x31868>
  434750:	mov	x1, #0x0                   	// #0
  434754:	add	x21, x21, w0, sxtw
  434758:	b	434664 <ferror@plt+0x306d4>
  43475c:	mov	x1, #0x0                   	// #0
  434760:	b	43472c <ferror@plt+0x3079c>
  434764:	nop
  434768:	adrp	x5, 453000 <ferror@plt+0x4f070>
  43476c:	add	x5, x5, #0x5b0
  434770:	mov	w2, w0
  434774:	add	x1, x5, #0xc00
  434778:	add	x4, x5, #0xd74
  43477c:	nop
  434780:	ldr	w0, [x1]
  434784:	cmp	w0, w2
  434788:	b.eq	4347ec <ferror@plt+0x3085c>  // b.none
  43478c:	ldr	w3, [x1, #4]
  434790:	cmp	w3, w2
  434794:	b.eq	4347f0 <ferror@plt+0x30860>  // b.none
  434798:	ldr	w3, [x1, #8]
  43479c:	add	x1, x1, #0xc
  4347a0:	cmp	w3, w2
  4347a4:	b.eq	4347f0 <ferror@plt+0x30860>  // b.none
  4347a8:	cmp	x1, x4
  4347ac:	b.ne	434780 <ferror@plt+0x307f0>  // b.any
  4347b0:	mov	w0, #0xfaff                	// #64255
  4347b4:	movk	w0, #0x2, lsl #16
  4347b8:	cmp	w2, w0
  4347bc:	b.hi	4347f4 <ferror@plt+0x30864>  // b.pmore
  4347c0:	lsr	w0, w2, #8
  4347c4:	mov	w1, #0x270f                	// #9999
  4347c8:	ldrsh	w0, [x5, x0, lsl #1]
  4347cc:	cmp	w0, w1
  4347d0:	b.le	43481c <ferror@plt+0x3088c>
  4347d4:	mov	w1, #0x2715                	// #10005
  4347d8:	cmp	w0, w1
  4347dc:	cset	w1, eq  // eq = none
  4347e0:	mov	w0, w2
  4347e4:	cbz	w1, 4347f0 <ferror@plt+0x30860>
  4347e8:	b	433a40 <ferror@plt+0x2fab0>
  4347ec:	mov	w0, w2
  4347f0:	ret
  4347f4:	sub	w0, w2, #0xe0, lsl #12
  4347f8:	mov	w1, #0x2ffff               	// #196607
  4347fc:	cmp	w0, w1
  434800:	b.hi	4347ec <ferror@plt+0x3085c>  // b.pmore
  434804:	add	x5, x5, #0x600
  434808:	lsr	w0, w0, #8
  43480c:	mov	w1, #0x270f                	// #9999
  434810:	ldrsh	w0, [x5, x0, lsl #1]
  434814:	cmp	w0, w1
  434818:	b.gt	4347d4 <ferror@plt+0x30844>
  43481c:	adrp	x1, 463000 <ferror@plt+0x5f070>
  434820:	add	x1, x1, #0x5f0
  434824:	add	x1, x1, w2, uxtb
  434828:	sbfiz	x0, x0, #8, #32
  43482c:	ldrb	w0, [x1, x0]
  434830:	cmp	w0, #0x5
  434834:	cset	w1, eq  // eq = none
  434838:	b	4347e0 <ferror@plt+0x30850>
  43483c:	nop
  434840:	mov	w2, #0xfaff                	// #64255
  434844:	mov	w1, w0
  434848:	movk	w2, #0x2, lsl #16
  43484c:	cmp	w0, w2
  434850:	b.hi	4348c8 <ferror@plt+0x30938>  // b.pmore
  434854:	lsr	w3, w1, #8
  434858:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43485c:	add	x0, x0, #0x5b0
  434860:	mov	w2, #0x270f                	// #9999
  434864:	ldrsh	w0, [x0, x3, lsl #1]
  434868:	cmp	w0, w2
  43486c:	b.gt	434920 <ferror@plt+0x30990>
  434870:	adrp	x2, 463000 <ferror@plt+0x5f070>
  434874:	add	x2, x2, #0x5f0
  434878:	sbfiz	x0, x0, #8, #32
  43487c:	add	x2, x2, w1, uxtb
  434880:	ldrb	w0, [x2, x0]
  434884:	cmp	w0, #0xd
  434888:	cset	w0, eq  // eq = none
  43488c:	adrp	x2, 454000 <ferror@plt+0x50070>
  434890:	add	x2, x2, #0x6b0
  434894:	add	x2, x2, #0x7b0
  434898:	cbz	w0, 434950 <ferror@plt+0x309c0>
  43489c:	ldrsh	w2, [x2, x3, lsl #1]
  4348a0:	mov	w4, #0x2710                	// #10000
  4348a4:	mov	w0, #0x0                   	// #0
  4348a8:	cmp	w2, w4
  4348ac:	b.eq	4348c4 <ferror@plt+0x30934>  // b.none
  4348b0:	sbfiz	x2, x2, #8, #32
  4348b4:	adrp	x0, 459000 <ferror@plt+0x55070>
  4348b8:	add	x1, x2, w1, uxtb
  4348bc:	add	x0, x0, #0x1f0
  4348c0:	ldr	w0, [x0, x1, lsl #2]
  4348c4:	ret
  4348c8:	sub	w2, w0, #0xe0, lsl #12
  4348cc:	mov	w0, #0x2ffff               	// #196607
  4348d0:	cmp	w2, w0
  4348d4:	b.hi	434950 <ferror@plt+0x309c0>  // b.pmore
  4348d8:	adrp	x0, 453000 <ferror@plt+0x4f070>
  4348dc:	add	x0, x0, #0x5b0
  4348e0:	lsr	w2, w2, #8
  4348e4:	add	x0, x0, #0x600
  4348e8:	mov	w3, #0x270f                	// #9999
  4348ec:	ldrsh	w0, [x0, x2, lsl #1]
  4348f0:	cmp	w0, w3
  4348f4:	b.le	434930 <ferror@plt+0x309a0>
  4348f8:	mov	w2, #0x271d                	// #10013
  4348fc:	cmp	w0, w2
  434900:	cset	w0, eq  // eq = none
  434904:	cbz	w0, 434950 <ferror@plt+0x309c0>
  434908:	lsr	w3, w1, #8
  43490c:	adrp	x2, 454000 <ferror@plt+0x50070>
  434910:	add	x2, x2, #0x6b0
  434914:	sub	w3, w3, #0xe00
  434918:	add	x2, x2, #0xdb0
  43491c:	b	43489c <ferror@plt+0x3090c>
  434920:	mov	w2, #0x271d                	// #10013
  434924:	cmp	w0, w2
  434928:	cset	w0, eq  // eq = none
  43492c:	b	43488c <ferror@plt+0x308fc>
  434930:	adrp	x2, 463000 <ferror@plt+0x5f070>
  434934:	add	x2, x2, #0x5f0
  434938:	sbfiz	x0, x0, #8, #32
  43493c:	add	x2, x2, w1, uxtb
  434940:	ldrb	w0, [x2, x0]
  434944:	cmp	w0, #0xd
  434948:	cset	w0, eq  // eq = none
  43494c:	b	434904 <ferror@plt+0x30974>
  434950:	mov	w0, #0xffffffff            	// #-1
  434954:	ret
  434958:	mov	w1, w0
  43495c:	sub	w0, w0, #0x41
  434960:	cmp	w0, #0x5
  434964:	b.ls	434a00 <ferror@plt+0x30a70>  // b.plast
  434968:	sub	w0, w1, #0x61
  43496c:	cmp	w0, #0x5
  434970:	b.ls	4349f8 <ferror@plt+0x30a68>  // b.plast
  434974:	mov	w0, #0xfaff                	// #64255
  434978:	movk	w0, #0x2, lsl #16
  43497c:	cmp	w1, w0
  434980:	b.hi	434a08 <ferror@plt+0x30a78>  // b.pmore
  434984:	lsr	w3, w1, #8
  434988:	adrp	x0, 453000 <ferror@plt+0x4f070>
  43498c:	add	x0, x0, #0x5b0
  434990:	mov	w2, #0x270f                	// #9999
  434994:	ldrsh	w0, [x0, x3, lsl #1]
  434998:	cmp	w0, w2
  43499c:	b.gt	434a60 <ferror@plt+0x30ad0>
  4349a0:	adrp	x2, 463000 <ferror@plt+0x5f070>
  4349a4:	add	x2, x2, #0x5f0
  4349a8:	sbfiz	x0, x0, #8, #32
  4349ac:	add	x2, x2, w1, uxtb
  4349b0:	ldrb	w0, [x2, x0]
  4349b4:	cmp	w0, #0xd
  4349b8:	cset	w0, eq  // eq = none
  4349bc:	adrp	x2, 454000 <ferror@plt+0x50070>
  4349c0:	add	x2, x2, #0x6b0
  4349c4:	add	x2, x2, #0x7b0
  4349c8:	cbz	w0, 434a90 <ferror@plt+0x30b00>
  4349cc:	ldrsh	w2, [x2, x3, lsl #1]
  4349d0:	mov	w4, #0x2710                	// #10000
  4349d4:	mov	w0, #0x0                   	// #0
  4349d8:	cmp	w2, w4
  4349dc:	b.eq	4349f4 <ferror@plt+0x30a64>  // b.none
  4349e0:	sbfiz	x2, x2, #8, #32
  4349e4:	adrp	x0, 459000 <ferror@plt+0x55070>
  4349e8:	add	x1, x2, w1, uxtb
  4349ec:	add	x0, x0, #0x1f0
  4349f0:	ldr	w0, [x0, x1, lsl #2]
  4349f4:	ret
  4349f8:	sub	w0, w1, #0x57
  4349fc:	ret
  434a00:	sub	w0, w1, #0x37
  434a04:	ret
  434a08:	sub	w2, w1, #0xe0, lsl #12
  434a0c:	mov	w0, #0x2ffff               	// #196607
  434a10:	cmp	w2, w0
  434a14:	b.hi	434a90 <ferror@plt+0x30b00>  // b.pmore
  434a18:	adrp	x0, 453000 <ferror@plt+0x4f070>
  434a1c:	add	x0, x0, #0x5b0
  434a20:	lsr	w2, w2, #8
  434a24:	add	x0, x0, #0x600
  434a28:	mov	w3, #0x270f                	// #9999
  434a2c:	ldrsh	w0, [x0, x2, lsl #1]
  434a30:	cmp	w0, w3
  434a34:	b.le	434a70 <ferror@plt+0x30ae0>
  434a38:	mov	w2, #0x271d                	// #10013
  434a3c:	cmp	w0, w2
  434a40:	cset	w0, eq  // eq = none
  434a44:	cbz	w0, 434a90 <ferror@plt+0x30b00>
  434a48:	lsr	w3, w1, #8
  434a4c:	adrp	x2, 454000 <ferror@plt+0x50070>
  434a50:	add	x2, x2, #0x6b0
  434a54:	sub	w3, w3, #0xe00
  434a58:	add	x2, x2, #0xdb0
  434a5c:	b	4349cc <ferror@plt+0x30a3c>
  434a60:	mov	w2, #0x271d                	// #10013
  434a64:	cmp	w0, w2
  434a68:	cset	w0, eq  // eq = none
  434a6c:	b	4349bc <ferror@plt+0x30a2c>
  434a70:	adrp	x2, 463000 <ferror@plt+0x5f070>
  434a74:	add	x2, x2, #0x5f0
  434a78:	sbfiz	x0, x0, #8, #32
  434a7c:	add	x2, x2, w1, uxtb
  434a80:	ldrb	w0, [x2, x0]
  434a84:	cmp	w0, #0xd
  434a88:	cset	w0, eq  // eq = none
  434a8c:	b	434a44 <ferror@plt+0x30ab4>
  434a90:	mov	w0, #0xffffffff            	// #-1
  434a94:	ret
  434a98:	mov	w2, #0xfaff                	// #64255
  434a9c:	mov	w1, w0
  434aa0:	movk	w2, #0x2, lsl #16
  434aa4:	cmp	w0, w2
  434aa8:	b.hi	434ad4 <ferror@plt+0x30b44>  // b.pmore
  434aac:	lsr	w2, w1, #8
  434ab0:	adrp	x0, 453000 <ferror@plt+0x4f070>
  434ab4:	add	x0, x0, #0x5b0
  434ab8:	mov	w3, #0x270f                	// #9999
  434abc:	ldrsh	w0, [x0, x2, lsl #1]
  434ac0:	cmp	w0, w3
  434ac4:	b.le	434b08 <ferror@plt+0x30b78>
  434ac8:	mov	w1, #0xffffd8f0            	// #-10000
  434acc:	add	w0, w0, w1
  434ad0:	ret
  434ad4:	sub	w2, w0, #0xe0, lsl #12
  434ad8:	mov	w3, #0x2ffff               	// #196607
  434adc:	mov	w0, #0x2                   	// #2
  434ae0:	cmp	w2, w3
  434ae4:	b.hi	434ad0 <ferror@plt+0x30b40>  // b.pmore
  434ae8:	adrp	x0, 453000 <ferror@plt+0x4f070>
  434aec:	add	x0, x0, #0x5b0
  434af0:	lsr	w2, w2, #8
  434af4:	add	x0, x0, #0x600
  434af8:	mov	w3, #0x270f                	// #9999
  434afc:	ldrsh	w0, [x0, x2, lsl #1]
  434b00:	cmp	w0, w3
  434b04:	b.gt	434ac8 <ferror@plt+0x30b38>
  434b08:	adrp	x2, 463000 <ferror@plt+0x5f070>
  434b0c:	add	x2, x2, #0x5f0
  434b10:	add	x1, x2, w1, uxtb
  434b14:	sbfiz	x0, x0, #8, #32
  434b18:	ldrb	w0, [x1, x0]
  434b1c:	ret
  434b20:	stp	x29, x30, [sp, #-48]!
  434b24:	mov	x29, sp
  434b28:	stp	x19, x20, [sp, #16]
  434b2c:	cbz	x0, 434bbc <ferror@plt+0x30c2c>
  434b30:	mov	x20, x0
  434b34:	mov	w0, #0x0                   	// #0
  434b38:	stp	x21, x22, [sp, #32]
  434b3c:	mov	x21, x1
  434b40:	mov	x1, #0x0                   	// #0
  434b44:	bl	403f80 <setlocale@plt>
  434b48:	cbz	x0, 434c24 <ferror@plt+0x30c94>
  434b4c:	ldrb	w1, [x0]
  434b50:	cmp	w1, #0x6c
  434b54:	b.eq	434c10 <ferror@plt+0x30c80>  // b.none
  434b58:	cmp	w1, #0x74
  434b5c:	b.eq	434c00 <ferror@plt+0x30c70>  // b.none
  434b60:	cmp	w1, #0x61
  434b64:	mov	w19, #0x0                   	// #0
  434b68:	b.eq	434bf0 <ferror@plt+0x30c60>  // b.none
  434b6c:	mov	w3, w19
  434b70:	mov	x1, x21
  434b74:	mov	x2, #0x0                   	// #0
  434b78:	mov	x0, x20
  434b7c:	bl	433bd0 <ferror@plt+0x2fc40>
  434b80:	mov	x22, x0
  434b84:	add	x0, x0, #0x1
  434b88:	bl	417c00 <ferror@plt+0x13c70>
  434b8c:	mov	w3, w19
  434b90:	mov	x19, x0
  434b94:	mov	x1, x21
  434b98:	mov	x2, x19
  434b9c:	mov	x0, x20
  434ba0:	bl	433bd0 <ferror@plt+0x2fc40>
  434ba4:	strb	wzr, [x19, x22]
  434ba8:	mov	x0, x19
  434bac:	ldp	x19, x20, [sp, #16]
  434bb0:	ldp	x21, x22, [sp, #32]
  434bb4:	ldp	x29, x30, [sp], #48
  434bb8:	ret
  434bbc:	adrp	x1, 455000 <ferror@plt+0x51070>
  434bc0:	add	x1, x1, #0x7b0
  434bc4:	add	x1, x1, #0x2b0
  434bc8:	mov	x19, #0x0                   	// #0
  434bcc:	adrp	x2, 44c000 <ferror@plt+0x48070>
  434bd0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  434bd4:	add	x2, x2, #0x3c8
  434bd8:	add	x0, x0, #0xf78
  434bdc:	bl	419d28 <ferror@plt+0x15d98>
  434be0:	mov	x0, x19
  434be4:	ldp	x19, x20, [sp, #16]
  434be8:	ldp	x29, x30, [sp], #48
  434bec:	ret
  434bf0:	ldrb	w0, [x0, #1]
  434bf4:	cmp	w0, #0x7a
  434bf8:	cset	w19, eq  // eq = none
  434bfc:	b	434b6c <ferror@plt+0x30bdc>
  434c00:	ldrb	w0, [x0, #1]
  434c04:	cmp	w0, #0x72
  434c08:	cset	w19, eq  // eq = none
  434c0c:	b	434b6c <ferror@plt+0x30bdc>
  434c10:	ldrb	w0, [x0, #1]
  434c14:	cmp	w0, #0x74
  434c18:	cset	w19, eq  // eq = none
  434c1c:	lsl	w19, w19, #1
  434c20:	b	434b6c <ferror@plt+0x30bdc>
  434c24:	mov	w19, #0x0                   	// #0
  434c28:	b	434b6c <ferror@plt+0x30bdc>
  434c2c:	nop
  434c30:	stp	x29, x30, [sp, #-48]!
  434c34:	mov	x29, sp
  434c38:	stp	x19, x20, [sp, #16]
  434c3c:	cbz	x0, 434ccc <ferror@plt+0x30d3c>
  434c40:	mov	x20, x0
  434c44:	mov	w0, #0x0                   	// #0
  434c48:	stp	x21, x22, [sp, #32]
  434c4c:	mov	x21, x1
  434c50:	mov	x1, #0x0                   	// #0
  434c54:	bl	403f80 <setlocale@plt>
  434c58:	cbz	x0, 434d34 <ferror@plt+0x30da4>
  434c5c:	ldrb	w1, [x0]
  434c60:	cmp	w1, #0x6c
  434c64:	b.eq	434d20 <ferror@plt+0x30d90>  // b.none
  434c68:	cmp	w1, #0x74
  434c6c:	b.eq	434d10 <ferror@plt+0x30d80>  // b.none
  434c70:	cmp	w1, #0x61
  434c74:	mov	w19, #0x0                   	// #0
  434c78:	b.eq	434d00 <ferror@plt+0x30d70>  // b.none
  434c7c:	mov	w3, w19
  434c80:	mov	x1, x21
  434c84:	mov	x2, #0x0                   	// #0
  434c88:	mov	x0, x20
  434c8c:	bl	4341d0 <ferror@plt+0x30240>
  434c90:	mov	x22, x0
  434c94:	add	x0, x0, #0x1
  434c98:	bl	417c00 <ferror@plt+0x13c70>
  434c9c:	mov	w3, w19
  434ca0:	mov	x19, x0
  434ca4:	mov	x1, x21
  434ca8:	mov	x2, x19
  434cac:	mov	x0, x20
  434cb0:	bl	4341d0 <ferror@plt+0x30240>
  434cb4:	strb	wzr, [x19, x22]
  434cb8:	mov	x0, x19
  434cbc:	ldp	x19, x20, [sp, #16]
  434cc0:	ldp	x21, x22, [sp, #32]
  434cc4:	ldp	x29, x30, [sp], #48
  434cc8:	ret
  434ccc:	adrp	x1, 455000 <ferror@plt+0x51070>
  434cd0:	add	x1, x1, #0x7b0
  434cd4:	add	x1, x1, #0x2c0
  434cd8:	mov	x19, #0x0                   	// #0
  434cdc:	adrp	x2, 44c000 <ferror@plt+0x48070>
  434ce0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  434ce4:	add	x2, x2, #0x3c8
  434ce8:	add	x0, x0, #0xf78
  434cec:	bl	419d28 <ferror@plt+0x15d98>
  434cf0:	mov	x0, x19
  434cf4:	ldp	x19, x20, [sp, #16]
  434cf8:	ldp	x29, x30, [sp], #48
  434cfc:	ret
  434d00:	ldrb	w0, [x0, #1]
  434d04:	cmp	w0, #0x7a
  434d08:	cset	w19, eq  // eq = none
  434d0c:	b	434c7c <ferror@plt+0x30cec>
  434d10:	ldrb	w0, [x0, #1]
  434d14:	cmp	w0, #0x72
  434d18:	cset	w19, eq  // eq = none
  434d1c:	b	434c7c <ferror@plt+0x30cec>
  434d20:	ldrb	w0, [x0, #1]
  434d24:	cmp	w0, #0x74
  434d28:	cset	w19, eq  // eq = none
  434d2c:	lsl	w19, w19, #1
  434d30:	b	434c7c <ferror@plt+0x30cec>
  434d34:	mov	w19, #0x0                   	// #0
  434d38:	b	434c7c <ferror@plt+0x30cec>
  434d3c:	nop
  434d40:	stp	x29, x30, [sp, #-64]!
  434d44:	mov	x29, sp
  434d48:	cbz	x0, 434e7c <ferror@plt+0x30eec>
  434d4c:	stp	x19, x20, [sp, #16]
  434d50:	adrp	x19, 455000 <ferror@plt+0x51070>
  434d54:	add	x19, x19, #0x7b0
  434d58:	stp	x21, x22, [sp, #32]
  434d5c:	mov	x22, x0
  434d60:	mov	x20, x1
  434d64:	mov	x0, #0x0                   	// #0
  434d68:	add	x19, x19, #0x2e0
  434d6c:	str	x23, [sp, #48]
  434d70:	bl	42aef0 <ferror@plt+0x26f60>
  434d74:	mov	x23, x22
  434d78:	mov	x21, x0
  434d7c:	nop
  434d80:	tbnz	x20, #63, 434d90 <ferror@plt+0x30e00>
  434d84:	add	x0, x22, x20
  434d88:	cmp	x23, x0
  434d8c:	b.cs	434e40 <ferror@plt+0x30eb0>  // b.hs, b.nlast
  434d90:	ldrb	w0, [x23]
  434d94:	cbz	w0, 434e40 <ferror@plt+0x30eb0>
  434d98:	mov	x0, x23
  434d9c:	bl	4354e8 <ferror@plt+0x31558>
  434da0:	sub	w2, w0, #0xb5
  434da4:	mov	w1, #0xfa62                	// #64098
  434da8:	cmp	w2, w1
  434dac:	b.ls	434dd8 <ferror@plt+0x30e48>  // b.plast
  434db0:	bl	434058 <ferror@plt+0x300c8>
  434db4:	mov	w1, w0
  434db8:	mov	x0, x21
  434dbc:	bl	42b6a8 <ferror@plt+0x27718>
  434dc0:	adrp	x1, 46a000 <ferror@plt+0x66070>
  434dc4:	ldrb	w0, [x23]
  434dc8:	ldr	x1, [x1, #952]
  434dcc:	ldrb	w0, [x1, x0]
  434dd0:	add	x23, x23, x0
  434dd4:	b	434d80 <ferror@plt+0x30df0>
  434dd8:	mov	w4, #0x1fb4                	// #8116
  434ddc:	mov	w5, #0x9f                  	// #159
  434de0:	mov	w1, #0x0                   	// #0
  434de4:	b	434e14 <ferror@plt+0x30e84>
  434de8:	add	w3, w5, w2
  434dec:	cmp	w1, w2
  434df0:	b.eq	434db0 <ferror@plt+0x30e20>  // b.none
  434df4:	add	w3, w3, w3, lsr #31
  434df8:	cmp	w4, w0
  434dfc:	b.cs	434e5c <ferror@plt+0x30ecc>  // b.hs, b.nlast
  434e00:	asr	w3, w3, #1
  434e04:	mov	w1, w2
  434e08:	sbfiz	x2, x3, #2, #32
  434e0c:	add	x3, x2, w3, sxtw
  434e10:	ldrh	w4, [x19, x3, lsl #1]
  434e14:	add	w2, w5, w1
  434e18:	cmp	w4, w0
  434e1c:	add	w2, w2, w2, lsr #31
  434e20:	asr	w2, w2, #1
  434e24:	b.ne	434de8 <ferror@plt+0x30e58>  // b.any
  434e28:	mov	w1, #0xa                   	// #10
  434e2c:	mov	x0, x21
  434e30:	smaddl	x1, w2, w1, x19
  434e34:	add	x1, x1, #0x2
  434e38:	bl	42b150 <ferror@plt+0x271c0>
  434e3c:	b	434dc0 <ferror@plt+0x30e30>
  434e40:	mov	x0, x21
  434e44:	mov	w1, #0x0                   	// #0
  434e48:	ldp	x19, x20, [sp, #16]
  434e4c:	ldp	x21, x22, [sp, #32]
  434e50:	ldr	x23, [sp, #48]
  434e54:	ldp	x29, x30, [sp], #64
  434e58:	b	42a758 <ferror@plt+0x267c8>
  434e5c:	add	w3, w1, w2
  434e60:	mov	w5, w2
  434e64:	add	w3, w3, w3, lsr #31
  434e68:	asr	w2, w3, #1
  434e6c:	sbfiz	x3, x2, #2, #32
  434e70:	add	x2, x3, w2, sxtw
  434e74:	ldrh	w4, [x19, x2, lsl #1]
  434e78:	b	434e14 <ferror@plt+0x30e84>
  434e7c:	adrp	x1, 455000 <ferror@plt+0x51070>
  434e80:	add	x1, x1, #0x7b0
  434e84:	add	x1, x1, #0x2d0
  434e88:	adrp	x2, 44c000 <ferror@plt+0x48070>
  434e8c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  434e90:	add	x2, x2, #0x3c8
  434e94:	add	x0, x0, #0xf78
  434e98:	bl	419d28 <ferror@plt+0x15d98>
  434e9c:	mov	x0, #0x0                   	// #0
  434ea0:	ldp	x29, x30, [sp], #64
  434ea4:	ret
  434ea8:	mov	w2, w0
  434eac:	mov	w3, #0xffff                	// #65535
  434eb0:	mov	w0, #0x0                   	// #0
  434eb4:	cmp	w2, w3
  434eb8:	b.hi	434f0c <ferror@plt+0x30f7c>  // b.pmore
  434ebc:	adrp	x0, 455000 <ferror@plt+0x51070>
  434ec0:	add	x0, x0, #0x7b0
  434ec4:	add	x6, x0, #0xc10
  434ec8:	lsr	w8, w2, #8
  434ecc:	ubfx	x5, x2, #4, #4
  434ed0:	add	x4, x0, #0xb30
  434ed4:	ubfx	x7, x2, #2, #2
  434ed8:	add	x3, x0, #0xa50
  434edc:	ldrb	w8, [x6, w8, uxtw]
  434ee0:	and	w6, w2, #0x3
  434ee4:	add	x0, x0, #0x920
  434ee8:	add	w5, w5, w8
  434eec:	ldrb	w4, [x4, w5, uxtw]
  434ef0:	add	w4, w4, w7
  434ef4:	ldrb	w3, [x3, w4, uxtw]
  434ef8:	add	w3, w3, w6
  434efc:	ldrsh	w0, [x0, x3, lsl #1]
  434f00:	cmp	w0, #0x0
  434f04:	add	w2, w2, w0
  434f08:	cset	w0, ne  // ne = any
  434f0c:	cbz	x1, 434f14 <ferror@plt+0x30f84>
  434f10:	str	w2, [x1]
  434f14:	ret
  434f18:	mov	w1, #0x1fff                	// #8191
  434f1c:	cmp	w0, w1
  434f20:	b.hi	434f34 <ferror@plt+0x30fa4>  // b.pmore
  434f24:	adrp	x1, 457000 <ferror@plt+0x53070>
  434f28:	add	x1, x1, #0x1f0
  434f2c:	ldrb	w0, [x1, w0, uxtw]
  434f30:	ret
  434f34:	adrp	x8, 4ac000 <ferror@plt+0xa8070>
  434f38:	adrp	x6, 455000 <ferror@plt+0x51070>
  434f3c:	add	x6, x6, #0x7b0
  434f40:	mov	w4, #0x170                 	// #368
  434f44:	ldr	w1, [x8, #2128]
  434f48:	add	x6, x6, #0xd10
  434f4c:	mov	w3, #0x0                   	// #0
  434f50:	b	434f6c <ferror@plt+0x30fdc>
  434f54:	sub	w4, w1, #0x1
  434f58:	add	w1, w3, w4
  434f5c:	cmp	w3, w4
  434f60:	add	w1, w1, w1, lsr #31
  434f64:	asr	w1, w1, #1
  434f68:	b.gt	434fa0 <ferror@plt+0x31010>
  434f6c:	sbfiz	x2, x1, #3, #32
  434f70:	add	x7, x6, x2
  434f74:	ldr	w5, [x6, x2]
  434f78:	cmp	w0, w5
  434f7c:	b.cc	434f54 <ferror@plt+0x30fc4>  // b.lo, b.ul, b.last
  434f80:	ldrh	w2, [x7, #4]
  434f84:	add	w3, w1, #0x1
  434f88:	add	w2, w2, w5
  434f8c:	cmp	w0, w2
  434f90:	b.cs	434f58 <ferror@plt+0x30fc8>  // b.hs, b.nlast
  434f94:	ldrh	w0, [x7, #6]
  434f98:	str	w1, [x8, #2128]
  434f9c:	ret
  434fa0:	mov	w0, #0x3d                  	// #61
  434fa4:	ret
  434fa8:	cmn	w0, #0x1
  434fac:	b.eq	434fd8 <ferror@plt+0x31048>  // b.none
  434fb0:	cmp	w0, #0x66
  434fb4:	b.ls	434fc4 <ferror@plt+0x31034>  // b.plast
  434fb8:	mov	w0, #0x7a7a                	// #31354
  434fbc:	movk	w0, #0x5a7a, lsl #16
  434fc0:	ret
  434fc4:	adrp	x1, 456000 <ferror@plt+0x52070>
  434fc8:	add	x1, x1, #0x8b0
  434fcc:	add	x1, x1, #0x7a0
  434fd0:	ldr	w0, [x1, w0, sxtw #2]
  434fd4:	ret
  434fd8:	mov	w0, #0x0                   	// #0
  434fdc:	ret
  434fe0:	mov	w3, w0
  434fe4:	cbz	w0, 435020 <ferror@plt+0x31090>
  434fe8:	adrp	x2, 456000 <ferror@plt+0x52070>
  434fec:	add	x2, x2, #0x8b0
  434ff0:	add	x2, x2, #0x7a0
  434ff4:	mov	x0, #0x0                   	// #0
  434ff8:	b	435008 <ferror@plt+0x31078>
  434ffc:	add	x0, x0, #0x1
  435000:	cmp	x0, #0x67
  435004:	b.eq	435018 <ferror@plt+0x31088>  // b.none
  435008:	ldr	w1, [x2, x0, lsl #2]
  43500c:	cmp	w1, w3
  435010:	b.ne	434ffc <ferror@plt+0x3106c>  // b.any
  435014:	ret
  435018:	mov	w0, #0x3d                  	// #61
  43501c:	ret
  435020:	mov	w0, #0xffffffff            	// #-1
  435024:	ret
  435028:	ldrb	w1, [x0]
  43502c:	cbz	w1, 4350c8 <ferror@plt+0x31138>
  435030:	mov	w6, #0x10ffff              	// #1114111
  435034:	mov	w7, #0xd800                	// #55296
  435038:	b	435048 <ferror@plt+0x310b8>
  43503c:	ldrb	w1, [x2, #1]
  435040:	add	x0, x2, #0x1
  435044:	cbz	w1, 4350c8 <ferror@plt+0x31138>
  435048:	mov	x2, x0
  43504c:	tbz	w1, #7, 43503c <ferror@plt+0x310ac>
  435050:	and	w3, w1, #0xe0
  435054:	cmp	w3, #0xc0
  435058:	b.eq	4350e0 <ferror@plt+0x31150>  // b.none
  43505c:	and	w2, w1, #0xf0
  435060:	cmp	w2, #0xe0
  435064:	b.eq	435100 <ferror@plt+0x31170>  // b.none
  435068:	and	w2, w1, #0xf8
  43506c:	cmp	w2, #0xf0
  435070:	b.ne	4350c8 <ferror@plt+0x31138>  // b.any
  435074:	ldrb	w4, [x0, #1]
  435078:	and	w2, w1, #0x7
  43507c:	add	x3, x0, #0x1
  435080:	and	w1, w4, #0xc0
  435084:	cmp	w1, #0x80
  435088:	b.ne	4350c8 <ferror@plt+0x31138>  // b.any
  43508c:	bfi	w4, w2, #6, #26
  435090:	mov	w5, #0x10000               	// #65536
  435094:	ldrb	w2, [x3, #1]
  435098:	and	w1, w2, #0xc0
  43509c:	cmp	w1, #0x80
  4350a0:	b.ne	4350c8 <ferror@plt+0x31138>  // b.any
  4350a4:	ldrb	w1, [x3, #2]
  4350a8:	bfi	w2, w4, #6, #26
  4350ac:	and	w4, w1, #0xc0
  4350b0:	cmp	w4, #0x80
  4350b4:	b.ne	4350c8 <ferror@plt+0x31138>  // b.any
  4350b8:	bfi	w1, w2, #6, #26
  4350bc:	cmp	w1, w6
  4350c0:	ccmp	w5, w1, #0x2, ls  // ls = plast
  4350c4:	b.ls	4350cc <ferror@plt+0x3113c>  // b.plast
  4350c8:	ret
  4350cc:	and	w1, w1, #0xfffff800
  4350d0:	cmp	w1, w7
  4350d4:	b.eq	4350c8 <ferror@plt+0x31138>  // b.none
  4350d8:	add	x2, x3, #0x2
  4350dc:	b	43503c <ferror@plt+0x310ac>
  4350e0:	tst	w1, #0x1e
  4350e4:	b.eq	4350c8 <ferror@plt+0x31138>  // b.none
  4350e8:	ldrb	w1, [x0, #1]
  4350ec:	and	w1, w1, #0xc0
  4350f0:	cmp	w1, #0x80
  4350f4:	b.ne	4350c8 <ferror@plt+0x31138>  // b.any
  4350f8:	add	x2, x0, #0x1
  4350fc:	b	43503c <ferror@plt+0x310ac>
  435100:	and	w4, w1, #0xf
  435104:	mov	x3, x0
  435108:	mov	w5, #0x800                 	// #2048
  43510c:	b	435094 <ferror@plt+0x31104>
  435110:	mov	x2, x0
  435114:	sub	x0, x1, #0x1
  435118:	cmp	x0, x2
  43511c:	b.cc	435148 <ferror@plt+0x311b8>  // b.lo, b.ul, b.last
  435120:	sub	x2, x2, #0x1
  435124:	b	435134 <ferror@plt+0x311a4>
  435128:	sub	x0, x0, #0x1
  43512c:	cmp	x2, x0
  435130:	b.eq	435148 <ferror@plt+0x311b8>  // b.none
  435134:	ldrb	w1, [x0]
  435138:	and	w1, w1, #0xc0
  43513c:	cmp	w1, #0x80
  435140:	b.eq	435128 <ferror@plt+0x31198>  // b.none
  435144:	ret
  435148:	mov	x0, #0x0                   	// #0
  43514c:	ret
  435150:	mov	x2, x0
  435154:	ldrb	w0, [x0]
  435158:	cbz	w0, 435194 <ferror@plt+0x31204>
  43515c:	add	x0, x2, #0x1
  435160:	cbz	x1, 4351a4 <ferror@plt+0x31214>
  435164:	cmp	x1, x0
  435168:	b.ls	435198 <ferror@plt+0x31208>  // b.plast
  43516c:	nop
  435170:	ldrb	w2, [x0]
  435174:	and	w2, w2, #0xc0
  435178:	cmp	w2, #0x80
  43517c:	b.ne	435198 <ferror@plt+0x31208>  // b.any
  435180:	add	x0, x0, #0x1
  435184:	cmp	x1, x0
  435188:	b.ne	435170 <ferror@plt+0x311e0>  // b.any
  43518c:	mov	x0, #0x0                   	// #0
  435190:	ret
  435194:	mov	x0, x2
  435198:	cmp	x0, x1
  43519c:	csel	x0, x0, xzr, ne  // ne = any
  4351a0:	ret
  4351a4:	ldrb	w1, [x2, #1]
  4351a8:	and	w1, w1, #0xc0
  4351ac:	cmp	w1, #0x80
  4351b0:	b.ne	435190 <ferror@plt+0x31200>  // b.any
  4351b4:	nop
  4351b8:	ldrb	w1, [x0, #1]!
  4351bc:	and	w1, w1, #0xc0
  4351c0:	cmp	w1, #0x80
  4351c4:	b.eq	4351b8 <ferror@plt+0x31228>  // b.none
  4351c8:	ret
  4351cc:	nop
  4351d0:	ldrb	w1, [x0, #-1]!
  4351d4:	and	w1, w1, #0xc0
  4351d8:	cmp	w1, #0x80
  4351dc:	b.eq	4351d0 <ferror@plt+0x31240>  // b.none
  4351e0:	ret
  4351e4:	nop
  4351e8:	cmp	x0, #0x0
  4351ec:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4351f0:	b.eq	435224 <ferror@plt+0x31294>  // b.none
  4351f4:	stp	x29, x30, [sp, #-16]!
  4351f8:	adrp	x2, 46a000 <ferror@plt+0x66070>
  4351fc:	adrp	x1, 46a000 <ferror@plt+0x66070>
  435200:	mov	x29, sp
  435204:	add	x2, x2, #0xf0
  435208:	add	x1, x1, #0x230
  43520c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  435210:	add	x0, x0, #0xf78
  435214:	bl	419d28 <ferror@plt+0x15d98>
  435218:	mov	x0, #0x0                   	// #0
  43521c:	ldp	x29, x30, [sp], #16
  435220:	ret
  435224:	mov	x2, x0
  435228:	cmp	x1, #0x0
  43522c:	b.lt	4352a0 <ferror@plt+0x31310>  // b.tstop
  435230:	mov	x0, #0x0                   	// #0
  435234:	b.eq	43529c <ferror@plt+0x3130c>  // b.none
  435238:	ldrb	w4, [x2]
  43523c:	cbz	w4, 43529c <ferror@plt+0x3130c>
  435240:	adrp	x3, 46a000 <ferror@plt+0x66070>
  435244:	add	x3, x3, #0x230
  435248:	add	x3, x3, #0x10
  43524c:	and	x4, x4, #0xff
  435250:	mov	x7, x3
  435254:	ldrb	w3, [x3, x4]
  435258:	mov	x5, x3
  43525c:	add	x3, x2, x3
  435260:	cmp	x5, x1
  435264:	b.lt	435284 <ferror@plt+0x312f4>  // b.tstop
  435268:	b	435290 <ferror@plt+0x31300>
  43526c:	ldrb	w4, [x7, x6]
  435270:	add	x0, x0, #0x1
  435274:	add	x3, x3, x4
  435278:	sub	x5, x3, x2
  43527c:	cmp	x5, x1
  435280:	b.ge	435290 <ferror@plt+0x31300>  // b.tcont
  435284:	ldrb	w4, [x3]
  435288:	and	x6, x4, #0xff
  43528c:	cbnz	w4, 43526c <ferror@plt+0x312dc>
  435290:	cmp	x1, x5
  435294:	cinc	x0, x0, ge  // ge = tcont
  435298:	ret
  43529c:	ret
  4352a0:	ldrb	w1, [x0]
  4352a4:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4352a8:	add	x3, x3, #0x230
  4352ac:	mov	x0, #0x0                   	// #0
  4352b0:	add	x3, x3, #0x10
  4352b4:	cbz	w1, 4352d4 <ferror@plt+0x31344>
  4352b8:	and	x1, x1, #0xff
  4352bc:	add	x0, x0, #0x1
  4352c0:	ldrb	w1, [x3, x1]
  4352c4:	add	x2, x2, x1
  4352c8:	ldrb	w1, [x2]
  4352cc:	cbnz	w1, 4352b8 <ferror@plt+0x31328>
  4352d0:	ret
  4352d4:	ret
  4352d8:	stp	x29, x30, [sp, #-32]!
  4352dc:	cmp	x1, #0x0
  4352e0:	mov	x29, sp
  4352e4:	stp	x19, x20, [sp, #16]
  4352e8:	b.le	435380 <ferror@plt+0x313f0>
  4352ec:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4352f0:	add	x3, x3, #0x230
  4352f4:	mov	x20, x0
  4352f8:	add	x3, x3, #0x10
  4352fc:	sub	x0, x1, #0x1
  435300:	ldrb	w4, [x20]
  435304:	sub	x0, x0, #0x1
  435308:	cmn	x0, #0x1
  43530c:	ldrb	w4, [x3, x4]
  435310:	add	x20, x20, x4
  435314:	b.ne	435300 <ferror@plt+0x31370>  // b.any
  435318:	sub	x0, x2, x1
  43531c:	cmp	x0, #0x0
  435320:	b.le	435420 <ferror@plt+0x31490>
  435324:	adrp	x3, 46a000 <ferror@plt+0x66070>
  435328:	add	x3, x3, #0x230
  43532c:	sub	x0, x0, #0x1
  435330:	add	x3, x3, #0x10
  435334:	mov	x2, x20
  435338:	ldrb	w1, [x2]
  43533c:	sub	x0, x0, #0x1
  435340:	cmn	x0, #0x1
  435344:	ldrb	w1, [x3, x1]
  435348:	add	x2, x2, x1
  43534c:	b.ne	435338 <ferror@plt+0x313a8>  // b.any
  435350:	sub	x19, x2, x20
  435354:	add	x0, x19, #0x1
  435358:	bl	417c00 <ferror@plt+0x13c70>
  43535c:	mov	x1, x20
  435360:	mov	x20, x0
  435364:	mov	x2, x19
  435368:	bl	403460 <memcpy@plt>
  43536c:	mov	x0, x20
  435370:	strb	wzr, [x20, x19]
  435374:	ldp	x19, x20, [sp, #16]
  435378:	ldp	x29, x30, [sp], #32
  43537c:	ret
  435380:	adrp	x7, 46a000 <ferror@plt+0x66070>
  435384:	add	x7, x7, #0x230
  435388:	add	x7, x7, #0x10
  43538c:	mov	x4, x1
  435390:	mov	x20, x0
  435394:	b.eq	435318 <ferror@plt+0x31388>  // b.none
  435398:	ldrb	w3, [x0, x4]
  43539c:	add	x20, x0, x4
  4353a0:	and	w3, w3, #0xc0
  4353a4:	cmp	w3, #0x80
  4353a8:	b.ne	4353c0 <ferror@plt+0x31430>  // b.any
  4353ac:	nop
  4353b0:	ldrb	w3, [x20, #-1]!
  4353b4:	and	w3, w3, #0xc0
  4353b8:	cmp	w3, #0x80
  4353bc:	b.eq	4353b0 <ferror@plt+0x31420>  // b.none
  4353c0:	cmp	x0, x20
  4353c4:	mov	x3, x20
  4353c8:	mov	x5, #0x1                   	// #1
  4353cc:	b.cc	4353dc <ferror@plt+0x3144c>  // b.lo, b.ul, b.last
  4353d0:	b	4354cc <ferror@plt+0x3153c>
  4353d4:	mov	x3, x0
  4353d8:	mov	x0, x6
  4353dc:	mov	x6, x3
  4353e0:	neg	x5, x5
  4353e4:	cmp	x3, x0
  4353e8:	b.cc	4353d4 <ferror@plt+0x31444>  // b.lo, b.ul, b.last
  4353ec:	cmp	x0, x3
  4353f0:	mov	x6, #0x0                   	// #0
  4353f4:	b.cs	435414 <ferror@plt+0x31484>  // b.hs, b.nlast
  4353f8:	ldrb	w8, [x0]
  4353fc:	add	x6, x6, #0x1
  435400:	ldrb	w8, [x7, x8]
  435404:	add	x0, x0, x8
  435408:	cmp	x0, x3
  43540c:	b.cc	4353f8 <ferror@plt+0x31468>  // b.lo, b.ul, b.last
  435410:	madd	x4, x6, x5, x4
  435414:	cbz	x4, 435318 <ferror@plt+0x31388>
  435418:	mov	x0, x20
  43541c:	b	435398 <ferror@plt+0x31408>
  435420:	adrp	x6, 46a000 <ferror@plt+0x66070>
  435424:	add	x6, x6, #0x230
  435428:	add	x6, x6, #0x10
  43542c:	mov	x3, x20
  435430:	b.eq	4354d8 <ferror@plt+0x31548>  // b.none
  435434:	nop
  435438:	ldrb	w1, [x3, x0]
  43543c:	add	x2, x3, x0
  435440:	and	w1, w1, #0xc0
  435444:	cmp	w1, #0x80
  435448:	b.ne	435460 <ferror@plt+0x314d0>  // b.any
  43544c:	nop
  435450:	ldrb	w1, [x2, #-1]!
  435454:	and	w1, w1, #0xc0
  435458:	cmp	w1, #0x80
  43545c:	b.eq	435450 <ferror@plt+0x314c0>  // b.none
  435460:	cmp	x3, x2
  435464:	mov	x1, x2
  435468:	mov	x4, #0x1                   	// #1
  43546c:	b.cc	43547c <ferror@plt+0x314ec>  // b.lo, b.ul, b.last
  435470:	b	4354c0 <ferror@plt+0x31530>
  435474:	mov	x1, x3
  435478:	mov	x3, x5
  43547c:	mov	x5, x1
  435480:	neg	x4, x4
  435484:	cmp	x1, x3
  435488:	b.cc	435474 <ferror@plt+0x314e4>  // b.lo, b.ul, b.last
  43548c:	cmp	x3, x1
  435490:	mov	x5, #0x0                   	// #0
  435494:	b.cs	4354b4 <ferror@plt+0x31524>  // b.hs, b.nlast
  435498:	ldrb	w7, [x3]
  43549c:	add	x5, x5, #0x1
  4354a0:	ldrb	w7, [x6, x7]
  4354a4:	add	x3, x3, x7
  4354a8:	cmp	x3, x1
  4354ac:	b.cc	435498 <ferror@plt+0x31508>  // b.lo, b.ul, b.last
  4354b0:	madd	x0, x5, x4, x0
  4354b4:	cbz	x0, 435350 <ferror@plt+0x313c0>
  4354b8:	mov	x3, x2
  4354bc:	b	435438 <ferror@plt+0x314a8>
  4354c0:	mov	x1, x3
  4354c4:	mov	x3, x2
  4354c8:	b	43548c <ferror@plt+0x314fc>
  4354cc:	mov	x3, x0
  4354d0:	mov	x0, x20
  4354d4:	b	4353ec <ferror@plt+0x3145c>
  4354d8:	mov	x19, #0x0                   	// #0
  4354dc:	mov	x0, #0x1                   	// #1
  4354e0:	b	435358 <ferror@plt+0x313c8>
  4354e4:	nop
  4354e8:	ldrb	w2, [x0]
  4354ec:	mov	x1, x0
  4354f0:	mov	w0, w2
  4354f4:	tbnz	w2, #7, 4354fc <ferror@plt+0x3156c>
  4354f8:	ret
  4354fc:	and	w0, w2, #0xe0
  435500:	cmp	w0, #0xc0
  435504:	b.eq	4355d0 <ferror@plt+0x31640>  // b.none
  435508:	and	w0, w2, #0xf0
  43550c:	cmp	w0, #0xe0
  435510:	b.eq	4355f0 <ferror@plt+0x31660>  // b.none
  435514:	and	w0, w2, #0xf8
  435518:	cmp	w0, #0xf0
  43551c:	b.eq	435604 <ferror@plt+0x31674>  // b.none
  435520:	and	w0, w2, #0xfc
  435524:	cmp	w0, #0xf8
  435528:	b.eq	435610 <ferror@plt+0x31680>  // b.none
  43552c:	and	w3, w2, #0xfe
  435530:	mov	w0, #0xffffffff            	// #-1
  435534:	cmp	w3, #0xfc
  435538:	b.ne	4354f8 <ferror@plt+0x31568>  // b.any
  43553c:	and	w2, w2, #0x1
  435540:	mov	w4, #0x6                   	// #6
  435544:	ldrb	w3, [x1, #1]
  435548:	and	w0, w3, #0xc0
  43554c:	cmp	w0, #0x80
  435550:	b.ne	4355fc <ferror@plt+0x3166c>  // b.any
  435554:	ldrb	w0, [x1, #2]
  435558:	bfi	w3, w2, #6, #26
  43555c:	mov	w2, w3
  435560:	and	w3, w0, #0xc0
  435564:	cmp	w3, #0x80
  435568:	b.ne	4355fc <ferror@plt+0x3166c>  // b.any
  43556c:	bfi	w0, w2, #6, #26
  435570:	cmp	w4, #0x3
  435574:	b.eq	4354f8 <ferror@plt+0x31568>  // b.none
  435578:	ldrb	w2, [x1, #3]
  43557c:	and	w3, w2, #0xc0
  435580:	cmp	w3, #0x80
  435584:	b.ne	4355fc <ferror@plt+0x3166c>  // b.any
  435588:	bfi	w2, w0, #6, #26
  43558c:	cmp	w4, #0x4
  435590:	mov	w0, w2
  435594:	b.eq	4354f8 <ferror@plt+0x31568>  // b.none
  435598:	ldrb	w2, [x1, #4]
  43559c:	and	w3, w2, #0xc0
  4355a0:	cmp	w3, #0x80
  4355a4:	b.ne	4355fc <ferror@plt+0x3166c>  // b.any
  4355a8:	bfi	w2, w0, #6, #26
  4355ac:	cmp	w4, #0x6
  4355b0:	mov	w0, w2
  4355b4:	b.ne	4354f8 <ferror@plt+0x31568>  // b.any
  4355b8:	ldrb	w1, [x1, #5]
  4355bc:	and	w2, w1, #0xc0
  4355c0:	cmp	w2, #0x80
  4355c4:	bfi	w1, w0, #6, #26
  4355c8:	csinv	w0, w1, wzr, eq  // eq = none
  4355cc:	ret
  4355d0:	ldrb	w1, [x1, #1]
  4355d4:	ubfiz	w2, w2, #6, #5
  4355d8:	and	w0, w1, #0x3f
  4355dc:	and	w1, w1, #0xc0
  4355e0:	orr	w0, w0, w2
  4355e4:	cmp	w1, #0x80
  4355e8:	csinv	w0, w0, wzr, eq  // eq = none
  4355ec:	ret
  4355f0:	and	w2, w2, #0xf
  4355f4:	mov	w4, #0x3                   	// #3
  4355f8:	b	435544 <ferror@plt+0x315b4>
  4355fc:	mov	w0, #0xffffffff            	// #-1
  435600:	ret
  435604:	and	w2, w2, #0x7
  435608:	mov	w4, #0x4                   	// #4
  43560c:	b	435544 <ferror@plt+0x315b4>
  435610:	and	w2, w2, #0x3
  435614:	mov	w4, #0x5                   	// #5
  435618:	b	435544 <ferror@plt+0x315b4>
  43561c:	nop
  435620:	adrp	x7, 46a000 <ferror@plt+0x66070>
  435624:	mov	x2, x0
  435628:	add	x7, x7, #0x230
  43562c:	cmp	x1, #0x0
  435630:	b.le	43565c <ferror@plt+0x316cc>
  435634:	sub	x3, x1, #0x1
  435638:	add	x1, x7, #0x10
  43563c:	nop
  435640:	ldrb	w2, [x0]
  435644:	sub	x3, x3, #0x1
  435648:	cmn	x3, #0x1
  43564c:	ldrb	w2, [x1, x2]
  435650:	add	x0, x0, x2
  435654:	b.ne	435640 <ferror@plt+0x316b0>  // b.any
  435658:	ret
  43565c:	add	x7, x7, #0x10
  435660:	b.eq	435658 <ferror@plt+0x316c8>  // b.none
  435664:	nop
  435668:	ldrb	w3, [x2, x1]
  43566c:	add	x0, x2, x1
  435670:	and	w3, w3, #0xc0
  435674:	cmp	w3, #0x80
  435678:	b.ne	435690 <ferror@plt+0x31700>  // b.any
  43567c:	nop
  435680:	ldrb	w3, [x0, #-1]!
  435684:	and	w3, w3, #0xc0
  435688:	cmp	w3, #0x80
  43568c:	b.eq	435680 <ferror@plt+0x316f0>  // b.none
  435690:	cmp	x2, x0
  435694:	mov	x3, x0
  435698:	mov	x4, #0x1                   	// #1
  43569c:	b.cc	4356ac <ferror@plt+0x3171c>  // b.lo, b.ul, b.last
  4356a0:	b	4356f0 <ferror@plt+0x31760>
  4356a4:	mov	x3, x2
  4356a8:	mov	x2, x5
  4356ac:	mov	x5, x3
  4356b0:	neg	x4, x4
  4356b4:	cmp	x3, x2
  4356b8:	b.cc	4356a4 <ferror@plt+0x31714>  // b.lo, b.ul, b.last
  4356bc:	cmp	x2, x3
  4356c0:	mov	x5, #0x0                   	// #0
  4356c4:	b.cs	4356e4 <ferror@plt+0x31754>  // b.hs, b.nlast
  4356c8:	ldrb	w6, [x2]
  4356cc:	add	x5, x5, #0x1
  4356d0:	ldrb	w6, [x7, x6]
  4356d4:	add	x2, x2, x6
  4356d8:	cmp	x2, x3
  4356dc:	b.cc	4356c8 <ferror@plt+0x31738>  // b.lo, b.ul, b.last
  4356e0:	madd	x1, x5, x4, x1
  4356e4:	cbz	x1, 435658 <ferror@plt+0x316c8>
  4356e8:	mov	x2, x0
  4356ec:	b	435668 <ferror@plt+0x316d8>
  4356f0:	mov	x3, x2
  4356f4:	mov	x2, x0
  4356f8:	b	4356bc <ferror@plt+0x3172c>
  4356fc:	nop
  435700:	cmp	x0, x1
  435704:	mov	x3, #0x1                   	// #1
  435708:	b.hi	435718 <ferror@plt+0x31788>  // b.pmore
  43570c:	b	435760 <ferror@plt+0x317d0>
  435710:	mov	x0, x1
  435714:	mov	x1, x2
  435718:	mov	x2, x0
  43571c:	neg	x3, x3
  435720:	cmp	x0, x1
  435724:	b.cc	435710 <ferror@plt+0x31780>  // b.lo, b.ul, b.last
  435728:	adrp	x5, 46a000 <ferror@plt+0x66070>
  43572c:	add	x5, x5, #0x230
  435730:	cmp	x1, x0
  435734:	add	x5, x5, #0x10
  435738:	mov	x2, #0x0                   	// #0
  43573c:	b.cs	435784 <ferror@plt+0x317f4>  // b.hs, b.nlast
  435740:	ldrb	w4, [x1]
  435744:	add	x2, x2, #0x1
  435748:	ldrb	w4, [x5, x4]
  43574c:	add	x1, x1, x4
  435750:	cmp	x1, x0
  435754:	b.cc	435740 <ferror@plt+0x317b0>  // b.lo, b.ul, b.last
  435758:	mul	x0, x2, x3
  43575c:	ret
  435760:	mov	x2, x1
  435764:	adrp	x5, 46a000 <ferror@plt+0x66070>
  435768:	mov	x1, x0
  43576c:	add	x5, x5, #0x230
  435770:	mov	x0, x2
  435774:	add	x5, x5, #0x10
  435778:	cmp	x1, x0
  43577c:	mov	x2, #0x0                   	// #0
  435780:	b.cc	435740 <ferror@plt+0x317b0>  // b.lo, b.ul, b.last
  435784:	mov	x0, #0x0                   	// #0
  435788:	ret
  43578c:	nop
  435790:	stp	x29, x30, [sp, #-32]!
  435794:	mov	x7, x0
  435798:	mov	x29, sp
  43579c:	str	x19, [sp, #16]
  4357a0:	mov	x19, x0
  4357a4:	cbz	x2, 4357e0 <ferror@plt+0x31850>
  4357a8:	adrp	x6, 46a000 <ferror@plt+0x66070>
  4357ac:	add	x6, x6, #0x230
  4357b0:	mov	x3, x1
  4357b4:	add	x6, x6, #0x10
  4357b8:	b	4357c8 <ferror@plt+0x31838>
  4357bc:	ldrb	w4, [x6, x5]
  4357c0:	add	x3, x3, x4
  4357c4:	b.eq	4357d8 <ferror@plt+0x31848>  // b.none
  4357c8:	ldrb	w4, [x3]
  4357cc:	subs	x2, x2, #0x1
  4357d0:	and	x5, x4, #0xff
  4357d4:	cbnz	w4, 4357bc <ferror@plt+0x3182c>
  4357d8:	sub	x2, x3, x1
  4357dc:	add	x19, x7, x2
  4357e0:	mov	x0, x7
  4357e4:	bl	403e10 <strncpy@plt>
  4357e8:	strb	wzr, [x19]
  4357ec:	ldr	x19, [sp, #16]
  4357f0:	ldp	x29, x30, [sp], #32
  4357f4:	ret
  4357f8:	mov	w2, w0
  4357fc:	cmp	w0, #0x7f
  435800:	b.ls	43582c <ferror@plt+0x3189c>  // b.plast
  435804:	cmp	w0, #0x7ff
  435808:	b.hi	435838 <ferror@plt+0x318a8>  // b.pmore
  43580c:	cbz	x1, 435928 <ferror@plt+0x31998>
  435810:	and	w3, w2, #0x3f
  435814:	mov	w4, #0xc0                  	// #192
  435818:	orr	w3, w3, #0xffffff80
  43581c:	lsr	w2, w2, #6
  435820:	mov	w0, #0x2                   	// #2
  435824:	strb	w3, [x1, #1]
  435828:	b	4358e4 <ferror@plt+0x31954>
  43582c:	mov	w0, #0x1                   	// #1
  435830:	cbnz	x1, 435900 <ferror@plt+0x31970>
  435834:	ret
  435838:	mov	w0, #0xffff                	// #65535
  43583c:	cmp	w2, w0
  435840:	b.ls	4358f0 <ferror@plt+0x31960>  // b.plast
  435844:	mov	w0, #0x1fffff              	// #2097151
  435848:	cmp	w2, w0
  43584c:	b.ls	435910 <ferror@plt+0x31980>  // b.plast
  435850:	mov	w5, #0x3ffffff             	// #67108863
  435854:	mov	w0, #0xfc                  	// #252
  435858:	cmp	w2, w5
  43585c:	mov	w4, #0xf8                  	// #248
  435860:	mov	w3, #0x4                   	// #4
  435864:	csel	w4, w4, w0, ls  // ls = plast
  435868:	mov	w5, #0x6                   	// #6
  43586c:	mov	w0, #0x5                   	// #5
  435870:	csel	w3, w3, w0, ls  // ls = plast
  435874:	csel	w0, w0, w5, ls  // ls = plast
  435878:	cbz	x1, 435834 <ferror@plt+0x318a4>
  43587c:	sub	w5, w3, #0x1
  435880:	and	w7, w2, #0x3f
  435884:	orr	w7, w7, #0xffffff80
  435888:	ubfx	x6, x2, #6, #6
  43588c:	strb	w7, [x1, w3, sxtw]
  435890:	orr	w6, w6, #0xffffff80
  435894:	strb	w6, [x1, w5, sxtw]
  435898:	lsr	w5, w2, #12
  43589c:	subs	w6, w3, #0x2
  4358a0:	b.eq	435908 <ferror@plt+0x31978>  // b.none
  4358a4:	and	w5, w5, #0x3f
  4358a8:	subs	w3, w3, #0x3
  4358ac:	orr	w5, w5, #0xffffff80
  4358b0:	strb	w5, [x1, w6, sxtw]
  4358b4:	lsr	w5, w2, #18
  4358b8:	b.eq	435908 <ferror@plt+0x31978>  // b.none
  4358bc:	and	w5, w5, #0x3f
  4358c0:	cmp	w3, #0x1
  4358c4:	orr	w5, w5, #0xffffff80
  4358c8:	strb	w5, [x1, w3, sxtw]
  4358cc:	lsr	w3, w2, #24
  4358d0:	b.eq	435920 <ferror@plt+0x31990>  // b.none
  4358d4:	and	w3, w3, #0x3f
  4358d8:	lsr	w2, w2, #30
  4358dc:	orr	w3, w3, #0xffffff80
  4358e0:	strb	w3, [x1, #1]
  4358e4:	orr	w2, w4, w2
  4358e8:	strb	w2, [x1]
  4358ec:	ret
  4358f0:	mov	w4, #0xe0                  	// #224
  4358f4:	mov	w3, #0x2                   	// #2
  4358f8:	mov	w0, #0x3                   	// #3
  4358fc:	b	435878 <ferror@plt+0x318e8>
  435900:	mov	w4, #0x0                   	// #0
  435904:	b	4358e4 <ferror@plt+0x31954>
  435908:	mov	w2, w5
  43590c:	b	4358e4 <ferror@plt+0x31954>
  435910:	mov	w4, #0xf0                  	// #240
  435914:	mov	w3, #0x3                   	// #3
  435918:	mov	w0, #0x4                   	// #4
  43591c:	b	435878 <ferror@plt+0x318e8>
  435920:	mov	w2, w3
  435924:	b	4358e4 <ferror@plt+0x31954>
  435928:	mov	w0, #0x2                   	// #2
  43592c:	ret
  435930:	stp	x29, x30, [sp, #-32]!
  435934:	mov	w3, w2
  435938:	cmp	w2, #0x7f
  43593c:	mov	x29, sp
  435940:	b.ls	43596c <ferror@plt+0x319dc>  // b.plast
  435944:	cmp	w2, #0x7ff
  435948:	b.hi	435990 <ferror@plt+0x31a00>  // b.pmore
  43594c:	and	w4, w2, #0x3f
  435950:	lsr	w3, w2, #6
  435954:	orr	w4, w4, #0xffffff80
  435958:	add	x2, sp, #0x10
  43595c:	mov	w9, #0x2                   	// #2
  435960:	mov	w6, #0xc0                  	// #192
  435964:	strb	w4, [sp, #17]
  435968:	b	435978 <ferror@plt+0x319e8>
  43596c:	add	x2, sp, #0x10
  435970:	mov	w9, #0x1                   	// #1
  435974:	mov	w6, #0x0                   	// #0
  435978:	orr	w3, w6, w3
  43597c:	strb	w3, [sp, #16]
  435980:	strb	wzr, [x2, w9, sxtw]
  435984:	bl	42a158 <ferror@plt+0x261c8>
  435988:	ldp	x29, x30, [sp], #32
  43598c:	ret
  435990:	mov	w2, #0xffff                	// #65535
  435994:	cmp	w3, w2
  435998:	b.ls	435a54 <ferror@plt+0x31ac4>  // b.plast
  43599c:	mov	w2, #0x1fffff              	// #2097151
  4359a0:	cmp	w3, w2
  4359a4:	b.ls	435a88 <ferror@plt+0x31af8>  // b.plast
  4359a8:	mov	w4, #0xfc                  	// #252
  4359ac:	mov	w2, #0x3ffffff             	// #67108863
  4359b0:	cmp	w3, w2
  4359b4:	mov	w5, #0x5                   	// #5
  4359b8:	mov	w9, #0x6                   	// #6
  4359bc:	mov	w6, #0xf8                  	// #248
  4359c0:	csel	w9, w5, w9, ls  // ls = plast
  4359c4:	csel	w6, w6, w4, ls  // ls = plast
  4359c8:	mov	w4, #0x4                   	// #4
  4359cc:	csel	w4, w4, w5, ls  // ls = plast
  4359d0:	add	x2, sp, #0x10
  4359d4:	sub	w7, w4, #0x1
  4359d8:	and	w5, w3, #0x3f
  4359dc:	ubfx	x8, x3, #6, #6
  4359e0:	orr	w5, w5, #0xffffff80
  4359e4:	orr	w8, w8, #0xffffff80
  4359e8:	strb	w5, [x2, w4, sxtw]
  4359ec:	lsr	w5, w3, #12
  4359f0:	strb	w8, [x2, w7, sxtw]
  4359f4:	subs	w7, w4, #0x2
  4359f8:	b.eq	435a64 <ferror@plt+0x31ad4>  // b.none
  4359fc:	and	w5, w5, #0x3f
  435a00:	subs	w4, w4, #0x3
  435a04:	orr	w5, w5, #0xffffff80
  435a08:	strb	w5, [x2, w7, sxtw]
  435a0c:	lsr	w5, w3, #18
  435a10:	b.eq	435a64 <ferror@plt+0x31ad4>  // b.none
  435a14:	and	w5, w5, #0x3f
  435a18:	cmp	w4, #0x1
  435a1c:	orr	w5, w5, #0xffffff80
  435a20:	strb	w5, [x2, w4, sxtw]
  435a24:	lsr	w4, w3, #24
  435a28:	b.eq	435a80 <ferror@plt+0x31af0>  // b.none
  435a2c:	and	w4, w4, #0x3f
  435a30:	lsr	w3, w3, #30
  435a34:	orr	w4, w4, #0xffffff80
  435a38:	orr	w3, w6, w3
  435a3c:	strb	w3, [sp, #16]
  435a40:	strb	w4, [sp, #17]
  435a44:	strb	wzr, [x2, w9, sxtw]
  435a48:	bl	42a158 <ferror@plt+0x261c8>
  435a4c:	ldp	x29, x30, [sp], #32
  435a50:	ret
  435a54:	mov	w9, #0x3                   	// #3
  435a58:	mov	w6, #0xe0                  	// #224
  435a5c:	mov	w4, #0x2                   	// #2
  435a60:	b	4359d0 <ferror@plt+0x31a40>
  435a64:	mov	w3, w5
  435a68:	orr	w3, w6, w3
  435a6c:	strb	w3, [sp, #16]
  435a70:	strb	wzr, [x2, w9, sxtw]
  435a74:	bl	42a158 <ferror@plt+0x261c8>
  435a78:	ldp	x29, x30, [sp], #32
  435a7c:	ret
  435a80:	mov	w3, w4
  435a84:	b	435978 <ferror@plt+0x319e8>
  435a88:	mov	w9, #0x4                   	// #4
  435a8c:	mov	w6, #0xf0                  	// #240
  435a90:	mov	w4, #0x3                   	// #3
  435a94:	b	4359d0 <ferror@plt+0x31a40>
  435a98:	stp	x29, x30, [sp, #-32]!
  435a9c:	mov	w3, w2
  435aa0:	cmp	w2, #0x7f
  435aa4:	mov	x29, sp
  435aa8:	b.ls	435ad4 <ferror@plt+0x31b44>  // b.plast
  435aac:	cmp	w2, #0x7ff
  435ab0:	b.hi	435af8 <ferror@plt+0x31b68>  // b.pmore
  435ab4:	and	w4, w2, #0x3f
  435ab8:	lsr	w3, w2, #6
  435abc:	orr	w4, w4, #0xffffff80
  435ac0:	add	x2, sp, #0x10
  435ac4:	mov	w9, #0x2                   	// #2
  435ac8:	mov	w6, #0xc0                  	// #192
  435acc:	strb	w4, [sp, #17]
  435ad0:	b	435ae0 <ferror@plt+0x31b50>
  435ad4:	add	x2, sp, #0x10
  435ad8:	mov	w9, #0x1                   	// #1
  435adc:	mov	w6, #0x0                   	// #0
  435ae0:	orr	w3, w6, w3
  435ae4:	strb	w3, [sp, #16]
  435ae8:	strb	wzr, [x2, w9, sxtw]
  435aec:	bl	42a3a0 <ferror@plt+0x26410>
  435af0:	ldp	x29, x30, [sp], #32
  435af4:	ret
  435af8:	mov	w2, #0xffff                	// #65535
  435afc:	cmp	w3, w2
  435b00:	b.ls	435bbc <ferror@plt+0x31c2c>  // b.plast
  435b04:	mov	w2, #0x1fffff              	// #2097151
  435b08:	cmp	w3, w2
  435b0c:	b.ls	435bf0 <ferror@plt+0x31c60>  // b.plast
  435b10:	mov	w4, #0xfc                  	// #252
  435b14:	mov	w2, #0x3ffffff             	// #67108863
  435b18:	cmp	w3, w2
  435b1c:	mov	w5, #0x5                   	// #5
  435b20:	mov	w9, #0x6                   	// #6
  435b24:	mov	w6, #0xf8                  	// #248
  435b28:	csel	w9, w5, w9, ls  // ls = plast
  435b2c:	csel	w6, w6, w4, ls  // ls = plast
  435b30:	mov	w4, #0x4                   	// #4
  435b34:	csel	w4, w4, w5, ls  // ls = plast
  435b38:	add	x2, sp, #0x10
  435b3c:	sub	w7, w4, #0x1
  435b40:	and	w5, w3, #0x3f
  435b44:	ubfx	x8, x3, #6, #6
  435b48:	orr	w5, w5, #0xffffff80
  435b4c:	orr	w8, w8, #0xffffff80
  435b50:	strb	w5, [x2, w4, sxtw]
  435b54:	lsr	w5, w3, #12
  435b58:	strb	w8, [x2, w7, sxtw]
  435b5c:	subs	w7, w4, #0x2
  435b60:	b.eq	435bcc <ferror@plt+0x31c3c>  // b.none
  435b64:	and	w5, w5, #0x3f
  435b68:	subs	w4, w4, #0x3
  435b6c:	orr	w5, w5, #0xffffff80
  435b70:	strb	w5, [x2, w7, sxtw]
  435b74:	lsr	w5, w3, #18
  435b78:	b.eq	435bcc <ferror@plt+0x31c3c>  // b.none
  435b7c:	and	w5, w5, #0x3f
  435b80:	cmp	w4, #0x1
  435b84:	orr	w5, w5, #0xffffff80
  435b88:	strb	w5, [x2, w4, sxtw]
  435b8c:	lsr	w4, w3, #24
  435b90:	b.eq	435be8 <ferror@plt+0x31c58>  // b.none
  435b94:	and	w4, w4, #0x3f
  435b98:	lsr	w3, w3, #30
  435b9c:	orr	w4, w4, #0xffffff80
  435ba0:	orr	w3, w6, w3
  435ba4:	strb	w3, [sp, #16]
  435ba8:	strb	w4, [sp, #17]
  435bac:	strb	wzr, [x2, w9, sxtw]
  435bb0:	bl	42a3a0 <ferror@plt+0x26410>
  435bb4:	ldp	x29, x30, [sp], #32
  435bb8:	ret
  435bbc:	mov	w9, #0x3                   	// #3
  435bc0:	mov	w6, #0xe0                  	// #224
  435bc4:	mov	w4, #0x2                   	// #2
  435bc8:	b	435b38 <ferror@plt+0x31ba8>
  435bcc:	mov	w3, w5
  435bd0:	orr	w3, w6, w3
  435bd4:	strb	w3, [sp, #16]
  435bd8:	strb	wzr, [x2, w9, sxtw]
  435bdc:	bl	42a3a0 <ferror@plt+0x26410>
  435be0:	ldp	x29, x30, [sp], #32
  435be4:	ret
  435be8:	mov	w3, w4
  435bec:	b	435ae0 <ferror@plt+0x31b50>
  435bf0:	mov	w9, #0x4                   	// #4
  435bf4:	mov	w6, #0xf0                  	// #240
  435bf8:	mov	w4, #0x3                   	// #3
  435bfc:	b	435b38 <ferror@plt+0x31ba8>
  435c00:	mov	x3, x0
  435c04:	cbz	x1, 435c88 <ferror@plt+0x31cf8>
  435c08:	ldrb	w0, [x0]
  435c0c:	cmp	w0, #0x7f
  435c10:	b.ls	435c20 <ferror@plt+0x31c90>  // b.plast
  435c14:	cmp	w0, #0xbf
  435c18:	b.hi	435c24 <ferror@plt+0x31c94>  // b.pmore
  435c1c:	mov	w0, #0xffffffff            	// #-1
  435c20:	ret
  435c24:	cmp	w0, #0xdf
  435c28:	b.ls	435c90 <ferror@plt+0x31d00>  // b.plast
  435c2c:	cmp	w0, #0xef
  435c30:	b.hi	435d7c <ferror@plt+0x31dec>  // b.pmore
  435c34:	and	w2, w0, #0xf
  435c38:	mov	x0, #0x3                   	// #3
  435c3c:	mov	w4, w0
  435c40:	mov	w5, #0x800                 	// #2048
  435c44:	cmp	x0, x1
  435c48:	b.ls	435ca8 <ferror@plt+0x31d18>  // b.plast
  435c4c:	cmp	x1, #0x1
  435c50:	b.le	435c88 <ferror@plt+0x31cf8>
  435c54:	mov	w0, #0x1                   	// #1
  435c58:	mov	x4, #0x1                   	// #1
  435c5c:	b	435c68 <ferror@plt+0x31cd8>
  435c60:	cmp	x1, w4, uxtw
  435c64:	b.le	435c88 <ferror@plt+0x31cf8>
  435c68:	ldrb	w2, [x3, x4]
  435c6c:	add	w4, w0, #0x1
  435c70:	mov	x0, x4
  435c74:	and	w2, w2, #0xc0
  435c78:	cmp	w2, #0x80
  435c7c:	b.eq	435c60 <ferror@plt+0x31cd0>  // b.none
  435c80:	mov	w0, #0xffffffff            	// #-1
  435c84:	b	435c20 <ferror@plt+0x31c90>
  435c88:	mov	w0, #0xfffffffe            	// #-2
  435c8c:	ret
  435c90:	and	w2, w0, #0x1f
  435c94:	mov	w5, #0x80                  	// #128
  435c98:	mov	x0, #0x2                   	// #2
  435c9c:	mov	w4, w0
  435ca0:	cmp	x0, x1
  435ca4:	b.hi	435c4c <ferror@plt+0x31cbc>  // b.pmore
  435ca8:	ldrb	w1, [x3, #1]
  435cac:	and	w0, w1, #0xc0
  435cb0:	cmp	w0, #0x80
  435cb4:	b.eq	435cc8 <ferror@plt+0x31d38>  // b.none
  435cb8:	cmp	w1, #0x0
  435cbc:	cset	w0, ne  // ne = any
  435cc0:	sub	w0, w0, #0x2
  435cc4:	ret
  435cc8:	mov	w0, w1
  435ccc:	cmp	w4, #0x2
  435cd0:	bfi	w0, w2, #6, #26
  435cd4:	b.eq	435dd0 <ferror@plt+0x31e40>  // b.none
  435cd8:	ldrb	w1, [x3, #2]
  435cdc:	and	w2, w1, #0xc0
  435ce0:	cmp	w2, #0x80
  435ce4:	b.ne	435cb8 <ferror@plt+0x31d28>  // b.any
  435ce8:	bfi	w1, w0, #6, #26
  435cec:	cmp	w4, #0x3
  435cf0:	mov	w0, w1
  435cf4:	b.eq	435dd0 <ferror@plt+0x31e40>  // b.none
  435cf8:	ldrb	w1, [x3, #3]
  435cfc:	and	w2, w1, #0xc0
  435d00:	cmp	w2, #0x80
  435d04:	b.ne	435cb8 <ferror@plt+0x31d28>  // b.any
  435d08:	bfi	w1, w0, #6, #26
  435d0c:	cmp	w4, #0x4
  435d10:	mov	w0, w1
  435d14:	b.eq	435de0 <ferror@plt+0x31e50>  // b.none
  435d18:	ldrb	w1, [x3, #4]
  435d1c:	and	w2, w1, #0xc0
  435d20:	cmp	w2, #0x80
  435d24:	b.ne	435cb8 <ferror@plt+0x31d28>  // b.any
  435d28:	bfi	w1, w0, #6, #26
  435d2c:	cmp	w4, #0x6
  435d30:	mov	w0, w1
  435d34:	b.ne	435de0 <ferror@plt+0x31e50>  // b.any
  435d38:	ldrb	w1, [x3, #5]
  435d3c:	and	w2, w1, #0xc0
  435d40:	cmp	w2, #0x80
  435d44:	b.ne	435cb8 <ferror@plt+0x31d28>  // b.any
  435d48:	bfi	w1, w0, #6, #26
  435d4c:	mov	w0, w1
  435d50:	cmp	w1, w5
  435d54:	b.cc	435c1c <ferror@plt+0x31c8c>  // b.lo, b.ul, b.last
  435d58:	tbnz	w1, #31, 435c20 <ferror@plt+0x31c90>
  435d5c:	mov	w1, #0x10ffff              	// #1114111
  435d60:	cmp	w0, w1
  435d64:	b.hi	435c1c <ferror@plt+0x31c8c>  // b.pmore
  435d68:	and	w2, w0, #0xfffff800
  435d6c:	mov	w1, #0xd800                	// #55296
  435d70:	cmp	w2, w1
  435d74:	csinv	w0, w0, wzr, ne  // ne = any
  435d78:	ret
  435d7c:	cmp	w0, #0xf7
  435d80:	b.ls	435da0 <ferror@plt+0x31e10>  // b.plast
  435d84:	cmp	w0, #0xfb
  435d88:	b.hi	435db4 <ferror@plt+0x31e24>  // b.pmore
  435d8c:	and	w2, w0, #0x3
  435d90:	mov	w5, #0x200000              	// #2097152
  435d94:	mov	x0, #0x5                   	// #5
  435d98:	mov	w4, w0
  435d9c:	b	435c44 <ferror@plt+0x31cb4>
  435da0:	and	w2, w0, #0x7
  435da4:	mov	w5, #0x10000               	// #65536
  435da8:	mov	x0, #0x4                   	// #4
  435dac:	mov	w4, w0
  435db0:	b	435c44 <ferror@plt+0x31cb4>
  435db4:	cmp	w0, #0xfd
  435db8:	b.hi	435c1c <ferror@plt+0x31c8c>  // b.pmore
  435dbc:	and	w2, w0, #0x1
  435dc0:	mov	w5, #0x4000000             	// #67108864
  435dc4:	mov	x0, #0x6                   	// #6
  435dc8:	mov	w4, w0
  435dcc:	b	435c44 <ferror@plt+0x31cb4>
  435dd0:	cmp	w5, w0
  435dd4:	b.ls	435d68 <ferror@plt+0x31dd8>  // b.plast
  435dd8:	mov	w0, #0xffffffff            	// #-1
  435ddc:	b	435c20 <ferror@plt+0x31c90>
  435de0:	cmp	w5, w0
  435de4:	b.ls	435d5c <ferror@plt+0x31dcc>  // b.plast
  435de8:	mov	w0, #0xffffffff            	// #-1
  435dec:	b	435c20 <ferror@plt+0x31c90>
  435df0:	stp	x29, x30, [sp, #-48]!
  435df4:	mov	x29, sp
  435df8:	cbz	x0, 435f50 <ferror@plt+0x31fc0>
  435dfc:	stp	x19, x20, [sp, #16]
  435e00:	mov	x4, x0
  435e04:	mov	x20, x2
  435e08:	tbnz	x1, #63, 435ef8 <ferror@plt+0x31f68>
  435e0c:	add	x5, x0, x1
  435e10:	adrp	x7, 46a000 <ferror@plt+0x66070>
  435e14:	add	x7, x7, #0x230
  435e18:	cmp	x0, x5
  435e1c:	mov	x1, x0
  435e20:	add	x7, x7, #0x10
  435e24:	mov	w0, #0x0                   	// #0
  435e28:	b.cc	435e40 <ferror@plt+0x31eb0>  // b.lo, b.ul, b.last
  435e2c:	b	435f98 <ferror@plt+0x32008>
  435e30:	ldrb	w3, [x7, x6]
  435e34:	add	x1, x1, x3
  435e38:	cmp	x1, x5
  435e3c:	b.cs	435f88 <ferror@plt+0x31ff8>  // b.hs, b.nlast
  435e40:	ldrb	w3, [x1]
  435e44:	mov	w19, w0
  435e48:	add	w0, w0, #0x1
  435e4c:	and	x6, x3, #0xff
  435e50:	cbnz	w3, 435e30 <ferror@plt+0x31ea0>
  435e54:	sxtw	x0, w0
  435e58:	mov	x1, #0x4                   	// #4
  435e5c:	str	x4, [sp, #40]
  435e60:	bl	417e30 <ferror@plt+0x13ea0>
  435e64:	ldr	x4, [sp, #40]
  435e68:	cbz	w19, 435fb0 <ferror@plt+0x32020>
  435e6c:	mov	x6, #0x0                   	// #0
  435e70:	mov	w2, #0xfffd                	// #65533
  435e74:	b	435e90 <ferror@plt+0x31f00>
  435e78:	tbnz	w1, #6, 435ecc <ferror@plt+0x31f3c>
  435e7c:	str	w2, [x0, x6, lsl #2]
  435e80:	add	x6, x6, #0x1
  435e84:	cmp	w19, w6
  435e88:	b.le	435eac <ferror@plt+0x31f1c>
  435e8c:	nop
  435e90:	ldrb	w1, [x4], #1
  435e94:	cmp	w1, #0x7f
  435e98:	b.hi	435e78 <ferror@plt+0x31ee8>  // b.pmore
  435e9c:	str	w1, [x0, x6, lsl #2]
  435ea0:	add	x6, x6, #0x1
  435ea4:	cmp	w19, w6
  435ea8:	b.gt	435e90 <ferror@plt+0x31f00>
  435eac:	add	x1, x0, w19, sxtw #2
  435eb0:	str	wzr, [x1]
  435eb4:	cbz	x20, 435f7c <ferror@plt+0x31fec>
  435eb8:	sxtw	x19, w19
  435ebc:	str	x19, [x20]
  435ec0:	ldp	x19, x20, [sp, #16]
  435ec4:	ldp	x29, x30, [sp], #48
  435ec8:	ret
  435ecc:	mov	w3, #0x40                  	// #64
  435ed0:	ldrb	w5, [x4], #1
  435ed4:	lsl	w3, w3, #5
  435ed8:	bfi	w5, w1, #6, #26
  435edc:	mov	w1, w5
  435ee0:	tst	w5, w3
  435ee4:	b.ne	435ed0 <ferror@plt+0x31f40>  // b.any
  435ee8:	sub	w3, w3, #0x1
  435eec:	and	w1, w3, w5
  435ef0:	str	w1, [x0, x6, lsl #2]
  435ef4:	b	435ea0 <ferror@plt+0x31f10>
  435ef8:	ldrb	w0, [x0]
  435efc:	cbz	w0, 435f98 <ferror@plt+0x32008>
  435f00:	adrp	x3, 46a000 <ferror@plt+0x66070>
  435f04:	add	x3, x3, #0x230
  435f08:	add	x3, x3, #0x10
  435f0c:	mov	x1, x4
  435f10:	mov	w19, #0x0                   	// #0
  435f14:	nop
  435f18:	and	x0, x0, #0xff
  435f1c:	mov	w2, w19
  435f20:	add	w19, w19, #0x1
  435f24:	ldrb	w0, [x3, x0]
  435f28:	add	x1, x1, x0
  435f2c:	ldrb	w0, [x1]
  435f30:	cbnz	w0, 435f18 <ferror@plt+0x31f88>
  435f34:	add	w0, w2, #0x2
  435f38:	sxtw	x0, w0
  435f3c:	mov	x1, #0x4                   	// #4
  435f40:	str	x4, [sp, #40]
  435f44:	bl	417e30 <ferror@plt+0x13ea0>
  435f48:	ldr	x4, [sp, #40]
  435f4c:	b	435e6c <ferror@plt+0x31edc>
  435f50:	adrp	x1, 46a000 <ferror@plt+0x66070>
  435f54:	add	x1, x1, #0x230
  435f58:	add	x1, x1, #0x110
  435f5c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  435f60:	adrp	x0, 44d000 <ferror@plt+0x49070>
  435f64:	add	x2, x2, #0x3c8
  435f68:	add	x0, x0, #0xf78
  435f6c:	bl	419d28 <ferror@plt+0x15d98>
  435f70:	mov	x0, #0x0                   	// #0
  435f74:	ldp	x29, x30, [sp], #48
  435f78:	ret
  435f7c:	ldp	x19, x20, [sp, #16]
  435f80:	ldp	x29, x30, [sp], #48
  435f84:	ret
  435f88:	add	w1, w19, #0x2
  435f8c:	mov	w19, w0
  435f90:	sxtw	x0, w1
  435f94:	b	435f3c <ferror@plt+0x31fac>
  435f98:	mov	x1, #0x4                   	// #4
  435f9c:	mov	x0, #0x1                   	// #1
  435fa0:	mov	w19, #0x0                   	// #0
  435fa4:	bl	417e30 <ferror@plt+0x13ea0>
  435fa8:	mov	x1, x0
  435fac:	b	435eb0 <ferror@plt+0x31f20>
  435fb0:	mov	x1, x0
  435fb4:	b	435eb0 <ferror@plt+0x31f20>
  435fb8:	stp	x29, x30, [sp, #-80]!
  435fbc:	adrp	x5, 46a000 <ferror@plt+0x66070>
  435fc0:	add	x5, x5, #0x230
  435fc4:	mov	x29, sp
  435fc8:	stp	x19, x20, [sp, #16]
  435fcc:	add	x9, x0, x1
  435fd0:	mov	x19, x0
  435fd4:	stp	x21, x22, [sp, #32]
  435fd8:	mov	w20, #0x0                   	// #0
  435fdc:	mov	x21, x0
  435fe0:	str	x23, [sp, #48]
  435fe4:	mov	x22, x2
  435fe8:	mov	x23, x3
  435fec:	add	x3, x5, #0x10
  435ff0:	tbnz	x1, #63, 43611c <ferror@plt+0x3218c>
  435ff4:	nop
  435ff8:	sub	x6, x9, x19
  435ffc:	cmp	x6, #0x0
  436000:	b.le	436180 <ferror@plt+0x321f0>
  436004:	ldrb	w5, [x19]
  436008:	cbz	w5, 436180 <ferror@plt+0x321f0>
  43600c:	cmp	w5, #0x7f
  436010:	b.ls	436108 <ferror@plt+0x32178>  // b.plast
  436014:	cmp	w5, #0xbf
  436018:	b.hi	43612c <ferror@plt+0x3219c>  // b.pmore
  43601c:	str	x4, [sp, #72]
  436020:	bl	443180 <ferror@plt+0x3f1f0>
  436024:	ldr	x4, [sp, #72]
  436028:	mov	w1, w0
  43602c:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436030:	mov	w2, #0x1                   	// #1
  436034:	mov	x0, x4
  436038:	add	x3, x3, #0x138
  43603c:	bl	409cc8 <ferror@plt+0x5d38>
  436040:	mov	x0, #0x0                   	// #0
  436044:	nop
  436048:	cbz	x22, 436054 <ferror@plt+0x320c4>
  43604c:	sub	x19, x19, x21
  436050:	str	x19, [x22]
  436054:	ldp	x19, x20, [sp, #16]
  436058:	ldp	x21, x22, [sp, #32]
  43605c:	ldr	x23, [sp, #48]
  436060:	ldp	x29, x30, [sp], #80
  436064:	ret
  436068:	ldrb	w6, [x19, #1]
  43606c:	and	w0, w6, #0xc0
  436070:	cmp	w0, #0x80
  436074:	b.ne	436284 <ferror@plt+0x322f4>  // b.any
  436078:	bfi	w6, w7, #6, #26
  43607c:	cmp	w2, #0x2
  436080:	mov	w7, w6
  436084:	b.eq	436378 <ferror@plt+0x323e8>  // b.none
  436088:	ldrb	w6, [x19, #2]
  43608c:	and	w0, w6, #0xc0
  436090:	cmp	w0, #0x80
  436094:	b.ne	436284 <ferror@plt+0x322f4>  // b.any
  436098:	bfi	w6, w7, #6, #26
  43609c:	cmp	w2, #0x3
  4360a0:	mov	w7, w6
  4360a4:	b.eq	436378 <ferror@plt+0x323e8>  // b.none
  4360a8:	ldrb	w6, [x19, #3]
  4360ac:	and	w0, w6, #0xc0
  4360b0:	cmp	w0, #0x80
  4360b4:	b.ne	436284 <ferror@plt+0x322f4>  // b.any
  4360b8:	bfi	w6, w7, #6, #26
  4360bc:	cmp	w2, #0x4
  4360c0:	mov	w7, w6
  4360c4:	b.eq	436378 <ferror@plt+0x323e8>  // b.none
  4360c8:	ldrb	w6, [x19, #4]
  4360cc:	and	w0, w6, #0xc0
  4360d0:	cmp	w0, #0x80
  4360d4:	b.ne	436284 <ferror@plt+0x322f4>  // b.any
  4360d8:	bfi	w6, w7, #6, #26
  4360dc:	cmp	w2, #0x6
  4360e0:	mov	w7, w6
  4360e4:	b.ne	436378 <ferror@plt+0x323e8>  // b.any
  4360e8:	ldrb	w6, [x19, #5]
  4360ec:	and	w0, w6, #0xc0
  4360f0:	cmp	w0, #0x80
  4360f4:	b.ne	436284 <ferror@plt+0x322f4>  // b.any
  4360f8:	bfi	w6, w7, #6, #26
  4360fc:	cmp	w6, w8
  436100:	b.cc	43601c <ferror@plt+0x3208c>  // b.lo, b.ul, b.last
  436104:	tbnz	w6, #31, 4363f8 <ferror@plt+0x32468>
  436108:	and	x5, x5, #0xff
  43610c:	add	w20, w20, #0x1
  436110:	ldrb	w5, [x3, x5]
  436114:	add	x19, x19, x5
  436118:	tbz	x1, #63, 435ff8 <ferror@plt+0x32068>
  43611c:	ldrb	w5, [x19]
  436120:	cbz	w5, 436180 <ferror@plt+0x321f0>
  436124:	mov	x6, #0x6                   	// #6
  436128:	b	43600c <ferror@plt+0x3207c>
  43612c:	cmp	w5, #0xdf
  436130:	b.hi	436268 <ferror@plt+0x322d8>  // b.pmore
  436134:	mov	x0, #0x2                   	// #2
  436138:	and	w7, w5, #0x1f
  43613c:	mov	w2, w0
  436140:	mov	w8, #0x80                  	// #128
  436144:	cmp	x6, x0
  436148:	b.cs	436068 <ferror@plt+0x320d8>  // b.hs, b.nlast
  43614c:	cmp	x6, #0x1
  436150:	b.eq	43617c <ferror@plt+0x321ec>  // b.none
  436154:	mov	w1, #0x1                   	// #1
  436158:	mov	x0, #0x1                   	// #1
  43615c:	ldrb	w5, [x19, x0]
  436160:	add	w0, w1, #0x1
  436164:	mov	x1, x0
  436168:	and	w5, w5, #0xc0
  43616c:	cmp	w5, #0x80
  436170:	b.ne	43601c <ferror@plt+0x3208c>  // b.any
  436174:	cmp	x6, w0, uxtw
  436178:	b.gt	43615c <ferror@plt+0x321cc>
  43617c:	cbz	x22, 4363cc <ferror@plt+0x3243c>
  436180:	add	w0, w20, #0x1
  436184:	mov	x1, #0x4                   	// #4
  436188:	sxtw	x0, w0
  43618c:	bl	417e30 <ferror@plt+0x13ea0>
  436190:	cbz	w20, 4363c0 <ferror@plt+0x32430>
  436194:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436198:	add	x3, x3, #0x230
  43619c:	add	x3, x3, #0x10
  4361a0:	mov	x19, x21
  4361a4:	mov	x5, #0x0                   	// #0
  4361a8:	mov	w8, #0xffffffff            	// #-1
  4361ac:	b	4361cc <ferror@plt+0x3223c>
  4361b0:	and	x4, x4, #0xff
  4361b4:	str	w1, [x0, x5, lsl #2]
  4361b8:	add	x5, x5, #0x1
  4361bc:	cmp	w20, w5
  4361c0:	ldrb	w1, [x3, x4]
  4361c4:	add	x19, x19, x1
  4361c8:	b.le	436250 <ferror@plt+0x322c0>
  4361cc:	ldrb	w4, [x19]
  4361d0:	mov	w1, w4
  4361d4:	tbz	w4, #7, 4361b0 <ferror@plt+0x32220>
  4361d8:	and	w1, w4, #0xe0
  4361dc:	cmp	w1, #0xc0
  4361e0:	b.eq	4362ac <ferror@plt+0x3231c>  // b.none
  4361e4:	and	w1, w4, #0xf0
  4361e8:	cmp	w1, #0xe0
  4361ec:	b.eq	43636c <ferror@plt+0x323dc>  // b.none
  4361f0:	and	w1, w4, #0xf8
  4361f4:	cmp	w1, #0xf0
  4361f8:	b.eq	4363a8 <ferror@plt+0x32418>  // b.none
  4361fc:	and	w1, w4, #0xfc
  436200:	cmp	w1, #0xf8
  436204:	b.eq	4363b4 <ferror@plt+0x32424>  // b.none
  436208:	and	w2, w4, #0xfe
  43620c:	mov	w1, #0xffffffff            	// #-1
  436210:	cmp	w2, #0xfc
  436214:	b.ne	4361b0 <ferror@plt+0x32220>  // b.any
  436218:	ldrb	w1, [x19, #1]
  43621c:	and	w7, w4, #0x1
  436220:	mov	w6, #0x6                   	// #6
  436224:	and	w2, w1, #0xc0
  436228:	cmp	w2, #0x80
  43622c:	b.eq	4362c4 <ferror@plt+0x32334>  // b.none
  436230:	and	x4, x4, #0xff
  436234:	mov	w1, #0xffffffff            	// #-1
  436238:	str	w1, [x0, x5, lsl #2]
  43623c:	add	x5, x5, #0x1
  436240:	cmp	w20, w5
  436244:	ldrb	w1, [x3, x4]
  436248:	add	x19, x19, x1
  43624c:	b.gt	4361cc <ferror@plt+0x3223c>
  436250:	add	x1, x0, w20, sxtw #2
  436254:	str	wzr, [x1]
  436258:	cbz	x23, 436048 <ferror@plt+0x320b8>
  43625c:	sxtw	x20, w20
  436260:	str	x20, [x23]
  436264:	b	436048 <ferror@plt+0x320b8>
  436268:	cmp	w5, #0xef
  43626c:	b.hi	436290 <ferror@plt+0x32300>  // b.pmore
  436270:	mov	x0, #0x3                   	// #3
  436274:	and	w7, w5, #0xf
  436278:	mov	w2, w0
  43627c:	mov	w8, #0x800                 	// #2048
  436280:	b	436144 <ferror@plt+0x321b4>
  436284:	cbnz	w6, 43601c <ferror@plt+0x3208c>
  436288:	cbnz	x22, 436180 <ferror@plt+0x321f0>
  43628c:	b	4363cc <ferror@plt+0x3243c>
  436290:	cmp	w5, #0xf7
  436294:	b.hi	436348 <ferror@plt+0x323b8>  // b.pmore
  436298:	mov	x0, #0x4                   	// #4
  43629c:	and	w7, w5, #0x7
  4362a0:	mov	w2, w0
  4362a4:	mov	w8, #0x10000               	// #65536
  4362a8:	b	436144 <ferror@plt+0x321b4>
  4362ac:	and	w7, w4, #0x1f
  4362b0:	mov	w6, #0x2                   	// #2
  4362b4:	ldrb	w1, [x19, #1]
  4362b8:	and	w2, w1, #0xc0
  4362bc:	cmp	w2, #0x80
  4362c0:	b.ne	436230 <ferror@plt+0x322a0>  // b.any
  4362c4:	bfi	w1, w7, #6, #26
  4362c8:	cmp	w6, #0x2
  4362cc:	b.eq	4361b0 <ferror@plt+0x32220>  // b.none
  4362d0:	ldrb	w7, [x19, #2]
  4362d4:	and	w2, w7, #0xc0
  4362d8:	cmp	w2, #0x80
  4362dc:	b.ne	436230 <ferror@plt+0x322a0>  // b.any
  4362e0:	bfi	w7, w1, #6, #26
  4362e4:	cmp	w6, #0x3
  4362e8:	mov	w1, w7
  4362ec:	b.eq	4361b0 <ferror@plt+0x32220>  // b.none
  4362f0:	ldrb	w2, [x19, #3]
  4362f4:	and	w7, w2, #0xc0
  4362f8:	cmp	w7, #0x80
  4362fc:	b.ne	436230 <ferror@plt+0x322a0>  // b.any
  436300:	bfi	w2, w1, #6, #26
  436304:	cmp	w6, #0x4
  436308:	mov	w1, w2
  43630c:	b.eq	4361b0 <ferror@plt+0x32220>  // b.none
  436310:	ldrb	w2, [x19, #4]
  436314:	and	w7, w2, #0xc0
  436318:	cmp	w7, #0x80
  43631c:	b.ne	436230 <ferror@plt+0x322a0>  // b.any
  436320:	bfi	w2, w1, #6, #26
  436324:	cmp	w6, #0x6
  436328:	mov	w1, w2
  43632c:	b.ne	4361b0 <ferror@plt+0x32220>  // b.any
  436330:	ldrb	w6, [x19, #5]
  436334:	and	w2, w6, #0xc0
  436338:	cmp	w2, #0x80
  43633c:	bfi	w6, w1, #6, #26
  436340:	csel	w1, w6, w8, eq  // eq = none
  436344:	b	4361b0 <ferror@plt+0x32220>
  436348:	cmp	w5, #0xfb
  43634c:	b.ls	436394 <ferror@plt+0x32404>  // b.plast
  436350:	cmp	w5, #0xfd
  436354:	b.hi	43601c <ferror@plt+0x3208c>  // b.pmore
  436358:	mov	x0, #0x6                   	// #6
  43635c:	and	w7, w5, #0x1
  436360:	mov	w2, w0
  436364:	mov	w8, #0x4000000             	// #67108864
  436368:	b	436144 <ferror@plt+0x321b4>
  43636c:	and	w7, w4, #0xf
  436370:	mov	w6, #0x3                   	// #3
  436374:	b	4362b4 <ferror@plt+0x32324>
  436378:	cmp	w7, w8
  43637c:	b.cc	43601c <ferror@plt+0x3208c>  // b.lo, b.ul, b.last
  436380:	and	x5, x5, #0xff
  436384:	add	w20, w20, #0x1
  436388:	ldrb	w5, [x3, x5]
  43638c:	add	x19, x19, x5
  436390:	b	436118 <ferror@plt+0x32188>
  436394:	mov	x0, #0x5                   	// #5
  436398:	and	w7, w5, #0x3
  43639c:	mov	w2, w0
  4363a0:	mov	w8, #0x200000              	// #2097152
  4363a4:	b	436144 <ferror@plt+0x321b4>
  4363a8:	and	w7, w4, #0x7
  4363ac:	mov	w6, #0x4                   	// #4
  4363b0:	b	4362b4 <ferror@plt+0x32324>
  4363b4:	and	w7, w4, #0x3
  4363b8:	mov	w6, #0x5                   	// #5
  4363bc:	b	4362b4 <ferror@plt+0x32324>
  4363c0:	mov	x1, x0
  4363c4:	mov	x19, x21
  4363c8:	b	436254 <ferror@plt+0x322c4>
  4363cc:	str	x4, [sp, #72]
  4363d0:	bl	443180 <ferror@plt+0x3f1f0>
  4363d4:	ldr	x4, [sp, #72]
  4363d8:	mov	w1, w0
  4363dc:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4363e0:	mov	w2, #0x3                   	// #3
  4363e4:	mov	x0, x4
  4363e8:	add	x3, x3, #0x108
  4363ec:	bl	409cc8 <ferror@plt+0x5d38>
  4363f0:	mov	x0, #0x0                   	// #0
  4363f4:	b	436054 <ferror@plt+0x320c4>
  4363f8:	cmn	w6, #0x2
  4363fc:	b.ne	43601c <ferror@plt+0x3208c>  // b.any
  436400:	cbnz	x22, 436180 <ferror@plt+0x321f0>
  436404:	b	4363cc <ferror@plt+0x3243c>
  436408:	stp	x29, x30, [sp, #-64]!
  43640c:	mov	x5, #0x0                   	// #0
  436410:	mov	x29, sp
  436414:	stp	x19, x20, [sp, #16]
  436418:	mov	x20, x0
  43641c:	mov	w19, #0x0                   	// #0
  436420:	stp	x21, x22, [sp, #32]
  436424:	mov	x22, x2
  436428:	stp	x23, x24, [sp, #48]
  43642c:	mov	x23, x3
  436430:	mov	x24, x4
  436434:	tbnz	x1, #63, 436654 <ferror@plt+0x326c4>
  436438:	cmp	x1, x5
  43643c:	mov	w21, w5
  436440:	mov	w0, #0xffff                	// #65535
  436444:	mov	w2, #0x1fffff              	// #2097151
  436448:	mov	w3, #0x3ffffff             	// #67108863
  43644c:	b.eq	4364b0 <ferror@plt+0x32520>  // b.none
  436450:	ldr	w6, [x20, x5, lsl #2]
  436454:	mov	w7, #0x1                   	// #1
  436458:	add	x5, x5, #0x1
  43645c:	cmp	w6, #0x0
  436460:	cbz	w6, 4364b0 <ferror@plt+0x32520>
  436464:	b.lt	4366c8 <ferror@plt+0x32738>  // b.tstop
  436468:	cmp	w6, #0x7f
  43646c:	b.ls	4364a0 <ferror@plt+0x32510>  // b.plast
  436470:	cmp	w6, #0x7ff
  436474:	mov	w7, #0x2                   	// #2
  436478:	b.ls	4364a0 <ferror@plt+0x32510>  // b.plast
  43647c:	cmp	w6, w0
  436480:	mov	w7, #0x3                   	// #3
  436484:	b.ls	4364a0 <ferror@plt+0x32510>  // b.plast
  436488:	cmp	w6, w2
  43648c:	mov	w7, #0x4                   	// #4
  436490:	b.ls	4364a0 <ferror@plt+0x32510>  // b.plast
  436494:	cmp	w6, w3
  436498:	cset	w7, hi  // hi = pmore
  43649c:	add	w7, w7, #0x5
  4364a0:	add	w19, w19, w7
  4364a4:	cmp	x1, x5
  4364a8:	mov	w21, w5
  4364ac:	b.ne	436450 <ferror@plt+0x324c0>  // b.any
  4364b0:	add	w0, w19, #0x1
  4364b4:	sxtw	x0, w0
  4364b8:	bl	417c00 <ferror@plt+0x13c70>
  4364bc:	add	x19, x0, w19, sxtw
  4364c0:	cmp	x0, x19
  4364c4:	b.cs	4366f4 <ferror@plt+0x32764>  // b.hs, b.nlast
  4364c8:	sub	x20, x20, #0x4
  4364cc:	mov	x4, x0
  4364d0:	mov	x5, #0x1                   	// #1
  4364d4:	mov	w9, #0xffff                	// #65535
  4364d8:	mov	w11, #0x1fffff              	// #2097151
  4364dc:	mov	w10, #0x3ffffff             	// #67108863
  4364e0:	mov	w17, #0xf8                  	// #248
  4364e4:	mov	w16, #0xfc                  	// #252
  4364e8:	mov	w15, #0x4                   	// #4
  4364ec:	mov	w14, #0x5                   	// #5
  4364f0:	mov	x13, #0x5                   	// #5
  4364f4:	mov	x12, #0x6                   	// #6
  4364f8:	ldr	w1, [x20, x5, lsl #2]
  4364fc:	mov	w21, w5
  436500:	cmp	w1, #0x7f
  436504:	b.ls	4365e0 <ferror@plt+0x32650>  // b.plast
  436508:	cmp	w1, #0x7ff
  43650c:	b.ls	436604 <ferror@plt+0x32674>  // b.plast
  436510:	cmp	w1, w9
  436514:	b.ls	436628 <ferror@plt+0x32698>  // b.plast
  436518:	cmp	w1, w11
  43651c:	b.hi	436638 <ferror@plt+0x326a8>  // b.pmore
  436520:	mov	w8, #0xf0                  	// #240
  436524:	mov	w6, #0x3                   	// #3
  436528:	mov	x3, #0x4                   	// #4
  43652c:	cbz	x4, 4365e8 <ferror@plt+0x32658>
  436530:	sub	w2, w6, #0x1
  436534:	and	w18, w1, #0x3f
  436538:	orr	w18, w18, #0xffffff80
  43653c:	ubfx	x7, x1, #6, #6
  436540:	strb	w18, [x4, w6, sxtw]
  436544:	orr	w7, w7, #0xffffff80
  436548:	strb	w7, [x4, w2, sxtw]
  43654c:	lsr	w7, w1, #12
  436550:	subs	w2, w6, #0x2
  436554:	b.eq	4366ec <ferror@plt+0x3275c>  // b.none
  436558:	and	w7, w7, #0x3f
  43655c:	subs	w6, w6, #0x3
  436560:	orr	w7, w7, #0xffffff80
  436564:	strb	w7, [x4, w2, sxtw]
  436568:	lsr	w2, w1, #18
  43656c:	b.eq	43664c <ferror@plt+0x326bc>  // b.none
  436570:	and	w2, w2, #0x3f
  436574:	cmp	w6, #0x1
  436578:	orr	w2, w2, #0xffffff80
  43657c:	strb	w2, [x4, w6, sxtw]
  436580:	lsr	w2, w1, #24
  436584:	b.eq	43664c <ferror@plt+0x326bc>  // b.none
  436588:	and	w2, w2, #0x3f
  43658c:	lsr	w1, w1, #30
  436590:	orr	w2, w2, #0xffffff80
  436594:	strb	w2, [x4, #1]
  436598:	orr	w1, w8, w1
  43659c:	strb	w1, [x4]
  4365a0:	add	x4, x4, x3
  4365a4:	add	x5, x5, #0x1
  4365a8:	cmp	x4, x19
  4365ac:	b.cc	4364f8 <ferror@plt+0x32568>  // b.lo, b.ul, b.last
  4365b0:	strb	wzr, [x4]
  4365b4:	cbz	x23, 4365c0 <ferror@plt+0x32630>
  4365b8:	sub	x4, x4, x0
  4365bc:	str	x4, [x23]
  4365c0:	cbz	x22, 4365cc <ferror@plt+0x3263c>
  4365c4:	sxtw	x1, w21
  4365c8:	str	x1, [x22]
  4365cc:	ldp	x19, x20, [sp, #16]
  4365d0:	ldp	x21, x22, [sp, #32]
  4365d4:	ldp	x23, x24, [sp, #48]
  4365d8:	ldp	x29, x30, [sp], #64
  4365dc:	ret
  4365e0:	mov	x3, #0x1                   	// #1
  4365e4:	cbnz	x4, 4366c0 <ferror@plt+0x32730>
  4365e8:	add	x4, x4, x3
  4365ec:	add	x5, x5, #0x1
  4365f0:	cmp	x4, x19
  4365f4:	b.cc	4364f8 <ferror@plt+0x32568>  // b.lo, b.ul, b.last
  4365f8:	strb	wzr, [x4]
  4365fc:	cbnz	x23, 4365b8 <ferror@plt+0x32628>
  436600:	b	4365c0 <ferror@plt+0x32630>
  436604:	mov	x3, #0x2                   	// #2
  436608:	cbz	x4, 4365e8 <ferror@plt+0x32658>
  43660c:	and	w2, w1, #0x3f
  436610:	mov	w8, #0xc0                  	// #192
  436614:	orr	w2, w2, #0xffffff80
  436618:	lsr	w1, w1, #6
  43661c:	mov	x3, #0x2                   	// #2
  436620:	strb	w2, [x4, #1]
  436624:	b	436598 <ferror@plt+0x32608>
  436628:	mov	w8, #0xe0                  	// #224
  43662c:	mov	w6, #0x2                   	// #2
  436630:	mov	x3, #0x3                   	// #3
  436634:	b	43652c <ferror@plt+0x3259c>
  436638:	cmp	w1, w10
  43663c:	csel	w8, w17, w16, ls  // ls = plast
  436640:	csel	w6, w15, w14, ls  // ls = plast
  436644:	csel	x3, x13, x12, ls  // ls = plast
  436648:	b	43652c <ferror@plt+0x3259c>
  43664c:	mov	w1, w2
  436650:	b	436598 <ferror@plt+0x32608>
  436654:	mov	w2, #0xffff                	// #65535
  436658:	mov	w3, #0x1fffff              	// #2097151
  43665c:	mov	w4, #0x3ffffff             	// #67108863
  436660:	ldr	w1, [x20, x5, lsl #2]
  436664:	mov	w21, w5
  436668:	mov	w0, #0x1                   	// #1
  43666c:	add	x5, x5, #0x1
  436670:	cmp	w1, #0x0
  436674:	cbz	w1, 4364b0 <ferror@plt+0x32520>
  436678:	b.lt	4366c8 <ferror@plt+0x32738>  // b.tstop
  43667c:	cmp	w1, #0x7f
  436680:	b.ls	4366b8 <ferror@plt+0x32728>  // b.plast
  436684:	cmp	w1, #0x7ff
  436688:	mov	w0, #0x2                   	// #2
  43668c:	b.ls	4366b8 <ferror@plt+0x32728>  // b.plast
  436690:	cmp	w1, w2
  436694:	mov	w0, #0x3                   	// #3
  436698:	b.ls	4366b8 <ferror@plt+0x32728>  // b.plast
  43669c:	cmp	w1, w3
  4366a0:	mov	w0, #0x4                   	// #4
  4366a4:	b.ls	4366b8 <ferror@plt+0x32728>  // b.plast
  4366a8:	cmp	w1, w4
  4366ac:	cset	w0, hi  // hi = pmore
  4366b0:	add	w0, w0, #0x5
  4366b4:	nop
  4366b8:	add	w19, w19, w0
  4366bc:	b	436660 <ferror@plt+0x326d0>
  4366c0:	mov	w8, #0x0                   	// #0
  4366c4:	b	436598 <ferror@plt+0x32608>
  4366c8:	bl	443180 <ferror@plt+0x3f1f0>
  4366cc:	mov	w1, w0
  4366d0:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4366d4:	mov	x0, x24
  4366d8:	add	x3, x3, #0x168
  4366dc:	mov	w2, #0x1                   	// #1
  4366e0:	bl	409cc8 <ferror@plt+0x5d38>
  4366e4:	mov	x0, #0x0                   	// #0
  4366e8:	b	4365c0 <ferror@plt+0x32630>
  4366ec:	mov	w1, w7
  4366f0:	b	436598 <ferror@plt+0x32608>
  4366f4:	mov	x4, x0
  4366f8:	mov	w21, #0x0                   	// #0
  4366fc:	b	4365b0 <ferror@plt+0x32620>
  436700:	stp	x29, x30, [sp, #-80]!
  436704:	mov	x29, sp
  436708:	cbz	x0, 436ab0 <ferror@plt+0x32b20>
  43670c:	stp	x19, x20, [sp, #16]
  436710:	mov	w5, #0x0                   	// #0
  436714:	mov	x19, x0
  436718:	stp	x21, x22, [sp, #32]
  43671c:	mov	w20, #0x0                   	// #0
  436720:	mov	x21, x0
  436724:	stp	x23, x24, [sp, #48]
  436728:	mov	x22, x2
  43672c:	mov	x23, x3
  436730:	mov	x24, x4
  436734:	tbnz	x1, #63, 43691c <ferror@plt+0x3298c>
  436738:	sub	x6, x19, x21
  43673c:	mov	w0, #0x2400                	// #9216
  436740:	mov	w3, #0xffff2800            	// #-55296
  436744:	mov	w2, #0x2800                	// #10240
  436748:	cmp	x1, x6, asr #1
  43674c:	mov	w4, #0xffff                	// #65535
  436750:	mov	w8, #0x1fffff              	// #2097151
  436754:	mov	w9, #0x3ffffff             	// #67108863
  436758:	b.le	4367ac <ferror@plt+0x3281c>
  43675c:	nop
  436760:	ldrh	w6, [x19]
  436764:	cbz	w6, 4367ac <ferror@plt+0x3281c>
  436768:	add	w7, w6, w0
  43676c:	and	w7, w7, #0xffff
  436770:	cmp	w7, #0x3ff
  436774:	b.hi	4369b0 <ferror@plt+0x32a20>  // b.pmore
  436778:	cbz	w5, 436a7c <ferror@plt+0x32aec>
  43677c:	add	w5, w5, w3
  436780:	add	w5, w6, w5, lsl #10
  436784:	add	w5, w5, w0
  436788:	cmp	w5, #0x7f
  43678c:	b.hi	4369d0 <ferror@plt+0x32a40>  // b.pmore
  436790:	mov	w6, #0x1                   	// #1
  436794:	add	w20, w20, w6
  436798:	mov	w5, #0x0                   	// #0
  43679c:	add	x19, x19, #0x2
  4367a0:	sub	x6, x19, x21
  4367a4:	cmp	x1, x6, asr #1
  4367a8:	b.gt	436760 <ferror@plt+0x327d0>
  4367ac:	cmp	w5, #0x0
  4367b0:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  4367b4:	b.eq	436af8 <ferror@plt+0x32b68>  // b.none
  4367b8:	add	w0, w20, #0x1
  4367bc:	sxtw	x0, w0
  4367c0:	bl	417c00 <ferror@plt+0x13c70>
  4367c4:	add	x20, x0, w20, sxtw
  4367c8:	cmp	x20, x0
  4367cc:	b.ls	436b44 <ferror@plt+0x32bb4>  // b.plast
  4367d0:	mov	x4, x0
  4367d4:	mov	x19, x21
  4367d8:	mov	w7, #0x0                   	// #0
  4367dc:	mov	w6, #0x2400                	// #9216
  4367e0:	mov	w10, #0xffff                	// #65535
  4367e4:	mov	w12, #0x1fffff              	// #2097151
  4367e8:	mov	w11, #0x3ffffff             	// #67108863
  4367ec:	mov	w18, #0xf8                  	// #248
  4367f0:	mov	w17, #0xfc                  	// #252
  4367f4:	mov	w16, #0x4                   	// #4
  4367f8:	mov	w15, #0x5                   	// #5
  4367fc:	mov	x14, #0x5                   	// #5
  436800:	mov	x13, #0x6                   	// #6
  436804:	mov	w9, #0x2800                	// #10240
  436808:	mov	w8, #0xffff2800            	// #-55296
  43680c:	str	x25, [sp, #64]
  436810:	ldrh	w2, [x19]
  436814:	add	w1, w2, w6
  436818:	and	w1, w1, #0xffff
  43681c:	cmp	w1, #0x3ff
  436820:	b.hi	436a24 <ferror@plt+0x32a94>  // b.pmore
  436824:	add	w1, w7, w8
  436828:	mov	w7, #0x0                   	// #0
  43682c:	add	w2, w2, w1, lsl #10
  436830:	add	w2, w2, w6
  436834:	cmp	w2, #0x7f
  436838:	b.ls	436a48 <ferror@plt+0x32ab8>  // b.plast
  43683c:	cmp	w2, #0x7ff
  436840:	b.ls	436a58 <ferror@plt+0x32ac8>  // b.plast
  436844:	cmp	w2, w10
  436848:	b.ls	436aa0 <ferror@plt+0x32b10>  // b.plast
  43684c:	cmp	w2, w12
  436850:	b.hi	436ae4 <ferror@plt+0x32b54>  // b.pmore
  436854:	mov	w3, #0xf0                  	// #240
  436858:	mov	w1, #0x3                   	// #3
  43685c:	mov	x24, #0x4                   	// #4
  436860:	cbz	x4, 4368d4 <ferror@plt+0x32944>
  436864:	sub	w30, w1, #0x1
  436868:	and	w5, w2, #0x3f
  43686c:	orr	w5, w5, #0xffffff80
  436870:	ubfx	x25, x2, #6, #6
  436874:	strb	w5, [x4, w1, sxtw]
  436878:	orr	w25, w25, #0xffffff80
  43687c:	strb	w25, [x4, w30, sxtw]
  436880:	lsr	w5, w2, #12
  436884:	subs	w25, w1, #0x2
  436888:	b.eq	436adc <ferror@plt+0x32b4c>  // b.none
  43688c:	and	w5, w5, #0x3f
  436890:	subs	w1, w1, #0x3
  436894:	orr	w5, w5, #0xffffff80
  436898:	strb	w5, [x4, w25, sxtw]
  43689c:	lsr	w5, w2, #18
  4368a0:	b.eq	436adc <ferror@plt+0x32b4c>  // b.none
  4368a4:	and	w5, w5, #0x3f
  4368a8:	cmp	w1, #0x1
  4368ac:	orr	w5, w5, #0xffffff80
  4368b0:	strb	w5, [x4, w1, sxtw]
  4368b4:	lsr	w1, w2, #24
  4368b8:	b.eq	436b2c <ferror@plt+0x32b9c>  // b.none
  4368bc:	and	w1, w1, #0x3f
  4368c0:	lsr	w2, w2, #30
  4368c4:	orr	w1, w1, #0xffffff80
  4368c8:	strb	w1, [x4, #1]
  4368cc:	orr	w2, w3, w2
  4368d0:	strb	w2, [x4]
  4368d4:	add	x4, x4, x24
  4368d8:	add	x19, x19, #0x2
  4368dc:	cmp	x4, x20
  4368e0:	b.cc	436810 <ferror@plt+0x32880>  // b.lo, b.ul, b.last
  4368e4:	ldr	x25, [sp, #64]
  4368e8:	strb	wzr, [x4]
  4368ec:	cbz	x23, 4368f8 <ferror@plt+0x32968>
  4368f0:	sub	x4, x4, x0
  4368f4:	str	x4, [x23]
  4368f8:	cbz	x22, 436b34 <ferror@plt+0x32ba4>
  4368fc:	sub	x1, x19, x21
  436900:	ldp	x19, x20, [sp, #16]
  436904:	asr	x1, x1, #1
  436908:	ldp	x23, x24, [sp, #48]
  43690c:	str	x1, [x22]
  436910:	ldp	x21, x22, [sp, #32]
  436914:	ldp	x29, x30, [sp], #80
  436918:	ret
  43691c:	mov	w1, #0x2400                	// #9216
  436920:	mov	w4, #0xffff                	// #65535
  436924:	mov	w8, #0x1fffff              	// #2097151
  436928:	mov	w9, #0x3ffffff             	// #67108863
  43692c:	mov	w3, #0x2800                	// #10240
  436930:	mov	w2, #0xffff2800            	// #-55296
  436934:	nop
  436938:	ldrh	w6, [x19]
  43693c:	cbz	w6, 4367ac <ferror@plt+0x3281c>
  436940:	add	w7, w6, w1
  436944:	and	w7, w7, #0xffff
  436948:	cmp	w7, #0x3ff
  43694c:	b.hi	436a04 <ferror@plt+0x32a74>  // b.pmore
  436950:	cbz	w5, 436a7c <ferror@plt+0x32aec>
  436954:	add	w5, w5, w2
  436958:	add	w5, w6, w5, lsl #10
  43695c:	add	w5, w5, w1
  436960:	cmp	w5, #0x7f
  436964:	mov	w0, #0x1                   	// #1
  436968:	b.ls	4369a0 <ferror@plt+0x32a10>  // b.plast
  43696c:	cmp	w5, #0x7ff
  436970:	mov	w0, #0x2                   	// #2
  436974:	b.ls	4369a0 <ferror@plt+0x32a10>  // b.plast
  436978:	cmp	w5, w4
  43697c:	mov	w0, #0x3                   	// #3
  436980:	b.ls	4369a0 <ferror@plt+0x32a10>  // b.plast
  436984:	cmp	w5, w8
  436988:	mov	w0, #0x4                   	// #4
  43698c:	b.ls	4369a0 <ferror@plt+0x32a10>  // b.plast
  436990:	cmp	w5, w9
  436994:	cset	w0, hi  // hi = pmore
  436998:	add	w0, w0, #0x5
  43699c:	nop
  4369a0:	add	w20, w20, w0
  4369a4:	add	x19, x19, #0x2
  4369a8:	mov	w5, #0x0                   	// #0
  4369ac:	b	436938 <ferror@plt+0x329a8>
  4369b0:	cbnz	w5, 436a7c <ferror@plt+0x32aec>
  4369b4:	mov	w5, w6
  4369b8:	add	w6, w6, w2
  4369bc:	and	w6, w6, #0xffff
  4369c0:	cmp	w6, #0x3ff
  4369c4:	b.ls	43679c <ferror@plt+0x3280c>  // b.plast
  4369c8:	cmp	w5, #0x7f
  4369cc:	b.ls	436790 <ferror@plt+0x32800>  // b.plast
  4369d0:	cmp	w5, #0x7ff
  4369d4:	mov	w6, #0x2                   	// #2
  4369d8:	b.ls	436794 <ferror@plt+0x32804>  // b.plast
  4369dc:	cmp	w5, w4
  4369e0:	mov	w6, #0x3                   	// #3
  4369e4:	b.ls	436794 <ferror@plt+0x32804>  // b.plast
  4369e8:	cmp	w5, w8
  4369ec:	mov	w6, #0x4                   	// #4
  4369f0:	b.ls	436794 <ferror@plt+0x32804>  // b.plast
  4369f4:	cmp	w5, w9
  4369f8:	cset	w6, hi  // hi = pmore
  4369fc:	add	w6, w6, #0x5
  436a00:	b	436794 <ferror@plt+0x32804>
  436a04:	cbnz	w5, 436a7c <ferror@plt+0x32aec>
  436a08:	add	w0, w6, w3
  436a0c:	mov	w5, w6
  436a10:	and	w0, w0, #0xffff
  436a14:	cmp	w0, #0x3ff
  436a18:	b.hi	436960 <ferror@plt+0x329d0>  // b.pmore
  436a1c:	add	x19, x19, #0x2
  436a20:	b	436938 <ferror@plt+0x329a8>
  436a24:	add	w1, w2, w9
  436a28:	and	w1, w1, #0xffff
  436a2c:	cmp	w1, #0x3ff
  436a30:	b.hi	436834 <ferror@plt+0x328a4>  // b.pmore
  436a34:	mov	w7, w2
  436a38:	add	x19, x19, #0x2
  436a3c:	cmp	x4, x20
  436a40:	b.cc	436810 <ferror@plt+0x32880>  // b.lo, b.ul, b.last
  436a44:	b	4368e4 <ferror@plt+0x32954>
  436a48:	mov	x24, #0x1                   	// #1
  436a4c:	cbz	x4, 4368d4 <ferror@plt+0x32944>
  436a50:	mov	w3, #0x0                   	// #0
  436a54:	b	4368cc <ferror@plt+0x3293c>
  436a58:	mov	x24, #0x2                   	// #2
  436a5c:	cbz	x4, 4368d4 <ferror@plt+0x32944>
  436a60:	and	w1, w2, #0x3f
  436a64:	mov	x24, #0x2                   	// #2
  436a68:	orr	w1, w1, #0xffffff80
  436a6c:	lsr	w2, w2, #6
  436a70:	mov	w3, #0xc0                  	// #192
  436a74:	strb	w1, [x4, #1]
  436a78:	b	4368cc <ferror@plt+0x3293c>
  436a7c:	bl	443180 <ferror@plt+0x3f1f0>
  436a80:	mov	w1, w0
  436a84:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436a88:	mov	x0, x24
  436a8c:	add	x3, x3, #0x190
  436a90:	mov	w2, #0x1                   	// #1
  436a94:	bl	409cc8 <ferror@plt+0x5d38>
  436a98:	mov	x0, #0x0                   	// #0
  436a9c:	b	4368f8 <ferror@plt+0x32968>
  436aa0:	mov	w3, #0xe0                  	// #224
  436aa4:	mov	w1, #0x2                   	// #2
  436aa8:	mov	x24, #0x3                   	// #3
  436aac:	b	436860 <ferror@plt+0x328d0>
  436ab0:	adrp	x1, 46a000 <ferror@plt+0x66070>
  436ab4:	add	x1, x1, #0x230
  436ab8:	add	x1, x1, #0x128
  436abc:	adrp	x2, 44c000 <ferror@plt+0x48070>
  436ac0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  436ac4:	add	x2, x2, #0x3c8
  436ac8:	add	x0, x0, #0xf78
  436acc:	bl	419d28 <ferror@plt+0x15d98>
  436ad0:	mov	x0, #0x0                   	// #0
  436ad4:	ldp	x29, x30, [sp], #80
  436ad8:	ret
  436adc:	mov	w2, w5
  436ae0:	b	4368cc <ferror@plt+0x3293c>
  436ae4:	cmp	w2, w11
  436ae8:	csel	w3, w18, w17, ls  // ls = plast
  436aec:	csel	w1, w16, w15, ls  // ls = plast
  436af0:	csel	x24, x14, x13, ls  // ls = plast
  436af4:	b	436860 <ferror@plt+0x328d0>
  436af8:	bl	443180 <ferror@plt+0x3f1f0>
  436afc:	mov	w1, w0
  436b00:	mov	w2, #0x3                   	// #3
  436b04:	mov	x0, x24
  436b08:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436b0c:	add	x3, x3, #0x108
  436b10:	bl	409cc8 <ferror@plt+0x5d38>
  436b14:	mov	x0, #0x0                   	// #0
  436b18:	ldp	x19, x20, [sp, #16]
  436b1c:	ldp	x21, x22, [sp, #32]
  436b20:	ldp	x23, x24, [sp, #48]
  436b24:	ldp	x29, x30, [sp], #80
  436b28:	ret
  436b2c:	mov	w2, w1
  436b30:	b	4368cc <ferror@plt+0x3293c>
  436b34:	ldp	x19, x20, [sp, #16]
  436b38:	ldp	x21, x22, [sp, #32]
  436b3c:	ldp	x23, x24, [sp, #48]
  436b40:	b	436914 <ferror@plt+0x32984>
  436b44:	mov	x4, x0
  436b48:	mov	x19, x21
  436b4c:	b	4368e8 <ferror@plt+0x32958>
  436b50:	stp	x29, x30, [sp, #-64]!
  436b54:	mov	x29, sp
  436b58:	cbz	x0, 436d30 <ferror@plt+0x32da0>
  436b5c:	stp	x19, x20, [sp, #16]
  436b60:	mov	w7, #0x0                   	// #0
  436b64:	mov	x19, x0
  436b68:	stp	x21, x22, [sp, #32]
  436b6c:	mov	w20, #0x0                   	// #0
  436b70:	mov	x21, x0
  436b74:	stp	x23, x24, [sp, #48]
  436b78:	mov	x22, x2
  436b7c:	mov	x23, x3
  436b80:	mov	x24, x4
  436b84:	tbnz	x1, #63, 436c84 <ferror@plt+0x32cf4>
  436b88:	sub	x5, x19, x21
  436b8c:	mov	w0, #0x2400                	// #9216
  436b90:	mov	w2, #0x2800                	// #10240
  436b94:	cmp	x1, x5, asr #1
  436b98:	b.le	436bd4 <ferror@plt+0x32c44>
  436b9c:	nop
  436ba0:	ldrh	w6, [x19]
  436ba4:	add	w5, w6, w0
  436ba8:	and	w5, w5, #0xffff
  436bac:	cbz	w6, 436bd4 <ferror@plt+0x32c44>
  436bb0:	cmp	w5, #0x3ff
  436bb4:	b.hi	436cc4 <ferror@plt+0x32d34>  // b.pmore
  436bb8:	cbz	w7, 436d0c <ferror@plt+0x32d7c>
  436bbc:	add	w20, w20, #0x4
  436bc0:	add	x19, x19, #0x2
  436bc4:	mov	w7, #0x0                   	// #0
  436bc8:	sub	x5, x19, x21
  436bcc:	cmp	x1, x5, asr #1
  436bd0:	b.gt	436ba0 <ferror@plt+0x32c10>
  436bd4:	cmp	w7, #0x0
  436bd8:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  436bdc:	b.eq	436d5c <ferror@plt+0x32dcc>  // b.none
  436be0:	add	w0, w20, #0x4
  436be4:	mov	x19, x21
  436be8:	sxtw	x0, w0
  436bec:	bl	417c00 <ferror@plt+0x13c70>
  436bf0:	add	x20, x0, w20, sxtw
  436bf4:	mov	x3, x0
  436bf8:	cmp	x20, x0
  436bfc:	b.ls	436c4c <ferror@plt+0x32cbc>  // b.plast
  436c00:	mov	w6, #0x0                   	// #0
  436c04:	mov	w7, #0x2400                	// #9216
  436c08:	mov	w9, #0x2800                	// #10240
  436c0c:	mov	w8, #0xffff2800            	// #-55296
  436c10:	ldrh	w4, [x19]
  436c14:	add	w1, w6, w8
  436c18:	add	w2, w4, w7
  436c1c:	add	w5, w4, w9
  436c20:	and	w2, w2, #0xffff
  436c24:	and	w5, w5, #0xffff
  436c28:	add	w1, w4, w1, lsl #10
  436c2c:	cmp	w2, #0x3ff
  436c30:	b.hi	436cfc <ferror@plt+0x32d6c>  // b.pmore
  436c34:	add	w4, w1, w7
  436c38:	mov	w6, #0x0                   	// #0
  436c3c:	str	w4, [x3], #4
  436c40:	add	x19, x19, #0x2
  436c44:	cmp	x3, x20
  436c48:	b.cc	436c10 <ferror@plt+0x32c80>  // b.lo, b.ul, b.last
  436c4c:	str	wzr, [x3]
  436c50:	cbz	x23, 436c60 <ferror@plt+0x32cd0>
  436c54:	sub	x1, x3, x0
  436c58:	lsr	x1, x1, #2
  436c5c:	str	x1, [x23]
  436c60:	cbz	x22, 436d90 <ferror@plt+0x32e00>
  436c64:	sub	x19, x19, x21
  436c68:	ldp	x23, x24, [sp, #48]
  436c6c:	asr	x19, x19, #1
  436c70:	str	x19, [x22]
  436c74:	ldp	x19, x20, [sp, #16]
  436c78:	ldp	x21, x22, [sp, #32]
  436c7c:	ldp	x29, x30, [sp], #64
  436c80:	ret
  436c84:	mov	w2, #0x2400                	// #9216
  436c88:	mov	w0, #0x2800                	// #10240
  436c8c:	nop
  436c90:	ldrh	w1, [x19]
  436c94:	add	w5, w1, w2
  436c98:	add	w6, w1, w0
  436c9c:	and	w5, w5, #0xffff
  436ca0:	and	w6, w6, #0xffff
  436ca4:	cbz	w1, 436bd4 <ferror@plt+0x32c44>
  436ca8:	cmp	w5, #0x3ff
  436cac:	b.hi	436ce4 <ferror@plt+0x32d54>  // b.pmore
  436cb0:	cbz	w7, 436d0c <ferror@plt+0x32d7c>
  436cb4:	add	w20, w20, #0x4
  436cb8:	add	x19, x19, #0x2
  436cbc:	mov	w7, #0x0                   	// #0
  436cc0:	b	436c90 <ferror@plt+0x32d00>
  436cc4:	add	w5, w6, w2
  436cc8:	cbnz	w7, 436d0c <ferror@plt+0x32d7c>
  436ccc:	and	w5, w5, #0xffff
  436cd0:	mov	w7, w6
  436cd4:	cmp	w5, #0x3ff
  436cd8:	b.hi	436bbc <ferror@plt+0x32c2c>  // b.pmore
  436cdc:	add	x19, x19, #0x2
  436ce0:	b	436bc8 <ferror@plt+0x32c38>
  436ce4:	cbnz	w7, 436d0c <ferror@plt+0x32d7c>
  436ce8:	mov	w7, w1
  436cec:	cmp	w6, #0x3ff
  436cf0:	b.hi	436cb4 <ferror@plt+0x32d24>  // b.pmore
  436cf4:	add	x19, x19, #0x2
  436cf8:	b	436c90 <ferror@plt+0x32d00>
  436cfc:	cmp	w5, #0x3ff
  436d00:	b.hi	436c3c <ferror@plt+0x32cac>  // b.pmore
  436d04:	mov	w6, w4
  436d08:	b	436c40 <ferror@plt+0x32cb0>
  436d0c:	bl	443180 <ferror@plt+0x3f1f0>
  436d10:	mov	w1, w0
  436d14:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436d18:	mov	x0, x24
  436d1c:	add	x3, x3, #0x190
  436d20:	mov	w2, #0x1                   	// #1
  436d24:	bl	409cc8 <ferror@plt+0x5d38>
  436d28:	mov	x0, #0x0                   	// #0
  436d2c:	b	436c60 <ferror@plt+0x32cd0>
  436d30:	adrp	x1, 46a000 <ferror@plt+0x66070>
  436d34:	add	x1, x1, #0x230
  436d38:	add	x1, x1, #0x138
  436d3c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  436d40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  436d44:	add	x2, x2, #0x3c8
  436d48:	add	x0, x0, #0xf78
  436d4c:	bl	419d28 <ferror@plt+0x15d98>
  436d50:	mov	x0, #0x0                   	// #0
  436d54:	ldp	x29, x30, [sp], #64
  436d58:	ret
  436d5c:	bl	443180 <ferror@plt+0x3f1f0>
  436d60:	mov	w1, w0
  436d64:	mov	w2, #0x3                   	// #3
  436d68:	mov	x0, x24
  436d6c:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436d70:	add	x3, x3, #0x108
  436d74:	bl	409cc8 <ferror@plt+0x5d38>
  436d78:	mov	x0, #0x0                   	// #0
  436d7c:	ldp	x19, x20, [sp, #16]
  436d80:	ldp	x21, x22, [sp, #32]
  436d84:	ldp	x23, x24, [sp, #48]
  436d88:	ldp	x29, x30, [sp], #64
  436d8c:	ret
  436d90:	ldp	x19, x20, [sp, #16]
  436d94:	ldp	x21, x22, [sp, #32]
  436d98:	ldp	x23, x24, [sp, #48]
  436d9c:	b	436c7c <ferror@plt+0x32cec>
  436da0:	stp	x29, x30, [sp, #-64]!
  436da4:	mov	x29, sp
  436da8:	cbz	x0, 437218 <ferror@plt+0x33288>
  436dac:	stp	x19, x20, [sp, #16]
  436db0:	add	x9, x0, x1
  436db4:	mov	x19, x0
  436db8:	stp	x21, x22, [sp, #32]
  436dbc:	mov	x22, x2
  436dc0:	adrp	x2, 46a000 <ferror@plt+0x66070>
  436dc4:	stp	x23, x24, [sp, #48]
  436dc8:	add	x2, x2, #0x230
  436dcc:	mov	x21, x0
  436dd0:	mov	x23, x3
  436dd4:	mov	x24, x4
  436dd8:	add	x2, x2, #0x10
  436ddc:	mov	w20, #0x0                   	// #0
  436de0:	mov	w12, #0xd7ff                	// #55295
  436de4:	mov	w13, #0xdfff                	// #57343
  436de8:	mov	w10, #0xffff                	// #65535
  436dec:	mov	w11, #0x10ffff              	// #1114111
  436df0:	tbnz	x1, #63, 436f30 <ferror@plt+0x32fa0>
  436df4:	nop
  436df8:	sub	x6, x9, x19
  436dfc:	cmp	x6, #0x0
  436e00:	b.le	436f98 <ferror@plt+0x33008>
  436e04:	ldrb	w5, [x19]
  436e08:	cbz	w5, 436f98 <ferror@plt+0x33008>
  436e0c:	cmp	w5, #0x7f
  436e10:	b.ls	436f1c <ferror@plt+0x32f8c>  // b.plast
  436e14:	cmp	w5, #0xbf
  436e18:	b.hi	436f40 <ferror@plt+0x32fb0>  // b.pmore
  436e1c:	bl	443180 <ferror@plt+0x3f1f0>
  436e20:	mov	w1, w0
  436e24:	adrp	x3, 46a000 <ferror@plt+0x66070>
  436e28:	mov	x0, x24
  436e2c:	add	x3, x3, #0x138
  436e30:	mov	w2, #0x1                   	// #1
  436e34:	bl	409cc8 <ferror@plt+0x5d38>
  436e38:	mov	x0, #0x0                   	// #0
  436e3c:	nop
  436e40:	cbz	x22, 4370a0 <ferror@plt+0x33110>
  436e44:	sub	x19, x19, x21
  436e48:	ldp	x23, x24, [sp, #48]
  436e4c:	str	x19, [x22]
  436e50:	ldp	x19, x20, [sp, #16]
  436e54:	ldp	x21, x22, [sp, #32]
  436e58:	ldp	x29, x30, [sp], #64
  436e5c:	ret
  436e60:	ldrb	w6, [x19, #1]
  436e64:	and	w4, w6, #0xc0
  436e68:	cmp	w4, #0x80
  436e6c:	b.ne	4370d0 <ferror@plt+0x33140>  // b.any
  436e70:	bfi	w6, w3, #6, #26
  436e74:	cmp	w0, #0x2
  436e78:	mov	w3, w6
  436e7c:	b.eq	437250 <ferror@plt+0x332c0>  // b.none
  436e80:	ldrb	w6, [x19, #2]
  436e84:	and	w4, w6, #0xc0
  436e88:	cmp	w4, #0x80
  436e8c:	b.ne	4370d0 <ferror@plt+0x33140>  // b.any
  436e90:	bfi	w6, w3, #6, #26
  436e94:	cmp	w0, #0x3
  436e98:	mov	w7, w6
  436e9c:	b.eq	437200 <ferror@plt+0x33270>  // b.none
  436ea0:	ldrb	w6, [x19, #3]
  436ea4:	and	w3, w6, #0xc0
  436ea8:	cmp	w3, #0x80
  436eac:	b.ne	4370d0 <ferror@plt+0x33140>  // b.any
  436eb0:	bfi	w6, w7, #6, #26
  436eb4:	cmp	w0, #0x4
  436eb8:	mov	w7, w6
  436ebc:	b.eq	437200 <ferror@plt+0x33270>  // b.none
  436ec0:	ldrb	w6, [x19, #4]
  436ec4:	and	w3, w6, #0xc0
  436ec8:	cmp	w3, #0x80
  436ecc:	b.ne	4370d0 <ferror@plt+0x33140>  // b.any
  436ed0:	bfi	w6, w7, #6, #26
  436ed4:	cmp	w0, #0x6
  436ed8:	mov	w7, w6
  436edc:	b.ne	437200 <ferror@plt+0x33270>  // b.any
  436ee0:	ldrb	w6, [x19, #5]
  436ee4:	and	w0, w6, #0xc0
  436ee8:	cmp	w0, #0x80
  436eec:	b.ne	4370d0 <ferror@plt+0x33140>  // b.any
  436ef0:	bfi	w6, w7, #6, #26
  436ef4:	mov	w7, w6
  436ef8:	cmp	w6, w8
  436efc:	b.cc	436e1c <ferror@plt+0x32e8c>  // b.lo, b.ul, b.last
  436f00:	tbnz	w6, #31, 4372e0 <ferror@plt+0x33350>
  436f04:	cmp	w7, w12
  436f08:	b.ls	436f1c <ferror@plt+0x32f8c>  // b.plast
  436f0c:	cmp	w7, w13
  436f10:	b.ls	437268 <ferror@plt+0x332d8>  // b.plast
  436f14:	cmp	w7, w10
  436f18:	b.hi	4370dc <ferror@plt+0x3314c>  // b.pmore
  436f1c:	add	w20, w20, #0x1
  436f20:	and	x5, x5, #0xff
  436f24:	ldrb	w5, [x2, x5]
  436f28:	add	x19, x19, x5
  436f2c:	tbz	x1, #63, 436df8 <ferror@plt+0x32e68>
  436f30:	ldrb	w5, [x19]
  436f34:	cbz	w5, 436f98 <ferror@plt+0x33008>
  436f38:	mov	x6, #0x6                   	// #6
  436f3c:	b	436e0c <ferror@plt+0x32e7c>
  436f40:	cmp	w5, #0xdf
  436f44:	b.hi	4370b4 <ferror@plt+0x33124>  // b.pmore
  436f48:	mov	x7, #0x2                   	// #2
  436f4c:	and	w3, w5, #0x1f
  436f50:	mov	w0, w7
  436f54:	mov	w8, #0x80                  	// #128
  436f58:	cmp	x6, x7
  436f5c:	b.cs	436e60 <ferror@plt+0x32ed0>  // b.hs, b.nlast
  436f60:	cmp	x6, #0x1
  436f64:	b.eq	436f90 <ferror@plt+0x33000>  // b.none
  436f68:	mov	w1, #0x1                   	// #1
  436f6c:	mov	x0, #0x1                   	// #1
  436f70:	ldrb	w5, [x19, x0]
  436f74:	add	w0, w1, #0x1
  436f78:	mov	x1, x0
  436f7c:	and	w5, w5, #0xc0
  436f80:	cmp	w5, #0x80
  436f84:	b.ne	436e1c <ferror@plt+0x32e8c>  // b.any
  436f88:	cmp	x6, w0, uxtw
  436f8c:	b.gt	436f70 <ferror@plt+0x32fe0>
  436f90:	cbz	x22, 4372b0 <ferror@plt+0x33320>
  436f94:	nop
  436f98:	add	w0, w20, #0x1
  436f9c:	mov	x1, #0x2                   	// #2
  436fa0:	mov	x19, x21
  436fa4:	sxtw	x0, w0
  436fa8:	bl	417e30 <ferror@plt+0x13ea0>
  436fac:	mov	x5, x0
  436fb0:	cbz	w20, 43708c <ferror@plt+0x330fc>
  436fb4:	adrp	x7, 46a000 <ferror@plt+0x66070>
  436fb8:	add	x7, x7, #0x230
  436fbc:	add	x7, x7, #0x10
  436fc0:	mov	x19, x21
  436fc4:	mov	w5, #0x0                   	// #0
  436fc8:	mov	w10, #0xffff                	// #65535
  436fcc:	mov	w9, #0xffffd800            	// #-10240
  436fd0:	mov	w8, #0xffffdc00            	// #-9216
  436fd4:	b	436ff4 <ferror@plt+0x33064>
  436fd8:	and	x4, x4, #0xff
  436fdc:	strh	w1, [x0, w5, sxtw #1]
  436fe0:	add	w5, w5, #0x1
  436fe4:	cmp	w20, w5
  436fe8:	ldrb	w1, [x7, x4]
  436fec:	add	x19, x19, x1
  436ff0:	b.le	437088 <ferror@plt+0x330f8>
  436ff4:	ldrb	w4, [x19]
  436ff8:	mov	w1, w4
  436ffc:	tbz	w4, #7, 436fd8 <ferror@plt+0x33048>
  437000:	and	w1, w4, #0xe0
  437004:	cmp	w1, #0xc0
  437008:	b.eq	43712c <ferror@plt+0x3319c>  // b.none
  43700c:	and	w1, w4, #0xf0
  437010:	cmp	w1, #0xe0
  437014:	b.eq	43720c <ferror@plt+0x3327c>  // b.none
  437018:	and	w1, w4, #0xf8
  43701c:	cmp	w1, #0xf0
  437020:	b.eq	437244 <ferror@plt+0x332b4>  // b.none
  437024:	and	w1, w4, #0xfc
  437028:	cmp	w1, #0xf8
  43702c:	b.eq	43725c <ferror@plt+0x332cc>  // b.none
  437030:	and	w1, w4, #0xfe
  437034:	cmp	w1, #0xfc
  437038:	b.ne	437058 <ferror@plt+0x330c8>  // b.any
  43703c:	ldrb	w1, [x19, #1]
  437040:	and	w6, w4, #0x1
  437044:	mov	w2, #0x6                   	// #6
  437048:	and	w3, w1, #0xc0
  43704c:	cmp	w3, #0x80
  437050:	b.eq	437144 <ferror@plt+0x331b4>  // b.none
  437054:	nop
  437058:	mov	w1, #0xdfff                	// #57343
  43705c:	mov	w6, #0xd7bf                	// #55231
  437060:	sbfiz	x2, x5, #1, #32
  437064:	and	x4, x4, #0xff
  437068:	add	x3, x0, x2
  43706c:	add	w5, w5, #0x2
  437070:	cmp	w20, w5
  437074:	strh	w6, [x0, x2]
  437078:	strh	w1, [x3, #2]
  43707c:	ldrb	w1, [x7, x4]
  437080:	add	x19, x19, x1
  437084:	b.gt	436ff4 <ferror@plt+0x33064>
  437088:	add	x5, x0, w5, sxtw #1
  43708c:	strh	wzr, [x5]
  437090:	cbz	x23, 436e40 <ferror@plt+0x32eb0>
  437094:	sxtw	x20, w20
  437098:	str	x20, [x23]
  43709c:	cbnz	x22, 436e44 <ferror@plt+0x32eb4>
  4370a0:	ldp	x19, x20, [sp, #16]
  4370a4:	ldp	x21, x22, [sp, #32]
  4370a8:	ldp	x23, x24, [sp, #48]
  4370ac:	ldp	x29, x30, [sp], #64
  4370b0:	ret
  4370b4:	cmp	w5, #0xef
  4370b8:	b.hi	4370ec <ferror@plt+0x3315c>  // b.pmore
  4370bc:	mov	x7, #0x3                   	// #3
  4370c0:	and	w3, w5, #0xf
  4370c4:	mov	w0, w7
  4370c8:	mov	w8, #0x800                 	// #2048
  4370cc:	b	436f58 <ferror@plt+0x32fc8>
  4370d0:	cbnz	w6, 436e1c <ferror@plt+0x32e8c>
  4370d4:	cbnz	x22, 436f98 <ferror@plt+0x33008>
  4370d8:	b	4372b0 <ferror@plt+0x33320>
  4370dc:	cmp	w7, w11
  4370e0:	b.hi	43728c <ferror@plt+0x332fc>  // b.pmore
  4370e4:	add	w20, w20, #0x2
  4370e8:	b	436f20 <ferror@plt+0x32f90>
  4370ec:	cmp	w5, #0xf7
  4370f0:	b.hi	437108 <ferror@plt+0x33178>  // b.pmore
  4370f4:	mov	x7, #0x4                   	// #4
  4370f8:	and	w3, w5, #0x7
  4370fc:	mov	w0, w7
  437100:	mov	w8, #0x10000               	// #65536
  437104:	b	436f58 <ferror@plt+0x32fc8>
  437108:	cmp	w5, #0xfb
  43710c:	b.ls	4371ec <ferror@plt+0x3325c>  // b.plast
  437110:	cmp	w5, #0xfd
  437114:	b.hi	436e1c <ferror@plt+0x32e8c>  // b.pmore
  437118:	mov	x7, #0x6                   	// #6
  43711c:	and	w3, w5, #0x1
  437120:	mov	w0, w7
  437124:	mov	w8, #0x4000000             	// #67108864
  437128:	b	436f58 <ferror@plt+0x32fc8>
  43712c:	and	w6, w4, #0x1f
  437130:	mov	w2, #0x2                   	// #2
  437134:	ldrb	w1, [x19, #1]
  437138:	and	w3, w1, #0xc0
  43713c:	cmp	w3, #0x80
  437140:	b.ne	437058 <ferror@plt+0x330c8>  // b.any
  437144:	bfi	w1, w6, #6, #26
  437148:	cmp	w2, #0x2
  43714c:	b.eq	436fd8 <ferror@plt+0x33048>  // b.none
  437150:	ldrb	w3, [x19, #2]
  437154:	and	w6, w3, #0xc0
  437158:	cmp	w6, #0x80
  43715c:	b.ne	437058 <ferror@plt+0x330c8>  // b.any
  437160:	bfi	w3, w1, #6, #26
  437164:	cmp	w2, #0x3
  437168:	mov	w1, w3
  43716c:	b.eq	4371c8 <ferror@plt+0x33238>  // b.none
  437170:	ldrb	w3, [x19, #3]
  437174:	and	w6, w3, #0xc0
  437178:	cmp	w6, #0x80
  43717c:	b.ne	437058 <ferror@plt+0x330c8>  // b.any
  437180:	bfi	w3, w1, #6, #26
  437184:	cmp	w2, #0x4
  437188:	mov	w1, w3
  43718c:	b.eq	4371c8 <ferror@plt+0x33238>  // b.none
  437190:	ldrb	w3, [x19, #4]
  437194:	and	w6, w3, #0xc0
  437198:	cmp	w6, #0x80
  43719c:	b.ne	437058 <ferror@plt+0x330c8>  // b.any
  4371a0:	bfi	w3, w1, #6, #26
  4371a4:	cmp	w2, #0x6
  4371a8:	mov	w1, w3
  4371ac:	b.ne	4371c8 <ferror@plt+0x33238>  // b.any
  4371b0:	ldrb	w2, [x19, #5]
  4371b4:	and	w3, w2, #0xc0
  4371b8:	cmp	w3, #0x80
  4371bc:	b.ne	437058 <ferror@plt+0x330c8>  // b.any
  4371c0:	bfi	w2, w1, #6, #26
  4371c4:	mov	w1, w2
  4371c8:	cmp	w1, w10
  4371cc:	b.ls	436fd8 <ferror@plt+0x33048>  // b.plast
  4371d0:	sub	w6, w1, #0x10, lsl #12
  4371d4:	and	w1, w1, #0x3ff
  4371d8:	add	w1, w1, w8
  4371dc:	add	w6, w9, w6, lsr #10
  4371e0:	and	w1, w1, #0xffff
  4371e4:	and	w6, w6, #0xffff
  4371e8:	b	437060 <ferror@plt+0x330d0>
  4371ec:	mov	x7, #0x5                   	// #5
  4371f0:	and	w3, w5, #0x3
  4371f4:	mov	w0, w7
  4371f8:	mov	w8, #0x200000              	// #2097152
  4371fc:	b	436f58 <ferror@plt+0x32fc8>
  437200:	cmp	w8, w7
  437204:	b.ls	436f04 <ferror@plt+0x32f74>  // b.plast
  437208:	b	436e1c <ferror@plt+0x32e8c>
  43720c:	and	w6, w4, #0xf
  437210:	mov	w2, #0x3                   	// #3
  437214:	b	437134 <ferror@plt+0x331a4>
  437218:	adrp	x1, 46a000 <ferror@plt+0x66070>
  43721c:	add	x1, x1, #0x230
  437220:	add	x1, x1, #0x148
  437224:	adrp	x2, 44c000 <ferror@plt+0x48070>
  437228:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43722c:	add	x2, x2, #0x3c8
  437230:	add	x0, x0, #0xf78
  437234:	bl	419d28 <ferror@plt+0x15d98>
  437238:	mov	x0, #0x0                   	// #0
  43723c:	ldp	x29, x30, [sp], #64
  437240:	ret
  437244:	and	w6, w4, #0x7
  437248:	mov	w2, #0x4                   	// #4
  43724c:	b	437134 <ferror@plt+0x331a4>
  437250:	cmp	w8, w6
  437254:	b.hi	436e1c <ferror@plt+0x32e8c>  // b.pmore
  437258:	b	436f1c <ferror@plt+0x32f8c>
  43725c:	and	w6, w4, #0x3
  437260:	mov	w2, #0x5                   	// #5
  437264:	b	437134 <ferror@plt+0x331a4>
  437268:	bl	443180 <ferror@plt+0x3f1f0>
  43726c:	mov	w1, w0
  437270:	adrp	x3, 46a000 <ferror@plt+0x66070>
  437274:	mov	x0, x24
  437278:	add	x3, x3, #0x190
  43727c:	mov	w2, #0x1                   	// #1
  437280:	bl	409cc8 <ferror@plt+0x5d38>
  437284:	mov	x0, #0x0                   	// #0
  437288:	b	436e40 <ferror@plt+0x32eb0>
  43728c:	bl	443180 <ferror@plt+0x3f1f0>
  437290:	mov	w1, w0
  437294:	adrp	x3, 46a000 <ferror@plt+0x66070>
  437298:	mov	x0, x24
  43729c:	add	x3, x3, #0x1b8
  4372a0:	mov	w2, #0x1                   	// #1
  4372a4:	bl	409cc8 <ferror@plt+0x5d38>
  4372a8:	mov	x0, #0x0                   	// #0
  4372ac:	b	436e40 <ferror@plt+0x32eb0>
  4372b0:	bl	443180 <ferror@plt+0x3f1f0>
  4372b4:	mov	w1, w0
  4372b8:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4372bc:	mov	x0, x24
  4372c0:	add	x3, x3, #0x108
  4372c4:	mov	w2, #0x3                   	// #3
  4372c8:	bl	409cc8 <ferror@plt+0x5d38>
  4372cc:	mov	x0, #0x0                   	// #0
  4372d0:	ldp	x19, x20, [sp, #16]
  4372d4:	ldp	x21, x22, [sp, #32]
  4372d8:	ldp	x23, x24, [sp, #48]
  4372dc:	b	436e58 <ferror@plt+0x32ec8>
  4372e0:	cmn	w6, #0x2
  4372e4:	b.ne	436e1c <ferror@plt+0x32e8c>  // b.any
  4372e8:	cbnz	x22, 436f98 <ferror@plt+0x33008>
  4372ec:	b	4372b0 <ferror@plt+0x33320>
  4372f0:	stp	x29, x30, [sp, #-64]!
  4372f4:	mov	x5, #0x0                   	// #0
  4372f8:	mov	x29, sp
  4372fc:	stp	x19, x20, [sp, #16]
  437300:	mov	x20, x0
  437304:	mov	w19, #0x0                   	// #0
  437308:	stp	x21, x22, [sp, #32]
  43730c:	mov	w0, #0xd7ff                	// #55295
  437310:	mov	x21, x2
  437314:	stp	x23, x24, [sp, #48]
  437318:	mov	x22, x3
  43731c:	mov	x24, x4
  437320:	mov	w2, #0xdfff                	// #57343
  437324:	mov	w3, #0xffff                	// #65535
  437328:	mov	w4, #0x10ffff              	// #1114111
  43732c:	tbnz	x1, #63, 43740c <ferror@plt+0x3347c>
  437330:	cmp	x1, x5
  437334:	sxtw	x23, w5
  437338:	b.eq	43737c <ferror@plt+0x333ec>  // b.none
  43733c:	nop
  437340:	ldr	w6, [x20, x5, lsl #2]
  437344:	cmp	w6, w0
  437348:	cbz	w6, 43737c <ferror@plt+0x333ec>
  43734c:	b.ls	437444 <ferror@plt+0x334b4>  // b.plast
  437350:	cmp	w6, w2
  437354:	b.ls	437498 <ferror@plt+0x33508>  // b.plast
  437358:	cmp	w6, w3
  43735c:	b.ls	437444 <ferror@plt+0x334b4>  // b.plast
  437360:	cmp	w6, w4
  437364:	b.hi	4374bc <ferror@plt+0x3352c>  // b.pmore
  437368:	add	w19, w19, #0x2
  43736c:	add	x5, x5, #0x1
  437370:	cmp	x1, x5
  437374:	sxtw	x23, w5
  437378:	b.ne	437340 <ferror@plt+0x333b0>  // b.any
  43737c:	add	w0, w19, #0x1
  437380:	mov	x1, #0x2                   	// #2
  437384:	mov	x23, #0x0                   	// #0
  437388:	sxtw	x0, w0
  43738c:	bl	417e30 <ferror@plt+0x13ea0>
  437390:	mov	x11, x0
  437394:	cbz	w19, 43746c <ferror@plt+0x334dc>
  437398:	sub	x20, x20, #0x4
  43739c:	mov	x5, #0x1                   	// #1
  4373a0:	mov	w4, #0x0                   	// #0
  4373a4:	mov	w13, #0xffff                	// #65535
  4373a8:	mov	w12, #0xffffd800            	// #-10240
  4373ac:	mov	w3, #0xffffdc00            	// #-9216
  4373b0:	ldr	w1, [x20, x5, lsl #2]
  4373b4:	sbfiz	x6, x4, #1, #32
  4373b8:	add	x9, x6, #0x2
  4373bc:	add	w10, w4, #0x1
  4373c0:	sub	w7, w1, #0x10, lsl #12
  4373c4:	cmp	w1, w13
  4373c8:	and	w1, w1, #0xffff
  4373cc:	add	x2, x6, #0x4
  4373d0:	add	w8, w12, w7, lsr #10
  4373d4:	and	w7, w1, #0x3ff
  4373d8:	add	x11, x0, x9
  4373dc:	add	w7, w7, w3
  4373e0:	add	w4, w4, #0x2
  4373e4:	b.hi	437450 <ferror@plt+0x334c0>  // b.pmore
  4373e8:	strh	w1, [x0, x6]
  4373ec:	sxtw	x23, w5
  4373f0:	cmp	w19, w10
  4373f4:	add	x5, x5, #0x1
  4373f8:	b.le	43746c <ferror@plt+0x334dc>
  4373fc:	mov	w4, w10
  437400:	b	4373b0 <ferror@plt+0x33420>
  437404:	add	w19, w19, #0x1
  437408:	add	x5, x5, #0x1
  43740c:	ldr	w1, [x20, x5, lsl #2]
  437410:	sxtw	x23, w5
  437414:	cmp	w1, w0
  437418:	cbz	w1, 43737c <ferror@plt+0x333ec>
  43741c:	b.ls	437404 <ferror@plt+0x33474>  // b.plast
  437420:	cmp	w1, w2
  437424:	b.ls	437498 <ferror@plt+0x33508>  // b.plast
  437428:	cmp	w1, w3
  43742c:	b.ls	437404 <ferror@plt+0x33474>  // b.plast
  437430:	cmp	w1, w4
  437434:	b.hi	4374bc <ferror@plt+0x3352c>  // b.pmore
  437438:	add	w19, w19, #0x2
  43743c:	add	x5, x5, #0x1
  437440:	b	43740c <ferror@plt+0x3347c>
  437444:	add	w19, w19, #0x1
  437448:	add	x5, x5, #0x1
  43744c:	b	437370 <ferror@plt+0x333e0>
  437450:	strh	w8, [x0, x6]
  437454:	sxtw	x23, w5
  437458:	strh	w7, [x0, x9]
  43745c:	add	x11, x0, x2
  437460:	cmp	w4, w19
  437464:	add	x5, x5, #0x1
  437468:	b.lt	4373b0 <ferror@plt+0x33420>  // b.tstop
  43746c:	strh	wzr, [x11]
  437470:	cbz	x22, 43747c <ferror@plt+0x334ec>
  437474:	sxtw	x19, w19
  437478:	str	x19, [x22]
  43747c:	cbz	x21, 437484 <ferror@plt+0x334f4>
  437480:	str	x23, [x21]
  437484:	ldp	x19, x20, [sp, #16]
  437488:	ldp	x21, x22, [sp, #32]
  43748c:	ldp	x23, x24, [sp, #48]
  437490:	ldp	x29, x30, [sp], #64
  437494:	ret
  437498:	bl	443180 <ferror@plt+0x3f1f0>
  43749c:	mov	w1, w0
  4374a0:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4374a4:	mov	x0, x24
  4374a8:	add	x3, x3, #0x190
  4374ac:	mov	w2, #0x1                   	// #1
  4374b0:	bl	409cc8 <ferror@plt+0x5d38>
  4374b4:	mov	x0, #0x0                   	// #0
  4374b8:	b	43747c <ferror@plt+0x334ec>
  4374bc:	bl	443180 <ferror@plt+0x3f1f0>
  4374c0:	mov	w1, w0
  4374c4:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4374c8:	mov	x0, x24
  4374cc:	add	x3, x3, #0x1b8
  4374d0:	mov	w2, #0x1                   	// #1
  4374d4:	bl	409cc8 <ferror@plt+0x5d38>
  4374d8:	mov	x0, #0x0                   	// #0
  4374dc:	b	43747c <ferror@plt+0x334ec>
  4374e0:	cmp	x1, #0x0
  4374e4:	mov	x8, x2
  4374e8:	b.lt	437608 <ferror@plt+0x33678>  // b.tstop
  4374ec:	mov	x6, x0
  4374f0:	mov	x5, x0
  4374f4:	b.eq	437558 <ferror@plt+0x335c8>  // b.none
  4374f8:	mov	x4, #0x0                   	// #0
  4374fc:	mov	w9, #0x10ffff              	// #1114111
  437500:	mov	w10, #0xd800                	// #55296
  437504:	b	437518 <ferror@plt+0x33588>
  437508:	add	x5, x5, #0x1
  43750c:	sub	x4, x5, x6
  437510:	cmp	x1, x4
  437514:	b.le	437558 <ferror@plt+0x335c8>
  437518:	ldrb	w3, [x5]
  43751c:	cbz	w3, 437558 <ferror@plt+0x335c8>
  437520:	tbz	w3, #7, 437508 <ferror@plt+0x33578>
  437524:	and	w0, w3, #0xe0
  437528:	cmp	w0, #0xc0
  43752c:	b.eq	4375dc <ferror@plt+0x3364c>  // b.none
  437530:	and	w0, w3, #0xf0
  437534:	cmp	w0, #0xe0
  437538:	b.eq	437630 <ferror@plt+0x336a0>  // b.none
  43753c:	and	w0, w3, #0xf8
  437540:	cmp	w0, #0xf0
  437544:	b.ne	437558 <ferror@plt+0x335c8>  // b.any
  437548:	sub	x4, x1, x4
  43754c:	cmp	x4, #0x3
  437550:	b.gt	437570 <ferror@plt+0x335e0>
  437554:	nop
  437558:	cbz	x8, 437560 <ferror@plt+0x335d0>
  43755c:	str	x5, [x8]
  437560:	add	x1, x6, x1
  437564:	cmp	x5, x1
  437568:	cset	w0, eq  // eq = none
  43756c:	ret
  437570:	ldrb	w0, [x5, #1]
  437574:	and	w4, w3, #0x7
  437578:	add	x7, x5, #0x1
  43757c:	and	w2, w0, #0xc0
  437580:	cmp	w2, #0x80
  437584:	b.ne	437558 <ferror@plt+0x335c8>  // b.any
  437588:	bfi	w0, w4, #6, #26
  43758c:	mov	w2, #0x10000               	// #65536
  437590:	mov	w3, w0
  437594:	ldrb	w4, [x7, #1]
  437598:	and	w0, w4, #0xc0
  43759c:	cmp	w0, #0x80
  4375a0:	b.ne	437558 <ferror@plt+0x335c8>  // b.any
  4375a4:	ldrb	w0, [x7, #2]
  4375a8:	bfi	w4, w3, #6, #26
  4375ac:	and	w3, w0, #0xc0
  4375b0:	cmp	w3, #0x80
  4375b4:	b.ne	437558 <ferror@plt+0x335c8>  // b.any
  4375b8:	bfi	w0, w4, #6, #26
  4375bc:	cmp	w0, w9
  4375c0:	ccmp	w0, w2, #0x0, ls  // ls = plast
  4375c4:	b.cc	437558 <ferror@plt+0x335c8>  // b.lo, b.ul, b.last
  4375c8:	and	w0, w0, #0xfffff800
  4375cc:	cmp	w0, w10
  4375d0:	b.eq	437558 <ferror@plt+0x335c8>  // b.none
  4375d4:	add	x5, x7, #0x2
  4375d8:	b	437508 <ferror@plt+0x33578>
  4375dc:	sub	x4, x1, x4
  4375e0:	cmp	x4, #0x1
  4375e4:	b.eq	437558 <ferror@plt+0x335c8>  // b.none
  4375e8:	tst	w3, #0x1e
  4375ec:	b.eq	437558 <ferror@plt+0x335c8>  // b.none
  4375f0:	ldrb	w0, [x5, #1]
  4375f4:	and	w0, w0, #0xc0
  4375f8:	cmp	w0, #0x80
  4375fc:	b.ne	437558 <ferror@plt+0x335c8>  // b.any
  437600:	add	x5, x5, #0x1
  437604:	b	437508 <ferror@plt+0x33578>
  437608:	stp	x29, x30, [sp, #-16]!
  43760c:	mov	x29, sp
  437610:	bl	435028 <ferror@plt+0x31098>
  437614:	cbz	x8, 43761c <ferror@plt+0x3368c>
  437618:	str	x0, [x8]
  43761c:	ldrb	w0, [x0]
  437620:	ldp	x29, x30, [sp], #16
  437624:	cmp	w0, #0x0
  437628:	cset	w0, eq  // eq = none
  43762c:	ret
  437630:	sub	x4, x1, x4
  437634:	cmp	x4, #0x2
  437638:	b.le	437558 <ferror@plt+0x335c8>
  43763c:	and	w3, w3, #0xf
  437640:	mov	x7, x5
  437644:	mov	w2, #0x800                 	// #2048
  437648:	b	437594 <ferror@plt+0x33604>
  43764c:	nop
  437650:	mov	w1, #0x10ffff              	// #1114111
  437654:	cmp	w0, w1
  437658:	b.hi	437670 <ferror@plt+0x336e0>  // b.pmore
  43765c:	and	w0, w0, #0xfffff800
  437660:	mov	w1, #0xd800                	// #55296
  437664:	cmp	w0, w1
  437668:	cset	w0, ne  // ne = any
  43766c:	ret
  437670:	mov	w0, #0x0                   	// #0
  437674:	ret
  437678:	stp	x29, x30, [sp, #-48]!
  43767c:	mov	x29, sp
  437680:	stp	x19, x20, [sp, #16]
  437684:	mov	x19, x0
  437688:	stp	x21, x22, [sp, #32]
  43768c:	mov	x22, x1
  437690:	tbz	x1, #63, 4376a0 <ferror@plt+0x33710>
  437694:	bl	4034d0 <strlen@plt>
  437698:	mov	x22, x0
  43769c:	mov	x1, x0
  4376a0:	add	x0, x1, #0x1
  4376a4:	bl	417c00 <ferror@plt+0x13c70>
  4376a8:	adrp	x1, 46a000 <ferror@plt+0x66070>
  4376ac:	add	x22, x0, x22
  4376b0:	add	x1, x1, #0x230
  4376b4:	mov	x20, x0
  4376b8:	add	x21, x1, #0x10
  4376bc:	cmp	x0, x22
  4376c0:	mov	x3, x22
  4376c4:	b.cs	437700 <ferror@plt+0x33770>  // b.hs, b.nlast
  4376c8:	ldrb	w2, [x19]
  4376cc:	mov	x1, x19
  4376d0:	ldrb	w4, [x21, x2]
  4376d4:	sub	w2, w4, #0x1
  4376d8:	and	x2, x2, #0xff
  4376dc:	sub	x3, x3, w4, uxtb
  4376e0:	add	x2, x2, #0x1
  4376e4:	cbz	w4, 4376f8 <ferror@plt+0x33768>
  4376e8:	mov	x0, x3
  4376ec:	add	x19, x19, x2
  4376f0:	bl	403460 <memcpy@plt>
  4376f4:	mov	x3, x0
  4376f8:	cmp	x20, x3
  4376fc:	b.cc	4376c8 <ferror@plt+0x33738>  // b.lo, b.ul, b.last
  437700:	strb	wzr, [x22]
  437704:	mov	x0, x20
  437708:	ldp	x19, x20, [sp, #16]
  43770c:	ldp	x21, x22, [sp, #32]
  437710:	ldp	x29, x30, [sp], #48
  437714:	ret
  437718:	stp	x29, x30, [sp, #-80]!
  43771c:	mov	x29, sp
  437720:	cbz	x0, 437864 <ferror@plt+0x338d4>
  437724:	stp	x21, x22, [sp, #32]
  437728:	stp	x23, x24, [sp, #48]
  43772c:	mov	x24, x0
  437730:	bl	4034d0 <strlen@plt>
  437734:	mov	w21, w0
  437738:	cbz	w0, 437820 <ferror@plt+0x33890>
  43773c:	adrp	x23, 46a000 <ferror@plt+0x66070>
  437740:	add	x23, x23, #0x1f0
  437744:	stp	x19, x20, [sp, #16]
  437748:	mov	x20, x24
  43774c:	mov	x22, #0x0                   	// #0
  437750:	sxtw	x11, w21
  437754:	add	x2, sp, #0x48
  437758:	mov	x1, x11
  43775c:	mov	x0, x20
  437760:	bl	4374e0 <ferror@plt+0x33550>
  437764:	cbnz	w0, 437818 <ferror@plt+0x33888>
  437768:	ldr	x19, [sp, #72]
  43776c:	sub	x19, x19, x20
  437770:	cbz	x22, 4377e0 <ferror@plt+0x33850>
  437774:	sxtw	x2, w19
  437778:	mov	x1, x20
  43777c:	mov	x0, x22
  437780:	bl	42b388 <ferror@plt+0x273f8>
  437784:	mov	x1, x23
  437788:	mov	x0, x22
  43778c:	bl	42b150 <ferror@plt+0x271c0>
  437790:	add	w19, w19, #0x1
  437794:	ldr	x20, [sp, #72]
  437798:	subs	w21, w21, w19
  43779c:	add	x20, x20, #0x1
  4377a0:	b.ne	437750 <ferror@plt+0x337c0>  // b.any
  4377a4:	mov	x1, x20
  4377a8:	mov	x0, x22
  4377ac:	bl	42b150 <ferror@plt+0x271c0>
  4377b0:	ldr	x0, [x22]
  4377b4:	bl	435028 <ferror@plt+0x31098>
  4377b8:	ldrb	w0, [x0]
  4377bc:	cbnz	w0, 437838 <ferror@plt+0x338a8>
  4377c0:	mov	x0, x22
  4377c4:	mov	w1, #0x0                   	// #0
  4377c8:	bl	42a758 <ferror@plt+0x267c8>
  4377cc:	ldp	x19, x20, [sp, #16]
  4377d0:	ldp	x21, x22, [sp, #32]
  4377d4:	ldp	x23, x24, [sp, #48]
  4377d8:	ldp	x29, x30, [sp], #80
  4377dc:	ret
  4377e0:	mov	x0, x11
  4377e4:	bl	42a6d8 <ferror@plt+0x26748>
  4377e8:	sxtw	x2, w19
  4377ec:	mov	x1, x20
  4377f0:	mov	x22, x0
  4377f4:	bl	42b388 <ferror@plt+0x273f8>
  4377f8:	mov	x1, x23
  4377fc:	mov	x0, x22
  437800:	bl	42b150 <ferror@plt+0x271c0>
  437804:	add	w19, w19, #0x1
  437808:	ldr	x20, [sp, #72]
  43780c:	subs	w21, w21, w19
  437810:	add	x20, x20, #0x1
  437814:	b.ne	437750 <ferror@plt+0x337c0>  // b.any
  437818:	cbnz	x22, 4377a4 <ferror@plt+0x33814>
  43781c:	ldp	x19, x20, [sp, #16]
  437820:	mov	x0, x24
  437824:	bl	427a88 <ferror@plt+0x23af8>
  437828:	ldp	x21, x22, [sp, #32]
  43782c:	ldp	x23, x24, [sp, #48]
  437830:	ldp	x29, x30, [sp], #80
  437834:	ret
  437838:	adrp	x3, 46a000 <ferror@plt+0x66070>
  43783c:	add	x3, x3, #0x230
  437840:	adrp	x4, 46a000 <ferror@plt+0x66070>
  437844:	adrp	x1, 46a000 <ferror@plt+0x66070>
  437848:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43784c:	add	x3, x3, #0x170
  437850:	add	x4, x4, #0x1f8
  437854:	add	x1, x1, #0x220
  437858:	add	x0, x0, #0xf78
  43785c:	mov	w2, #0x6c8                 	// #1736
  437860:	bl	430e98 <ferror@plt+0x2cf08>
  437864:	adrp	x1, 46a000 <ferror@plt+0x66070>
  437868:	add	x1, x1, #0x230
  43786c:	add	x1, x1, #0x158
  437870:	adrp	x2, 46a000 <ferror@plt+0x66070>
  437874:	adrp	x0, 44d000 <ferror@plt+0x49070>
  437878:	add	x2, x2, #0x1e0
  43787c:	add	x0, x0, #0xf78
  437880:	bl	419d28 <ferror@plt+0x15d98>
  437884:	mov	x0, #0x0                   	// #0
  437888:	ldp	x29, x30, [sp], #80
  43788c:	ret
  437890:	mov	w2, #0xfaff                	// #64255
  437894:	mov	w1, w0
  437898:	movk	w2, #0x2, lsl #16
  43789c:	cmp	w0, w2
  4378a0:	b.hi	4378cc <ferror@plt+0x3393c>  // b.pmore
  4378a4:	lsr	w2, w1, #8
  4378a8:	adrp	x0, 46a000 <ferror@plt+0x66070>
  4378ac:	add	x0, x0, #0x3c0
  4378b0:	mov	w3, #0x10ff                	// #4351
  4378b4:	ldrsh	w0, [x0, x2, lsl #1]
  4378b8:	cmp	w0, w3
  4378bc:	b.le	437900 <ferror@plt+0x33970>
  4378c0:	mov	w1, #0xffffef00            	// #-4352
  4378c4:	add	w0, w0, w1
  4378c8:	ret
  4378cc:	sub	w2, w0, #0xe0, lsl #12
  4378d0:	mov	w3, #0x2ffff               	// #196607
  4378d4:	mov	w0, #0x0                   	// #0
  4378d8:	cmp	w2, w3
  4378dc:	b.hi	4378c8 <ferror@plt+0x33938>  // b.pmore
  4378e0:	adrp	x0, 46a000 <ferror@plt+0x66070>
  4378e4:	add	x0, x0, #0x3c0
  4378e8:	lsr	w2, w2, #8
  4378ec:	add	x0, x0, #0x600
  4378f0:	mov	w3, #0x10ff                	// #4351
  4378f4:	ldrsh	w0, [x0, x2, lsl #1]
  4378f8:	cmp	w0, w3
  4378fc:	b.gt	4378c0 <ferror@plt+0x33930>
  437900:	adrp	x2, 485000 <ferror@plt+0x81070>
  437904:	add	x2, x2, #0xa60
  437908:	add	x1, x2, w1, uxtb
  43790c:	sbfiz	x0, x0, #8, #32
  437910:	ldrb	w0, [x1, x0]
  437914:	ret
  437918:	adrp	x12, 46a000 <ferror@plt+0x66070>
  43791c:	add	x12, x12, #0x3c0
  437920:	adrp	x11, 485000 <ferror@plt+0x81070>
  437924:	mov	w8, #0xfaff                	// #64255
  437928:	sub	x15, x1, #0x1
  43792c:	sub	x7, x0, #0x4
  437930:	add	x17, x12, #0x600
  437934:	add	x11, x11, #0xa60
  437938:	movk	w8, #0x2, lsl #16
  43793c:	mov	w14, #0x2ffff               	// #196607
  437940:	mov	w9, #0x10ff                	// #4351
  437944:	mov	w16, #0xffffef00            	// #-4352
  437948:	ldr	w2, [x0]
  43794c:	cmp	w2, w8
  437950:	b.hi	437b40 <ferror@plt+0x33bb0>  // b.pmore
  437954:	lsr	w3, w2, #8
  437958:	ldrsh	w13, [x12, x3, lsl #1]
  43795c:	cmp	w13, w9
  437960:	b.le	437ba8 <ferror@plt+0x33c18>
  437964:	add	w13, w13, w16
  437968:	cmp	x1, #0x1
  43796c:	b.eq	437bf8 <ferror@plt+0x33c68>  // b.none
  437970:	mov	w10, #0x0                   	// #0
  437974:	mov	x6, #0x0                   	// #0
  437978:	add	x6, x6, #0x1
  43797c:	ldr	w2, [x0, x6, lsl #2]
  437980:	cmp	w2, w8
  437984:	b.hi	4379c4 <ferror@plt+0x33a34>  // b.pmore
  437988:	lsr	w3, w2, #8
  43798c:	ldrsh	w5, [x12, x3, lsl #1]
  437990:	cmp	w5, w9
  437994:	b.gt	4379e0 <ferror@plt+0x33a50>
  437998:	sbfiz	x5, x5, #8, #32
  43799c:	add	x2, x11, w2, uxtb
  4379a0:	ldrb	w5, [x2, x5]
  4379a4:	cmp	w5, #0x0
  4379a8:	ccmp	w13, w5, #0x4, ne  // ne = any
  4379ac:	b.gt	4379f0 <ferror@plt+0x33a60>
  4379b0:	mov	w13, w5
  4379b4:	cmp	x6, x15
  4379b8:	b.cc	437978 <ferror@plt+0x339e8>  // b.lo, b.ul, b.last
  4379bc:	cbnz	w10, 437948 <ferror@plt+0x339b8>
  4379c0:	ret
  4379c4:	sub	w3, w2, #0xe0, lsl #12
  4379c8:	cmp	w3, w14
  4379cc:	b.hi	437b30 <ferror@plt+0x33ba0>  // b.pmore
  4379d0:	lsr	w3, w3, #8
  4379d4:	ldrsh	w5, [x17, x3, lsl #1]
  4379d8:	cmp	w5, w9
  4379dc:	b.le	437998 <ferror@plt+0x33a08>
  4379e0:	add	w5, w5, w16
  4379e4:	cmp	w5, #0x0
  4379e8:	ccmp	w13, w5, #0x4, ne  // ne = any
  4379ec:	b.le	4379b0 <ferror@plt+0x33a20>
  4379f0:	stp	x29, x30, [sp, #-32]!
  4379f4:	mov	x29, sp
  4379f8:	str	x19, [sp, #16]
  4379fc:	mov	x2, x6
  437a00:	add	x19, x12, #0x600
  437a04:	nop
  437a08:	ldr	w3, [x7, x2, lsl #2]
  437a0c:	sub	w4, w3, #0xe0, lsl #12
  437a10:	cmp	w3, w8
  437a14:	lsr	w18, w3, #8
  437a18:	b.hi	437b0c <ferror@plt+0x33b7c>  // b.pmore
  437a1c:	ldrsh	w4, [x12, x18, lsl #1]
  437a20:	add	x30, x11, w3, uxtb
  437a24:	cmp	w4, w9
  437a28:	b.gt	437b28 <ferror@plt+0x33b98>
  437a2c:	sbfiz	x4, x4, #8, #32
  437a30:	ldrb	w4, [x30, x4]
  437a34:	cmp	w5, w4
  437a38:	b.ge	437a58 <ferror@plt+0x33ac8>  // b.tcont
  437a3c:	ldr	w4, [x0, x2, lsl #2]
  437a40:	mov	w10, #0x1                   	// #1
  437a44:	str	w3, [x0, x2, lsl #2]
  437a48:	str	w4, [x7, x2, lsl #2]
  437a4c:	subs	x2, x2, #0x1
  437a50:	b.ne	437a08 <ferror@plt+0x33a78>  // b.any
  437a54:	nop
  437a58:	cmp	x6, x15
  437a5c:	b.cs	437aa4 <ferror@plt+0x33b14>  // b.hs, b.nlast
  437a60:	add	x6, x6, #0x1
  437a64:	ldr	w2, [x0, x6, lsl #2]
  437a68:	cmp	w2, w8
  437a6c:	b.hi	437ae8 <ferror@plt+0x33b58>  // b.pmore
  437a70:	lsr	w3, w2, #8
  437a74:	ldrsh	w5, [x12, x3, lsl #1]
  437a78:	cmp	w5, w9
  437a7c:	b.gt	437b04 <ferror@plt+0x33b74>
  437a80:	sbfiz	x5, x5, #8, #32
  437a84:	add	x2, x11, w2, uxtb
  437a88:	ldrb	w5, [x2, x5]
  437a8c:	cmp	w5, #0x0
  437a90:	ccmp	w13, w5, #0x4, ne  // ne = any
  437a94:	b.gt	4379fc <ferror@plt+0x33a6c>
  437a98:	mov	w13, w5
  437a9c:	cmp	x6, x15
  437aa0:	b.cc	437a60 <ferror@plt+0x33ad0>  // b.lo, b.ul, b.last
  437aa4:	cbz	w10, 437b9c <ferror@plt+0x33c0c>
  437aa8:	ldr	w2, [x0]
  437aac:	cmp	w2, w8
  437ab0:	b.hi	437b6c <ferror@plt+0x33bdc>  // b.pmore
  437ab4:	lsr	w3, w2, #8
  437ab8:	ldrsh	w13, [x12, x3, lsl #1]
  437abc:	cmp	w13, w9
  437ac0:	b.le	437b88 <ferror@plt+0x33bf8>
  437ac4:	add	w13, w13, w16
  437ac8:	cmp	x1, #0x1
  437acc:	b.eq	437b9c <ferror@plt+0x33c0c>  // b.none
  437ad0:	mov	x6, #0x0                   	// #0
  437ad4:	add	x6, x6, #0x1
  437ad8:	mov	w10, #0x0                   	// #0
  437adc:	ldr	w2, [x0, x6, lsl #2]
  437ae0:	cmp	w2, w8
  437ae4:	b.ls	437a70 <ferror@plt+0x33ae0>  // b.plast
  437ae8:	sub	w3, w2, #0xe0, lsl #12
  437aec:	cmp	w3, w14
  437af0:	b.hi	437b38 <ferror@plt+0x33ba8>  // b.pmore
  437af4:	lsr	w3, w3, #8
  437af8:	ldrsh	w5, [x17, x3, lsl #1]
  437afc:	cmp	w5, w9
  437b00:	b.le	437a80 <ferror@plt+0x33af0>
  437b04:	add	w5, w5, w16
  437b08:	b	437a8c <ferror@plt+0x33afc>
  437b0c:	lsr	w18, w4, #8
  437b10:	cmp	w4, w14
  437b14:	b.hi	437a58 <ferror@plt+0x33ac8>  // b.pmore
  437b18:	ldrsh	w4, [x19, x18, lsl #1]
  437b1c:	add	x30, x11, w3, uxtb
  437b20:	cmp	w4, w9
  437b24:	b.le	437a2c <ferror@plt+0x33a9c>
  437b28:	add	w4, w4, w16
  437b2c:	b	437a34 <ferror@plt+0x33aa4>
  437b30:	mov	w13, #0x0                   	// #0
  437b34:	b	4379b4 <ferror@plt+0x33a24>
  437b38:	mov	w13, #0x0                   	// #0
  437b3c:	b	437a58 <ferror@plt+0x33ac8>
  437b40:	sub	w3, w2, #0xe0, lsl #12
  437b44:	cmp	w3, w14
  437b48:	b.hi	437bc0 <ferror@plt+0x33c30>  // b.pmore
  437b4c:	lsr	w3, w3, #8
  437b50:	ldrsh	w13, [x17, x3, lsl #1]
  437b54:	cmp	w13, w9
  437b58:	b.le	437be0 <ferror@plt+0x33c50>
  437b5c:	add	w13, w13, w16
  437b60:	cmp	x1, #0x1
  437b64:	b.ne	437970 <ferror@plt+0x339e0>  // b.any
  437b68:	ret
  437b6c:	sub	w3, w2, #0xe0, lsl #12
  437b70:	cmp	w3, w14
  437b74:	b.hi	437bd0 <ferror@plt+0x33c40>  // b.pmore
  437b78:	lsr	w3, w3, #8
  437b7c:	ldrsh	w13, [x17, x3, lsl #1]
  437b80:	cmp	w13, w9
  437b84:	b.gt	437ac4 <ferror@plt+0x33b34>
  437b88:	sbfiz	x13, x13, #8, #32
  437b8c:	add	x2, x11, w2, uxtb
  437b90:	cmp	x1, #0x1
  437b94:	ldrb	w13, [x2, x13]
  437b98:	b.ne	437ad0 <ferror@plt+0x33b40>  // b.any
  437b9c:	ldr	x19, [sp, #16]
  437ba0:	ldp	x29, x30, [sp], #32
  437ba4:	ret
  437ba8:	sbfiz	x13, x13, #8, #32
  437bac:	add	x2, x11, w2, uxtb
  437bb0:	cmp	x1, #0x1
  437bb4:	ldrb	w13, [x2, x13]
  437bb8:	b.ne	437970 <ferror@plt+0x339e0>  // b.any
  437bbc:	ret
  437bc0:	cmp	x1, #0x1
  437bc4:	b.eq	437bfc <ferror@plt+0x33c6c>  // b.none
  437bc8:	mov	w13, #0x0                   	// #0
  437bcc:	b	437970 <ferror@plt+0x339e0>
  437bd0:	cmp	x1, #0x1
  437bd4:	b.eq	437b9c <ferror@plt+0x33c0c>  // b.none
  437bd8:	mov	w13, #0x0                   	// #0
  437bdc:	b	437ad0 <ferror@plt+0x33b40>
  437be0:	sbfiz	x13, x13, #8, #32
  437be4:	add	x2, x11, w2, uxtb
  437be8:	cmp	x1, #0x1
  437bec:	ldrb	w13, [x2, x13]
  437bf0:	b.ne	437970 <ferror@plt+0x339e0>  // b.any
  437bf4:	ret
  437bf8:	ret
  437bfc:	ret
  437c00:	stp	x29, x30, [sp, #-64]!
  437c04:	mov	w7, #0xffff5400            	// #-44032
  437c08:	mov	x29, sp
  437c0c:	stp	x19, x20, [sp, #16]
  437c10:	mov	w19, w0
  437c14:	stp	x21, x22, [sp, #32]
  437c18:	add	w21, w0, w7
  437c1c:	mov	x22, x1
  437c20:	mov	w0, #0x2ba3                	// #11171
  437c24:	cmp	w21, w0
  437c28:	b.hi	437cd0 <ferror@plt+0x33d40>  // b.pmore
  437c2c:	lsr	w0, w21, #2
  437c30:	str	x23, [sp, #48]
  437c34:	mov	w23, #0x4925                	// #18725
  437c38:	movk	w23, #0x2492, lsl #16
  437c3c:	umull	x0, w0, w23
  437c40:	lsr	x1, x0, #32
  437c44:	lsl	w0, w1, #3
  437c48:	sub	w0, w0, w1
  437c4c:	subs	w19, w21, w0, lsl #2
  437c50:	b.eq	437dd0 <ferror@plt+0x33e40>  // b.none
  437c54:	mov	x0, #0x3                   	// #3
  437c58:	str	x0, [x22]
  437c5c:	mov	x0, #0xc                   	// #12
  437c60:	bl	417c00 <ferror@plt+0x13c70>
  437c64:	mov	x20, x0
  437c68:	cbz	x0, 437cb0 <ferror@plt+0x33d20>
  437c6c:	mov	w1, #0x5c4d                	// #23629
  437c70:	mov	w4, #0x11a7                	// #4519
  437c74:	movk	w1, #0xdee9, lsl #16
  437c78:	add	w0, w19, w4
  437c7c:	str	w0, [x20, #8]
  437c80:	mov	w2, #0x24c                 	// #588
  437c84:	umull	x0, w21, w1
  437c88:	mov	w5, #0x1100                	// #4352
  437c8c:	mov	w6, #0x1161                	// #4449
  437c90:	lsr	x0, x0, #41
  437c94:	add	w1, w0, w5
  437c98:	msub	w0, w0, w2, w21
  437c9c:	lsr	w0, w0, #2
  437ca0:	umull	x0, w0, w23
  437ca4:	lsr	x0, x0, #32
  437ca8:	add	w0, w0, w6
  437cac:	stp	w1, w0, [x20]
  437cb0:	mov	x0, #0x3                   	// #3
  437cb4:	ldr	x23, [sp, #48]
  437cb8:	str	x0, [x22]
  437cbc:	mov	x0, x20
  437cc0:	ldp	x19, x20, [sp, #16]
  437cc4:	ldp	x21, x22, [sp, #32]
  437cc8:	ldp	x29, x30, [sp], #64
  437ccc:	ret
  437cd0:	sub	w1, w19, #0xa0
  437cd4:	mov	w0, #0xf97d                	// #63869
  437cd8:	movk	w0, #0x2, lsl #16
  437cdc:	cmp	w1, w0
  437ce0:	b.hi	437e44 <ferror@plt+0x33eb4>  // b.pmore
  437ce4:	adrp	x5, 47a000 <ferror@plt+0x76070>
  437ce8:	mov	w1, #0xfb4f                	// #64335
  437cec:	add	x5, x5, #0x800
  437cf0:	mov	w4, #0x164c                	// #5708
  437cf4:	mov	w0, #0x0                   	// #0
  437cf8:	str	x23, [sp, #48]
  437cfc:	b	437d28 <ferror@plt+0x33d98>
  437d00:	add	w3, w2, w4
  437d04:	cmp	w0, w2
  437d08:	b.eq	437e40 <ferror@plt+0x33eb0>  // b.none
  437d0c:	add	w3, w3, w3, lsr #31
  437d10:	cmp	w19, w1
  437d14:	b.ls	437e70 <ferror@plt+0x33ee0>  // b.plast
  437d18:	asr	w3, w3, #1
  437d1c:	mov	w0, w2
  437d20:	sbfiz	x3, x3, #3, #32
  437d24:	ldr	w1, [x5, x3]
  437d28:	add	w2, w0, w4
  437d2c:	cmp	w19, w1
  437d30:	add	w2, w2, w2, lsr #31
  437d34:	asr	w2, w2, #1
  437d38:	b.ne	437d00 <ferror@plt+0x33d70>  // b.any
  437d3c:	adrp	x0, 47a000 <ferror@plt+0x76070>
  437d40:	add	x0, x0, #0x800
  437d44:	add	x2, x0, w2, sxtw #3
  437d48:	mov	w0, #0xffff                	// #65535
  437d4c:	ldrh	w23, [x2, #4]
  437d50:	cmp	w23, w0
  437d54:	b.eq	437e40 <ferror@plt+0x33eb0>  // b.none
  437d58:	adrp	x19, 476000 <ferror@plt+0x72070>
  437d5c:	add	x19, x19, #0x2f0
  437d60:	add	x21, x19, w23, uxth
  437d64:	mov	x1, #0xffffffffffffffff    	// #-1
  437d68:	mov	x0, x21
  437d6c:	bl	4351e8 <ferror@plt+0x31258>
  437d70:	str	x0, [x22]
  437d74:	lsl	x0, x0, #2
  437d78:	bl	417c00 <ferror@plt+0x13c70>
  437d7c:	ldrb	w19, [x19, w23, sxtw]
  437d80:	mov	x20, x0
  437d84:	cbz	w19, 437db8 <ferror@plt+0x33e28>
  437d88:	adrp	x0, 46a000 <ferror@plt+0x66070>
  437d8c:	mov	x22, x20
  437d90:	ldr	x23, [x0, #952]
  437d94:	nop
  437d98:	and	x19, x19, #0xff
  437d9c:	mov	x0, x21
  437da0:	bl	4354e8 <ferror@plt+0x31558>
  437da4:	str	w0, [x22], #4
  437da8:	ldrb	w0, [x23, x19]
  437dac:	add	x21, x21, x0
  437db0:	ldrb	w19, [x21]
  437db4:	cbnz	w19, 437d98 <ferror@plt+0x33e08>
  437db8:	mov	x0, x20
  437dbc:	ldp	x19, x20, [sp, #16]
  437dc0:	ldp	x21, x22, [sp, #32]
  437dc4:	ldr	x23, [sp, #48]
  437dc8:	ldp	x29, x30, [sp], #64
  437dcc:	ret
  437dd0:	mov	x0, #0x2                   	// #2
  437dd4:	str	x0, [x22]
  437dd8:	mov	x0, #0x8                   	// #8
  437ddc:	bl	417c00 <ferror@plt+0x13c70>
  437de0:	mov	x20, x0
  437de4:	cbz	x0, 437e20 <ferror@plt+0x33e90>
  437de8:	mov	w0, #0x5c4d                	// #23629
  437dec:	mov	w1, #0x24c                 	// #588
  437df0:	movk	w0, #0xdee9, lsl #16
  437df4:	mov	w2, #0x1100                	// #4352
  437df8:	mov	w3, #0x1161                	// #4449
  437dfc:	umull	x0, w21, w0
  437e00:	lsr	x0, x0, #41
  437e04:	add	w2, w0, w2
  437e08:	msub	w0, w0, w1, w21
  437e0c:	lsr	w0, w0, #2
  437e10:	umull	x0, w0, w23
  437e14:	lsr	x0, x0, #32
  437e18:	add	w0, w0, w3
  437e1c:	stp	w2, w0, [x20]
  437e20:	mov	x0, #0x2                   	// #2
  437e24:	ldr	x23, [sp, #48]
  437e28:	str	x0, [x22]
  437e2c:	mov	x0, x20
  437e30:	ldp	x19, x20, [sp, #16]
  437e34:	ldp	x21, x22, [sp, #32]
  437e38:	ldp	x29, x30, [sp], #64
  437e3c:	ret
  437e40:	ldr	x23, [sp, #48]
  437e44:	mov	x0, #0x4                   	// #4
  437e48:	bl	417c00 <ferror@plt+0x13c70>
  437e4c:	str	w19, [x0]
  437e50:	mov	x1, #0x1                   	// #1
  437e54:	str	x1, [x22]
  437e58:	mov	x20, x0
  437e5c:	mov	x0, x20
  437e60:	ldp	x19, x20, [sp, #16]
  437e64:	ldp	x21, x22, [sp, #32]
  437e68:	ldp	x29, x30, [sp], #64
  437e6c:	ret
  437e70:	add	w1, w0, w2
  437e74:	mov	w4, w2
  437e78:	add	w1, w1, w1, lsr #31
  437e7c:	asr	w1, w1, #1
  437e80:	sbfiz	x1, x1, #3, #32
  437e84:	ldr	w1, [x5, x1]
  437e88:	b	437d28 <ferror@plt+0x33d98>
  437e8c:	nop
  437e90:	stp	x29, x30, [sp, #-128]!
  437e94:	adrp	x3, 46a000 <ferror@plt+0x66070>
  437e98:	mov	x29, sp
  437e9c:	stp	x19, x20, [sp, #16]
  437ea0:	mov	x19, x1
  437ea4:	sub	w1, w2, #0x2
  437ea8:	ldr	x20, [x3, #952]
  437eac:	stp	x21, x22, [sp, #32]
  437eb0:	adrp	x22, 47a000 <ferror@plt+0x76070>
  437eb4:	add	x22, x22, #0x800
  437eb8:	stp	x27, x28, [sp, #80]
  437ebc:	mov	w28, #0xf97d                	// #63869
  437ec0:	mov	x21, #0x0                   	// #0
  437ec4:	movk	w28, #0x2, lsl #16
  437ec8:	stp	x23, x24, [sp, #48]
  437ecc:	mov	x23, x0
  437ed0:	mov	w24, #0x2ba3                	// #11171
  437ed4:	stp	x25, x26, [sp, #64]
  437ed8:	add	x26, x0, x19
  437edc:	mov	w25, #0xffff5400            	// #-44032
  437ee0:	str	x0, [sp, #104]
  437ee4:	adrp	x0, 476000 <ferror@plt+0x72070>
  437ee8:	add	x0, x0, #0x2f0
  437eec:	str	x0, [sp, #96]
  437ef0:	stp	w1, w2, [sp, #120]
  437ef4:	nop
  437ef8:	tbnz	x19, #63, 437f04 <ferror@plt+0x33f74>
  437efc:	cmp	x23, x26
  437f00:	b.cs	43800c <ferror@plt+0x3407c>  // b.hs, b.nlast
  437f04:	ldrb	w27, [x23]
  437f08:	cbz	w27, 43800c <ferror@plt+0x3407c>
  437f0c:	mov	x0, x23
  437f10:	bl	4354e8 <ferror@plt+0x31558>
  437f14:	add	w1, w0, w25
  437f18:	cmp	w1, w24
  437f1c:	b.hi	437f58 <ferror@plt+0x33fc8>  // b.pmore
  437f20:	mov	w0, #0x6db7                	// #28087
  437f24:	movk	w0, #0xb6db, lsl #16
  437f28:	mul	w1, w1, w0
  437f2c:	mov	w0, #0x9249                	// #37449
  437f30:	movk	w0, #0x924, lsl #16
  437f34:	ror	w1, w1, #2
  437f38:	cmp	w1, w0
  437f3c:	cset	x0, hi  // hi = pmore
  437f40:	add	x0, x0, #0x2
  437f44:	add	x21, x21, x0
  437f48:	and	x3, x27, #0xff
  437f4c:	ldrb	w0, [x20, x3]
  437f50:	add	x23, x23, x0
  437f54:	b	437ef8 <ferror@plt+0x33f68>
  437f58:	sub	w1, w0, #0xa0
  437f5c:	cmp	w1, w28
  437f60:	b.hi	437fe8 <ferror@plt+0x34058>  // b.pmore
  437f64:	mov	w6, #0xfb4f                	// #64335
  437f68:	mov	w7, #0x164c                	// #5708
  437f6c:	mov	w5, #0x0                   	// #0
  437f70:	b	437f9c <ferror@plt+0x3400c>
  437f74:	add	w2, w1, w7
  437f78:	cmp	w5, w1
  437f7c:	b.eq	437fe8 <ferror@plt+0x34058>  // b.none
  437f80:	add	w2, w2, w2, lsr #31
  437f84:	cmp	w0, w6
  437f88:	b.ls	437ff0 <ferror@plt+0x34060>  // b.plast
  437f8c:	asr	w2, w2, #1
  437f90:	mov	w5, w1
  437f94:	sbfiz	x2, x2, #3, #32
  437f98:	ldr	w6, [x22, x2]
  437f9c:	add	w1, w5, w7
  437fa0:	cmp	w0, w6
  437fa4:	add	w1, w1, w1, lsr #31
  437fa8:	asr	w1, w1, #1
  437fac:	b.ne	437f74 <ferror@plt+0x33fe4>  // b.any
  437fb0:	ldr	w0, [sp, #120]
  437fb4:	add	x1, x22, w1, sxtw #3
  437fb8:	cmp	w0, #0x1
  437fbc:	b.ls	438538 <ferror@plt+0x345a8>  // b.plast
  437fc0:	ldrh	w0, [x1, #4]
  437fc4:	mov	w1, #0xffff                	// #65535
  437fc8:	cmp	w0, w1
  437fcc:	b.eq	437fe8 <ferror@plt+0x34058>  // b.none
  437fd0:	ldr	x1, [sp, #96]
  437fd4:	add	x0, x1, w0, sxtw
  437fd8:	mov	x1, #0xffffffffffffffff    	// #-1
  437fdc:	bl	4351e8 <ferror@plt+0x31258>
  437fe0:	add	x21, x21, x0
  437fe4:	b	437f48 <ferror@plt+0x33fb8>
  437fe8:	add	x21, x21, #0x1
  437fec:	b	437f48 <ferror@plt+0x33fb8>
  437ff0:	add	w2, w5, w1
  437ff4:	mov	w7, w1
  437ff8:	add	w1, w2, w2, lsr #31
  437ffc:	asr	w1, w1, #1
  438000:	sbfiz	x1, x1, #3, #32
  438004:	ldr	w6, [x22, x1]
  438008:	b	437f9c <ferror@plt+0x3400c>
  43800c:	add	x0, x21, #0x1
  438010:	mov	x1, #0x4                   	// #4
  438014:	bl	417e30 <ferror@plt+0x13ea0>
  438018:	adrp	x24, 47a000 <ferror@plt+0x76070>
  43801c:	ldr	x23, [sp, #104]
  438020:	mov	x22, x0
  438024:	add	x24, x24, #0x800
  438028:	mov	x27, #0x0                   	// #0
  43802c:	str	xzr, [sp, #112]
  438030:	tbnz	x19, #63, 438044 <ferror@plt+0x340b4>
  438034:	ldr	x0, [sp, #104]
  438038:	add	x0, x0, x19
  43803c:	cmp	x23, x0
  438040:	b.cs	4382a0 <ferror@plt+0x34310>  // b.hs, b.nlast
  438044:	ldrb	w21, [x23]
  438048:	cbz	w21, 4382a0 <ferror@plt+0x34310>
  43804c:	mov	x0, x23
  438050:	mov	w28, #0xffff5400            	// #-44032
  438054:	bl	4354e8 <ferror@plt+0x31558>
  438058:	add	w2, w0, w28
  43805c:	mov	w1, #0x2ba3                	// #11171
  438060:	cmp	w2, w1
  438064:	b.hi	438150 <ferror@plt+0x341c0>  // b.pmore
  438068:	lsr	w5, w2, #2
  43806c:	mov	w6, #0x4925                	// #18725
  438070:	movk	w6, #0x2492, lsl #16
  438074:	adds	x7, x22, x27, lsl #2
  438078:	umull	x5, w5, w6
  43807c:	lsr	x1, x5, #32
  438080:	lsl	w5, w1, #3
  438084:	sub	w5, w5, w1
  438088:	sub	w5, w2, w5, lsl #2
  43808c:	b.eq	438270 <ferror@plt+0x342e0>  // b.none
  438090:	mov	w1, #0x5c4d                	// #23629
  438094:	mov	w8, #0x24c                 	// #588
  438098:	movk	w1, #0xdee9, lsl #16
  43809c:	mov	w25, #0x1100                	// #4352
  4380a0:	mov	w26, #0x1161                	// #4449
  4380a4:	umull	x1, w2, w1
  4380a8:	lsr	x0, x1, #41
  4380ac:	add	w1, w0, w25
  4380b0:	str	w1, [x22, x27, lsl #2]
  4380b4:	msub	w0, w0, w8, w2
  4380b8:	lsr	w0, w0, #2
  4380bc:	umull	x0, w0, w6
  4380c0:	lsr	x0, x0, #32
  4380c4:	add	w0, w0, w26
  4380c8:	str	w0, [x7, #4]
  4380cc:	cbz	w5, 438278 <ferror@plt+0x342e8>
  4380d0:	mov	w18, #0x11a7                	// #4519
  4380d4:	mov	x28, #0x3                   	// #3
  4380d8:	add	w5, w5, w18
  4380dc:	str	w5, [x7, #8]
  4380e0:	add	x28, x27, x28
  4380e4:	cbz	x28, 43813c <ferror@plt+0x341ac>
  4380e8:	ldr	w1, [x22, x27, lsl #2]
  4380ec:	mov	w0, #0xfaff                	// #64255
  4380f0:	movk	w0, #0x2, lsl #16
  4380f4:	cmp	w1, w0
  4380f8:	b.hi	438228 <ferror@plt+0x34298>  // b.pmore
  4380fc:	lsr	w2, w1, #8
  438100:	adrp	x0, 46a000 <ferror@plt+0x66070>
  438104:	add	x0, x0, #0x3c0
  438108:	mov	w5, #0x10ff                	// #4351
  43810c:	ldrsh	w0, [x0, x2, lsl #1]
  438110:	cmp	w0, w5
  438114:	b.le	438258 <ferror@plt+0x342c8>
  438118:	mov	w17, #0xffffef00            	// #-4352
  43811c:	add	w0, w0, w17
  438120:	cbnz	w0, 43813c <ferror@plt+0x341ac>
  438124:	ldr	x0, [sp, #112]
  438128:	sub	x1, x28, x0
  43812c:	add	x0, x22, x0, lsl #2
  438130:	bl	437918 <ferror@plt+0x33988>
  438134:	ldrb	w21, [x23]
  438138:	str	x27, [sp, #112]
  43813c:	and	x21, x21, #0xff
  438140:	mov	x27, x28
  438144:	ldrb	w0, [x20, x21]
  438148:	add	x23, x23, x0
  43814c:	b	438030 <ferror@plt+0x340a0>
  438150:	sub	w1, w0, #0xa0
  438154:	mov	w2, #0xf97d                	// #63869
  438158:	movk	w2, #0x2, lsl #16
  43815c:	cmp	w1, w2
  438160:	b.hi	43821c <ferror@plt+0x3428c>  // b.pmore
  438164:	mov	w6, #0xfb4f                	// #64335
  438168:	mov	w7, #0x164c                	// #5708
  43816c:	mov	w5, #0x0                   	// #0
  438170:	b	43819c <ferror@plt+0x3420c>
  438174:	add	w2, w1, w7
  438178:	cmp	w5, w1
  43817c:	b.eq	43821c <ferror@plt+0x3428c>  // b.none
  438180:	add	w2, w2, w2, lsr #31
  438184:	cmp	w0, w6
  438188:	b.ls	438284 <ferror@plt+0x342f4>  // b.plast
  43818c:	asr	w2, w2, #1
  438190:	mov	w5, w1
  438194:	sbfiz	x2, x2, #3, #32
  438198:	ldr	w6, [x24, x2]
  43819c:	add	w1, w5, w7
  4381a0:	cmp	w0, w6
  4381a4:	add	w1, w1, w1, lsr #31
  4381a8:	asr	w1, w1, #1
  4381ac:	b.ne	438174 <ferror@plt+0x341e4>  // b.any
  4381b0:	ldr	w2, [sp, #120]
  4381b4:	add	x1, x24, w1, sxtw #3
  4381b8:	cmp	w2, #0x1
  4381bc:	b.ls	438520 <ferror@plt+0x34590>  // b.plast
  4381c0:	ldrh	w5, [x1, #4]
  4381c4:	mov	w2, #0xffff                	// #65535
  4381c8:	cmp	w5, w2
  4381cc:	b.eq	43821c <ferror@plt+0x3428c>  // b.none
  4381d0:	adrp	x0, 476000 <ferror@plt+0x72070>
  4381d4:	add	x0, x0, #0x2f0
  4381d8:	sub	x1, x22, #0x4
  4381dc:	str	x1, [sp, #96]
  4381e0:	add	x25, x0, w5, sxtw
  4381e4:	mov	x28, x27
  4381e8:	ldrb	w26, [x0, w5, sxtw]
  4381ec:	cbz	w26, 4380e4 <ferror@plt+0x34154>
  4381f0:	mov	x0, x25
  4381f4:	bl	4354e8 <ferror@plt+0x31558>
  4381f8:	ldr	x2, [sp, #96]
  4381fc:	add	x28, x28, #0x1
  438200:	and	x1, x26, #0xff
  438204:	str	w0, [x2, x28, lsl #2]
  438208:	ldrb	w0, [x20, x1]
  43820c:	add	x25, x25, x0
  438210:	ldrb	w26, [x25]
  438214:	cbnz	w26, 4381f0 <ferror@plt+0x34260>
  438218:	b	4380e4 <ferror@plt+0x34154>
  43821c:	add	x28, x27, #0x1
  438220:	str	w0, [x22, x27, lsl #2]
  438224:	b	4380e4 <ferror@plt+0x34154>
  438228:	sub	w0, w1, #0xe0, lsl #12
  43822c:	mov	w2, #0x2ffff               	// #196607
  438230:	cmp	w0, w2
  438234:	b.hi	438124 <ferror@plt+0x34194>  // b.pmore
  438238:	adrp	x2, 46a000 <ferror@plt+0x66070>
  43823c:	add	x2, x2, #0x3c0
  438240:	lsr	w0, w0, #8
  438244:	add	x2, x2, #0x600
  438248:	mov	w5, #0x10ff                	// #4351
  43824c:	ldrsh	w0, [x2, x0, lsl #1]
  438250:	cmp	w0, w5
  438254:	b.gt	438118 <ferror@plt+0x34188>
  438258:	adrp	x2, 485000 <ferror@plt+0x81070>
  43825c:	add	x2, x2, #0xa60
  438260:	sbfiz	x0, x0, #8, #32
  438264:	add	x1, x2, w1, uxtb
  438268:	ldrb	w0, [x1, x0]
  43826c:	b	438120 <ferror@plt+0x34190>
  438270:	mov	x28, #0x3                   	// #3
  438274:	cbnz	w5, 4380e0 <ferror@plt+0x34150>
  438278:	mov	x28, #0x2                   	// #2
  43827c:	add	x28, x27, x28
  438280:	b	4380e4 <ferror@plt+0x34154>
  438284:	add	w2, w5, w1
  438288:	mov	w7, w1
  43828c:	add	w1, w2, w2, lsr #31
  438290:	asr	w1, w1, #1
  438294:	sbfiz	x1, x1, #3, #32
  438298:	ldr	w6, [x24, x1]
  43829c:	b	43819c <ferror@plt+0x3420c>
  4382a0:	cbnz	x27, 4382d0 <ferror@plt+0x34340>
  4382a4:	mov	x0, x22
  4382a8:	str	wzr, [x22]
  4382ac:	ldp	x19, x20, [sp, #16]
  4382b0:	ldp	x23, x24, [sp, #48]
  4382b4:	ldp	x25, x26, [sp, #64]
  4382b8:	ldp	x27, x28, [sp, #80]
  4382bc:	str	wzr, [x0]
  4382c0:	mov	x0, x22
  4382c4:	ldp	x21, x22, [sp, #32]
  4382c8:	ldp	x29, x30, [sp], #128
  4382cc:	ret
  4382d0:	ldr	x0, [sp, #112]
  4382d4:	sub	x1, x27, x0
  4382d8:	add	x0, x22, x0, lsl #2
  4382dc:	bl	437918 <ferror@plt+0x33988>
  4382e0:	ldr	w0, [sp, #124]
  4382e4:	str	wzr, [x22, x27, lsl #2]
  4382e8:	and	w2, w0, #0xfffffffd
  4382ec:	add	x0, x22, x27, lsl #2
  4382f0:	cmp	w2, #0x1
  4382f4:	b.ne	4382ac <ferror@plt+0x3431c>  // b.any
  4382f8:	adrp	x21, 46a000 <ferror@plt+0x66070>
  4382fc:	add	x21, x21, #0x3c0
  438300:	mov	w20, #0xfaff                	// #64255
  438304:	mov	w25, #0x6db7                	// #28087
  438308:	add	x24, x21, #0x600
  43830c:	mov	w5, #0x0                   	// #0
  438310:	mov	x19, #0x0                   	// #0
  438314:	mov	x23, #0x0                   	// #0
  438318:	movk	w20, #0x2, lsl #16
  43831c:	movk	w25, #0xb6db, lsl #16
  438320:	ldr	w4, [x22, x19, lsl #2]
  438324:	lsl	x0, x19, #2
  438328:	add	x6, x19, #0x1
  43832c:	cmp	w4, w20
  438330:	b.hi	43842c <ferror@plt+0x3449c>  // b.pmore
  438334:	lsr	w1, w4, #8
  438338:	mov	w2, #0x10ff                	// #4351
  43833c:	ldrsh	w1, [x21, x1, lsl #1]
  438340:	cmp	w1, w2
  438344:	b.le	438450 <ferror@plt+0x344c0>
  438348:	mov	w16, #0xffffef00            	// #-4352
  43834c:	add	w1, w1, w16
  438350:	cbz	x19, 438468 <ferror@plt+0x344d8>
  438354:	cmp	w5, #0x0
  438358:	ccmp	w1, w5, #0x0, ne  // ne = any
  43835c:	mov	w5, w1
  438360:	b.gt	43837c <ferror@plt+0x343ec>
  438364:	cbz	w1, 438470 <ferror@plt+0x344e0>
  438368:	mov	x19, x6
  43836c:	cmp	x27, x19
  438370:	b.hi	438320 <ferror@plt+0x34390>  // b.pmore
  438374:	add	x0, x22, x27, lsl #2
  438378:	b	4382ac <ferror@plt+0x3431c>
  43837c:	ldr	w2, [x22, x23, lsl #2]
  438380:	mov	w13, #0xffffee9f            	// #-4449
  438384:	add	w9, w4, w13
  438388:	mov	w14, #0xffffef00            	// #-4352
  43838c:	cmp	w9, #0x14
  438390:	add	w7, w2, w14
  438394:	mov	w15, #0xffff5400            	// #-44032
  438398:	add	x8, x22, x23, lsl #2
  43839c:	add	w5, w2, w15
  4383a0:	ccmp	w7, #0x12, #0x2, ls  // ls = plast
  4383a4:	b.ls	438598 <ferror@plt+0x34608>  // b.plast
  4383a8:	mov	w7, #0x2ba3                	// #11171
  4383ac:	cmp	w5, w7
  4383b0:	b.ls	4384a4 <ferror@plt+0x34514>  // b.plast
  4383b4:	lsr	w7, w2, #8
  4383b8:	mov	w5, #0x0                   	// #0
  4383bc:	cmp	w7, #0x111
  4383c0:	b.ls	4384c0 <ferror@plt+0x34530>  // b.plast
  4383c4:	lsr	w7, w4, #8
  4383c8:	cmp	w7, #0x111
  4383cc:	b.hi	438468 <ferror@plt+0x344d8>  // b.pmore
  4383d0:	add	x9, x21, #0xc00
  4383d4:	mov	w10, #0x10ff                	// #4351
  4383d8:	ldrsh	w7, [x9, x7, lsl #1]
  4383dc:	cmp	w7, w10
  4383e0:	b.le	438680 <ferror@plt+0x346f0>
  4383e4:	mov	w9, #0xffffef00            	// #-4352
  4383e8:	add	w4, w7, w9
  4383ec:	and	w4, w4, #0xffff
  4383f0:	cmp	w4, #0x193
  4383f4:	b.ls	438638 <ferror@plt+0x346a8>  // b.plast
  4383f8:	sub	w4, w4, #0x194
  4383fc:	adrp	x7, 46b000 <ferror@plt+0x67070>
  438400:	add	x7, x7, #0x4c0
  438404:	mov	w5, w1
  438408:	sbfiz	x4, x4, #2, #32
  43840c:	add	x7, x7, #0x440
  438410:	add	x9, x7, x4
  438414:	ldrh	w4, [x7, x4]
  438418:	cmp	w4, w2
  43841c:	b.ne	438364 <ferror@plt+0x343d4>  // b.any
  438420:	ldrh	w1, [x9, #2]
  438424:	str	w1, [x8]
  438428:	b	4385b4 <ferror@plt+0x34624>
  43842c:	sub	w1, w4, #0xe0, lsl #12
  438430:	mov	w2, #0x2ffff               	// #196607
  438434:	cmp	w1, w2
  438438:	b.hi	43847c <ferror@plt+0x344ec>  // b.pmore
  43843c:	lsr	w1, w1, #8
  438440:	mov	w2, #0x10ff                	// #4351
  438444:	ldrsh	w1, [x24, x1, lsl #1]
  438448:	cmp	w1, w2
  43844c:	b.gt	438348 <ferror@plt+0x343b8>
  438450:	adrp	x2, 485000 <ferror@plt+0x81070>
  438454:	add	x2, x2, #0xa60
  438458:	sbfiz	x1, x1, #8, #32
  43845c:	add	x2, x2, w4, uxtb
  438460:	ldrb	w1, [x2, x1]
  438464:	cbnz	x19, 438354 <ferror@plt+0x343c4>
  438468:	mov	w5, w1
  43846c:	cbnz	w1, 438368 <ferror@plt+0x343d8>
  438470:	mov	x23, x19
  438474:	mov	x19, x6
  438478:	b	43836c <ferror@plt+0x343dc>
  43847c:	cbnz	x19, 438490 <ferror@plt+0x34500>
  438480:	mov	x23, #0x0                   	// #0
  438484:	mov	x19, #0x1                   	// #1
  438488:	mov	w5, #0x0                   	// #0
  43848c:	b	43836c <ferror@plt+0x343dc>
  438490:	cbz	w5, 438550 <ferror@plt+0x345c0>
  438494:	mov	x23, x19
  438498:	mov	w5, #0x0                   	// #0
  43849c:	mov	x19, x6
  4384a0:	b	43836c <ferror@plt+0x343dc>
  4384a4:	mul	w5, w5, w25
  4384a8:	mov	w7, #0x9249                	// #37449
  4384ac:	movk	w7, #0x924, lsl #16
  4384b0:	ror	w5, w5, #2
  4384b4:	cmp	w5, w7
  4384b8:	b.ls	438574 <ferror@plt+0x345e4>  // b.plast
  4384bc:	lsr	w7, w2, #8
  4384c0:	add	x5, x21, #0xc00
  4384c4:	mov	w9, #0x10ff                	// #4351
  4384c8:	ldrsh	w5, [x5, x7, lsl #1]
  4384cc:	cmp	w5, w9
  4384d0:	b.gt	438628 <ferror@plt+0x34698>
  4384d4:	sbfiz	x5, x5, #8, #32
  4384d8:	adrp	x7, 46d000 <ferror@plt+0x69070>
  4384dc:	add	x5, x5, w2, uxtb
  4384e0:	add	x7, x7, #0xcb0
  4384e4:	ldrh	w5, [x7, x5, lsl #1]
  4384e8:	sub	w7, w5, #0x93
  4384ec:	and	w9, w7, #0xffff
  4384f0:	cmp	w9, #0xe1
  4384f4:	b.hi	4383c4 <ferror@plt+0x34434>  // b.pmore
  4384f8:	sbfiz	x2, x7, #3, #32
  4384fc:	add	x7, x21, #0xe30
  438500:	add	x9, x7, x2
  438504:	mov	w5, w1
  438508:	ldr	w2, [x7, x2]
  43850c:	cmp	w4, w2
  438510:	b.ne	438364 <ferror@plt+0x343d4>  // b.any
  438514:	ldr	w1, [x9, #4]
  438518:	str	w1, [x8]
  43851c:	b	4385b4 <ferror@plt+0x34624>
  438520:	ldrh	w5, [x1, #6]
  438524:	mov	w0, #0xffff                	// #65535
  438528:	cmp	w5, w0
  43852c:	b.ne	4381d0 <ferror@plt+0x34240>  // b.any
  438530:	ldrh	w5, [x1, #4]
  438534:	b	4381d0 <ferror@plt+0x34240>
  438538:	ldrh	w0, [x1, #6]
  43853c:	mov	w2, #0xffff                	// #65535
  438540:	cmp	w0, w2
  438544:	b.ne	437fd0 <ferror@plt+0x34040>  // b.any
  438548:	ldrh	w0, [x1, #4]
  43854c:	b	437fd0 <ferror@plt+0x34040>
  438550:	ldr	w2, [x22, x23, lsl #2]
  438554:	mov	w3, #0xffff5400            	// #-44032
  438558:	mov	w7, #0x2ba3                	// #11171
  43855c:	add	x8, x22, x23, lsl #2
  438560:	add	w5, w2, w3
  438564:	mov	w1, #0x0                   	// #0
  438568:	cmp	w5, w7
  43856c:	b.hi	4383b4 <ferror@plt+0x34424>  // b.pmore
  438570:	b	4384a4 <ferror@plt+0x34514>
  438574:	mov	w12, #0xffffee58            	// #-4520
  438578:	add	w5, w4, w12
  43857c:	cmp	w5, #0x1a
  438580:	b.hi	4384bc <ferror@plt+0x3452c>  // b.pmore
  438584:	add	w1, w4, w2
  438588:	mov	w11, #0xffffee59            	// #-4519
  43858c:	add	w1, w1, w11
  438590:	str	w1, [x8]
  438594:	b	4385b4 <ferror@plt+0x34624>
  438598:	mov	w1, #0x15                  	// #21
  43859c:	mov	w2, #0xac00                	// #44032
  4385a0:	madd	w7, w7, w1, w9
  4385a4:	lsl	w1, w7, #3
  4385a8:	sub	w7, w1, w7
  4385ac:	add	w1, w2, w7, lsl #2
  4385b0:	str	w1, [x22, x23, lsl #2]
  4385b4:	cmp	x27, x6
  4385b8:	sub	x27, x27, #0x1
  4385bc:	b.ls	4385d8 <ferror@plt+0x34648>  // b.plast
  4385c0:	sub	x2, x27, x19
  4385c4:	add	x1, x0, #0x4
  4385c8:	add	x1, x22, x1
  4385cc:	add	x0, x22, x0
  4385d0:	lsl	x2, x2, #2
  4385d4:	bl	403480 <memmove@plt>
  4385d8:	sub	x0, x19, #0x1
  4385dc:	mov	w5, #0x0                   	// #0
  4385e0:	cmp	x0, x23
  4385e4:	b.eq	43836c <ferror@plt+0x343dc>  // b.none
  4385e8:	add	x0, x22, x0, lsl #2
  4385ec:	ldur	w0, [x0, #-4]
  4385f0:	cmp	w0, w20
  4385f4:	b.ls	438698 <ferror@plt+0x34708>  // b.plast
  4385f8:	sub	w1, w0, #0xe0, lsl #12
  4385fc:	mov	w2, #0x2ffff               	// #196607
  438600:	cmp	w1, w2
  438604:	b.hi	43836c <ferror@plt+0x343dc>  // b.pmore
  438608:	lsr	w1, w1, #8
  43860c:	mov	w2, #0x10ff                	// #4351
  438610:	ldrsh	w5, [x24, x1, lsl #1]
  438614:	cmp	w5, w2
  438618:	b.le	4386ac <ferror@plt+0x3471c>
  43861c:	mov	w4, #0xffffef00            	// #-4352
  438620:	add	w5, w5, w4
  438624:	b	43836c <ferror@plt+0x343dc>
  438628:	mov	w10, #0xffffef00            	// #-4352
  43862c:	add	w5, w5, w10
  438630:	and	w5, w5, #0xffff
  438634:	b	4384e8 <ferror@plt+0x34558>
  438638:	sub	w5, w5, #0x1
  43863c:	and	w2, w5, #0xffff
  438640:	cmp	w2, #0x91
  438644:	b.hi	438468 <ferror@plt+0x344d8>  // b.pmore
  438648:	sub	w4, w4, #0x175
  43864c:	and	w2, w4, #0xffff
  438650:	cmp	w2, #0x1e
  438654:	b.hi	438468 <ferror@plt+0x344d8>  // b.pmore
  438658:	sbfiz	x7, x5, #5, #32
  43865c:	adrp	x2, 46b000 <ferror@plt+0x67070>
  438660:	sub	x5, x7, w5, sxtw
  438664:	add	x2, x2, #0x950
  438668:	add	x4, x5, w4, sxtw
  43866c:	mov	w5, w1
  438670:	ldrh	w2, [x2, x4, lsl #1]
  438674:	cbz	w2, 438364 <ferror@plt+0x343d4>
  438678:	str	w2, [x8]
  43867c:	b	4385b4 <ferror@plt+0x34624>
  438680:	sbfiz	x7, x7, #8, #32
  438684:	adrp	x9, 46d000 <ferror@plt+0x69070>
  438688:	add	x4, x7, w4, uxtb
  43868c:	add	x7, x9, #0xcb0
  438690:	ldrh	w4, [x7, x4, lsl #1]
  438694:	b	4383f0 <ferror@plt+0x34460>
  438698:	lsr	w2, w0, #8
  43869c:	mov	w1, #0x10ff                	// #4351
  4386a0:	ldrsh	w5, [x21, x2, lsl #1]
  4386a4:	cmp	w5, w1
  4386a8:	b.gt	43861c <ferror@plt+0x3468c>
  4386ac:	adrp	x1, 485000 <ferror@plt+0x81070>
  4386b0:	add	x1, x1, #0xa60
  4386b4:	sbfiz	x5, x5, #8, #32
  4386b8:	add	x0, x1, w0, uxtb
  4386bc:	ldrb	w5, [x0, x5]
  4386c0:	b	43836c <ferror@plt+0x343dc>
  4386c4:	nop
  4386c8:	stp	x29, x30, [sp, #-32]!
  4386cc:	mov	x29, sp
  4386d0:	stp	x19, x20, [sp, #16]
  4386d4:	bl	437e90 <ferror@plt+0x33f00>
  4386d8:	mov	x4, #0x0                   	// #0
  4386dc:	mov	x3, #0x0                   	// #0
  4386e0:	mov	x2, #0x0                   	// #0
  4386e4:	mov	x1, #0xffffffffffffffff    	// #-1
  4386e8:	mov	x20, x0
  4386ec:	bl	436408 <ferror@plt+0x32478>
  4386f0:	mov	x19, x0
  4386f4:	mov	x0, x20
  4386f8:	bl	417d40 <ferror@plt+0x13db0>
  4386fc:	mov	x0, x19
  438700:	ldp	x19, x20, [sp, #16]
  438704:	ldp	x29, x30, [sp], #32
  438708:	ret
  43870c:	nop
  438710:	mov	w10, #0xffff5400            	// #-44032
  438714:	add	w5, w0, w10
  438718:	mov	w3, #0x2ba3                	// #11171
  43871c:	cmp	w5, w3
  438720:	b.hi	4387a8 <ferror@plt+0x34818>  // b.pmore
  438724:	lsr	w4, w5, #2
  438728:	mov	w6, #0x4925                	// #18725
  43872c:	movk	w6, #0x2492, lsl #16
  438730:	umull	x4, w4, w6
  438734:	lsr	x3, x4, #32
  438738:	lsl	w4, w3, #3
  43873c:	sub	w4, w4, w3
  438740:	subs	w4, w5, w4, lsl #2
  438744:	b.eq	438764 <ferror@plt+0x347d4>  // b.none
  438748:	sub	w0, w0, w4
  43874c:	str	w0, [x1]
  438750:	mov	w9, #0x11a7                	// #4519
  438754:	mov	w0, #0x1                   	// #1
  438758:	add	w4, w4, w9
  43875c:	str	w4, [x2]
  438760:	ret
  438764:	mov	w3, #0x5c4d                	// #23629
  438768:	mov	w4, #0x24c                 	// #588
  43876c:	movk	w3, #0xdee9, lsl #16
  438770:	mov	w7, #0x1100                	// #4352
  438774:	mov	w8, #0x1161                	// #4449
  438778:	mov	w0, #0x1                   	// #1
  43877c:	umull	x3, w5, w3
  438780:	lsr	x3, x3, #41
  438784:	add	w7, w3, w7
  438788:	str	w7, [x1]
  43878c:	msub	w1, w3, w4, w5
  438790:	lsr	w1, w1, #2
  438794:	umull	x1, w1, w6
  438798:	lsr	x1, x1, #32
  43879c:	add	w1, w1, w8
  4387a0:	str	w1, [x2]
  4387a4:	ret
  4387a8:	sub	w4, w0, #0xc0
  4387ac:	mov	w3, #0xf95d                	// #63837
  4387b0:	movk	w3, #0x2, lsl #16
  4387b4:	cmp	w4, w3
  4387b8:	b.ls	4387cc <ferror@plt+0x3483c>  // b.plast
  4387bc:	str	w0, [x1]
  4387c0:	mov	w0, #0x0                   	// #0
  4387c4:	str	wzr, [x2]
  4387c8:	ret
  4387cc:	adrp	x8, 470000 <ferror@plt+0x6c070>
  4387d0:	mov	w6, #0xf91b                	// #63771
  4387d4:	add	x8, x8, #0x2b0
  4387d8:	mov	w7, #0x805                 	// #2053
  4387dc:	mov	w5, #0x0                   	// #0
  4387e0:	b	438810 <ferror@plt+0x34880>
  4387e4:	add	w4, w7, w3
  4387e8:	cmp	w5, w3
  4387ec:	b.eq	4387bc <ferror@plt+0x3482c>  // b.none
  4387f0:	add	w4, w4, w4, lsr #31
  4387f4:	cmp	w0, w6
  4387f8:	b.ls	438850 <ferror@plt+0x348c0>  // b.plast
  4387fc:	asr	w4, w4, #1
  438800:	mov	w5, w3
  438804:	sbfiz	x3, x4, #1, #32
  438808:	add	x4, x3, w4, sxtw
  43880c:	ldr	w6, [x8, x4, lsl #2]
  438810:	add	w3, w5, w7
  438814:	cmp	w0, w6
  438818:	add	w3, w3, w3, lsr #31
  43881c:	asr	w3, w3, #1
  438820:	b.ne	4387e4 <ferror@plt+0x34854>  // b.any
  438824:	sbfiz	x0, x3, #1, #32
  438828:	adrp	x4, 470000 <ferror@plt+0x6c070>
  43882c:	add	x3, x0, w3, sxtw
  438830:	add	x4, x4, #0x2b0
  438834:	mov	w0, #0x1                   	// #1
  438838:	add	x3, x4, x3, lsl #2
  43883c:	ldr	w4, [x3, #4]
  438840:	str	w4, [x1]
  438844:	ldr	w1, [x3, #8]
  438848:	str	w1, [x2]
  43884c:	ret
  438850:	add	w4, w5, w3
  438854:	mov	w7, w3
  438858:	add	w4, w4, w4, lsr #31
  43885c:	asr	w3, w4, #1
  438860:	sbfiz	x4, x3, #1, #32
  438864:	add	x3, x4, w3, sxtw
  438868:	ldr	w6, [x8, x3, lsl #2]
  43886c:	b	438810 <ferror@plt+0x34880>
  438870:	mov	w8, #0xffffef00            	// #-4352
  438874:	add	w4, w0, w8
  438878:	cmp	w4, #0x12
  43887c:	mov	w9, #0xffffee9f            	// #-4449
  438880:	add	w5, w1, w9
  438884:	mov	w3, w0
  438888:	mov	w10, #0xffff5400            	// #-44032
  43888c:	ccmp	w5, #0x14, #0x2, ls  // ls = plast
  438890:	add	w0, w0, w10
  438894:	b.ls	4389e4 <ferror@plt+0x34a54>  // b.plast
  438898:	mov	w4, #0x2ba3                	// #11171
  43889c:	cmp	w0, w4
  4388a0:	b.hi	438940 <ferror@plt+0x349b0>  // b.pmore
  4388a4:	mov	w5, #0x6db7                	// #28087
  4388a8:	mov	w4, #0x9249                	// #37449
  4388ac:	movk	w5, #0xb6db, lsl #16
  4388b0:	movk	w4, #0x924, lsl #16
  4388b4:	mul	w0, w0, w5
  4388b8:	ror	w0, w0, #2
  4388bc:	cmp	w0, w4
  4388c0:	b.hi	4388d4 <ferror@plt+0x34944>  // b.pmore
  4388c4:	mov	w7, #0xffffee58            	// #-4520
  4388c8:	add	w0, w1, w7
  4388cc:	cmp	w0, #0x1a
  4388d0:	b.ls	4389cc <ferror@plt+0x34a3c>  // b.plast
  4388d4:	lsr	w5, w3, #8
  4388d8:	adrp	x0, 46a000 <ferror@plt+0x66070>
  4388dc:	add	x4, x0, #0x3c0
  4388e0:	add	x0, x4, #0xc00
  4388e4:	mov	w6, #0x10ff                	// #4351
  4388e8:	ldrsh	w0, [x0, x5, lsl #1]
  4388ec:	cmp	w0, w6
  4388f0:	b.gt	4389bc <ferror@plt+0x34a2c>
  4388f4:	sbfiz	x0, x0, #8, #32
  4388f8:	adrp	x5, 46d000 <ferror@plt+0x69070>
  4388fc:	add	x0, x0, w3, uxtb
  438900:	add	x5, x5, #0xcb0
  438904:	ldrh	w0, [x5, x0, lsl #1]
  438908:	sub	w5, w0, #0x93
  43890c:	and	w6, w5, #0xffff
  438910:	cmp	w6, #0xe1
  438914:	b.hi	438950 <ferror@plt+0x349c0>  // b.pmore
  438918:	add	x0, x4, #0xe30
  43891c:	sbfiz	x3, x5, #3, #32
  438920:	add	x4, x0, x3
  438924:	ldr	w0, [x0, x3]
  438928:	cmp	w1, w0
  43892c:	b.ne	4389b0 <ferror@plt+0x34a20>  // b.any
  438930:	ldr	w1, [x4, #4]
  438934:	mov	w0, #0x1                   	// #1
  438938:	str	w1, [x2]
  43893c:	ret
  438940:	lsr	w5, w3, #8
  438944:	mov	w0, #0x0                   	// #0
  438948:	cmp	w5, #0x111
  43894c:	b.ls	4388d8 <ferror@plt+0x34948>  // b.plast
  438950:	lsr	w4, w1, #8
  438954:	cmp	w4, #0x111
  438958:	b.hi	4389b0 <ferror@plt+0x34a20>  // b.pmore
  43895c:	adrp	x5, 46a000 <ferror@plt+0x66070>
  438960:	add	x5, x5, #0x3c0
  438964:	add	x5, x5, #0xc00
  438968:	mov	w6, #0x10ff                	// #4351
  43896c:	ldrsh	w4, [x5, x4, lsl #1]
  438970:	cmp	w4, w6
  438974:	b.le	438a50 <ferror@plt+0x34ac0>
  438978:	mov	w1, #0xffffef00            	// #-4352
  43897c:	add	w4, w4, w1
  438980:	and	w4, w4, #0xffff
  438984:	cmp	w4, #0x193
  438988:	b.ls	438a08 <ferror@plt+0x34a78>  // b.plast
  43898c:	sub	w4, w4, #0x194
  438990:	adrp	x0, 46b000 <ferror@plt+0x67070>
  438994:	add	x0, x0, #0x4c0
  438998:	sbfiz	x4, x4, #2, #32
  43899c:	add	x0, x0, #0x440
  4389a0:	add	x1, x0, x4
  4389a4:	ldrh	w0, [x0, x4]
  4389a8:	cmp	w3, w0
  4389ac:	b.eq	438a68 <ferror@plt+0x34ad8>  // b.none
  4389b0:	mov	w0, #0x0                   	// #0
  4389b4:	str	wzr, [x2]
  4389b8:	ret
  4389bc:	mov	w5, #0xffffef00            	// #-4352
  4389c0:	add	w0, w0, w5
  4389c4:	and	w0, w0, #0xffff
  4389c8:	b	438908 <ferror@plt+0x34978>
  4389cc:	mov	w6, #0xffffee59            	// #-4519
  4389d0:	add	w1, w1, w6
  4389d4:	add	w3, w1, w3
  4389d8:	mov	w0, #0x1                   	// #1
  4389dc:	str	w3, [x2]
  4389e0:	ret
  4389e4:	mov	w1, #0x15                  	// #21
  4389e8:	mov	w3, #0xac00                	// #44032
  4389ec:	mov	w0, #0x1                   	// #1
  4389f0:	madd	w4, w4, w1, w5
  4389f4:	lsl	w1, w4, #3
  4389f8:	sub	w4, w1, w4
  4389fc:	add	w4, w3, w4, lsl #2
  438a00:	str	w4, [x2]
  438a04:	ret
  438a08:	sub	w0, w0, #0x1
  438a0c:	and	w1, w0, #0xffff
  438a10:	cmp	w1, #0x91
  438a14:	b.hi	4389b0 <ferror@plt+0x34a20>  // b.pmore
  438a18:	sub	w4, w4, #0x175
  438a1c:	and	w1, w4, #0xffff
  438a20:	cmp	w1, #0x1e
  438a24:	b.hi	4389b0 <ferror@plt+0x34a20>  // b.pmore
  438a28:	sbfiz	x3, x0, #5, #32
  438a2c:	adrp	x1, 46b000 <ferror@plt+0x67070>
  438a30:	sub	x0, x3, w0, sxtw
  438a34:	add	x1, x1, #0x950
  438a38:	add	x4, x0, w4, sxtw
  438a3c:	ldrh	w1, [x1, x4, lsl #1]
  438a40:	cbz	w1, 4389b0 <ferror@plt+0x34a20>
  438a44:	mov	w0, #0x1                   	// #1
  438a48:	str	w1, [x2]
  438a4c:	ret
  438a50:	sbfiz	x4, x4, #8, #32
  438a54:	adrp	x5, 46d000 <ferror@plt+0x69070>
  438a58:	add	x1, x4, w1, uxtb
  438a5c:	add	x4, x5, #0xcb0
  438a60:	ldrh	w4, [x4, x1, lsl #1]
  438a64:	b	438984 <ferror@plt+0x349f4>
  438a68:	ldrh	w1, [x1, #2]
  438a6c:	mov	w0, #0x1                   	// #1
  438a70:	str	w1, [x2]
  438a74:	ret
  438a78:	stp	x29, x30, [sp, #-80]!
  438a7c:	mov	w7, #0xffff5400            	// #-44032
  438a80:	add	w4, w0, w7
  438a84:	mov	x29, sp
  438a88:	stp	x19, x20, [sp, #16]
  438a8c:	mov	x20, x2
  438a90:	mov	w2, #0x2ba3                	// #11171
  438a94:	stp	x21, x22, [sp, #32]
  438a98:	cmp	w4, w2
  438a9c:	mov	x21, x3
  438aa0:	b.ls	438bcc <ferror@plt+0x34c3c>  // b.plast
  438aa4:	sub	w3, w0, #0xa0
  438aa8:	mov	w2, #0xf97d                	// #63869
  438aac:	movk	w2, #0x2, lsl #16
  438ab0:	cmp	w3, w2
  438ab4:	b.hi	438ba4 <ferror@plt+0x34c14>  // b.pmore
  438ab8:	adrp	x2, 47a000 <ferror@plt+0x76070>
  438abc:	mov	w7, #0xfb4f                	// #64335
  438ac0:	add	x2, x2, #0x800
  438ac4:	mov	w8, #0x164c                	// #5708
  438ac8:	mov	w6, #0x0                   	// #0
  438acc:	str	x23, [sp, #48]
  438ad0:	b	438afc <ferror@plt+0x34b6c>
  438ad4:	add	w5, w4, w8
  438ad8:	cmp	w6, w4
  438adc:	b.eq	438ba0 <ferror@plt+0x34c10>  // b.none
  438ae0:	add	w5, w5, w5, lsr #31
  438ae4:	cmp	w0, w7
  438ae8:	b.ls	438c84 <ferror@plt+0x34cf4>  // b.plast
  438aec:	asr	w5, w5, #1
  438af0:	mov	w6, w4
  438af4:	sbfiz	x5, x5, #3, #32
  438af8:	ldr	w7, [x2, x5]
  438afc:	add	w4, w6, w8
  438b00:	cmp	w0, w7
  438b04:	add	w4, w4, w4, lsr #31
  438b08:	asr	w4, w4, #1
  438b0c:	b.ne	438ad4 <ferror@plt+0x34b44>  // b.any
  438b10:	cbnz	w1, 438cc0 <ferror@plt+0x34d30>
  438b14:	adrp	x1, 47a000 <ferror@plt+0x76070>
  438b18:	add	x1, x1, #0x800
  438b1c:	add	x4, x1, w4, sxtw #3
  438b20:	mov	w1, #0xffff                	// #65535
  438b24:	ldrh	w19, [x4, #4]
  438b28:	cmp	w19, w1
  438b2c:	b.eq	438ba0 <ferror@plt+0x34c10>  // b.none
  438b30:	adrp	x0, 476000 <ferror@plt+0x72070>
  438b34:	add	x0, x0, #0x2f0
  438b38:	add	x19, x0, w19, sxtw
  438b3c:	mov	x1, #0xffffffffffffffff    	// #-1
  438b40:	mov	x0, x19
  438b44:	bl	4351e8 <ferror@plt+0x31258>
  438b48:	cmp	x21, x0
  438b4c:	mov	x22, x0
  438b50:	csel	x21, x21, x0, ls  // ls = plast
  438b54:	cbz	x21, 438b88 <ferror@plt+0x34bf8>
  438b58:	adrp	x0, 46a000 <ferror@plt+0x66070>
  438b5c:	add	x21, x20, x21, lsl #2
  438b60:	ldr	x23, [x0, #952]
  438b64:	nop
  438b68:	mov	x0, x19
  438b6c:	bl	4354e8 <ferror@plt+0x31558>
  438b70:	str	w0, [x20], #4
  438b74:	ldrb	w0, [x19]
  438b78:	cmp	x21, x20
  438b7c:	ldrb	w0, [x23, x0]
  438b80:	add	x19, x19, x0
  438b84:	b.ne	438b68 <ferror@plt+0x34bd8>  // b.any
  438b88:	mov	x0, x22
  438b8c:	ldp	x19, x20, [sp, #16]
  438b90:	ldp	x21, x22, [sp, #32]
  438b94:	ldr	x23, [sp, #48]
  438b98:	ldp	x29, x30, [sp], #80
  438b9c:	ret
  438ba0:	ldr	x23, [sp, #48]
  438ba4:	cmp	x20, #0x0
  438ba8:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  438bac:	mov	x22, #0x1                   	// #1
  438bb0:	b.eq	438bb8 <ferror@plt+0x34c28>  // b.none
  438bb4:	str	w0, [x20]
  438bb8:	mov	x0, x22
  438bbc:	ldp	x19, x20, [sp, #16]
  438bc0:	ldp	x21, x22, [sp, #32]
  438bc4:	ldp	x29, x30, [sp], #80
  438bc8:	ret
  438bcc:	lsr	w2, w4, #2
  438bd0:	mov	w3, #0x4925                	// #18725
  438bd4:	movk	w3, #0x2492, lsl #16
  438bd8:	umull	x2, w2, w3
  438bdc:	lsr	x0, x2, #32
  438be0:	lsl	w2, w0, #3
  438be4:	sub	w2, w2, w0
  438be8:	sub	w2, w4, w2, lsl #2
  438bec:	cbz	x20, 438ca0 <ferror@plt+0x34d10>
  438bf0:	mov	w0, #0x5c4d                	// #23629
  438bf4:	mov	w1, #0x24c                 	// #588
  438bf8:	movk	w0, #0xdee9, lsl #16
  438bfc:	mov	w5, #0x1100                	// #4352
  438c00:	mov	w6, #0x1161                	// #4449
  438c04:	umull	x0, w4, w0
  438c08:	lsr	x0, x0, #41
  438c0c:	add	w5, w0, w5
  438c10:	msub	w1, w0, w1, w4
  438c14:	lsr	w1, w1, #2
  438c18:	umull	x1, w1, w3
  438c1c:	lsr	x1, x1, #32
  438c20:	add	w1, w1, w6
  438c24:	cbz	w2, 438c68 <ferror@plt+0x34cd8>
  438c28:	mov	w0, #0x11a7                	// #4519
  438c2c:	add	w2, w2, w0
  438c30:	cbz	x21, 438ce4 <ferror@plt+0x34d54>
  438c34:	str	w5, [x20]
  438c38:	cmp	x21, #0x1
  438c3c:	b.ls	438ce4 <ferror@plt+0x34d54>  // b.plast
  438c40:	str	w1, [x20, #4]
  438c44:	cmp	x21, #0x2
  438c48:	mov	x22, #0x3                   	// #3
  438c4c:	b.eq	438bb8 <ferror@plt+0x34c28>  // b.none
  438c50:	str	w2, [x20, #8]
  438c54:	mov	x0, x22
  438c58:	ldp	x19, x20, [sp, #16]
  438c5c:	ldp	x21, x22, [sp, #32]
  438c60:	ldp	x29, x30, [sp], #80
  438c64:	ret
  438c68:	cbz	x21, 438cec <ferror@plt+0x34d5c>
  438c6c:	str	w5, [x20]
  438c70:	cmp	x21, #0x1
  438c74:	mov	x22, #0x2                   	// #2
  438c78:	b.ls	438bb8 <ferror@plt+0x34c28>  // b.plast
  438c7c:	str	w1, [x20, #4]
  438c80:	b	438bb8 <ferror@plt+0x34c28>
  438c84:	add	w3, w6, w4
  438c88:	mov	w8, w4
  438c8c:	add	w3, w3, w3, lsr #31
  438c90:	asr	w3, w3, #1
  438c94:	sbfiz	x3, x3, #3, #32
  438c98:	ldr	w7, [x2, x3]
  438c9c:	b	438afc <ferror@plt+0x34b6c>
  438ca0:	cmp	w2, #0x0
  438ca4:	cset	x22, ne  // ne = any
  438ca8:	add	x22, x22, #0x2
  438cac:	mov	x0, x22
  438cb0:	ldp	x19, x20, [sp, #16]
  438cb4:	ldp	x21, x22, [sp, #32]
  438cb8:	ldp	x29, x30, [sp], #80
  438cbc:	ret
  438cc0:	adrp	x0, 47a000 <ferror@plt+0x76070>
  438cc4:	add	x0, x0, #0x800
  438cc8:	add	x4, x0, w4, sxtw #3
  438ccc:	mov	w0, #0xffff                	// #65535
  438cd0:	ldrh	w19, [x4, #6]
  438cd4:	cmp	w19, w0
  438cd8:	b.ne	438b30 <ferror@plt+0x34ba0>  // b.any
  438cdc:	ldrh	w19, [x4, #4]
  438ce0:	b	438b30 <ferror@plt+0x34ba0>
  438ce4:	mov	x22, #0x3                   	// #3
  438ce8:	b	438bb8 <ferror@plt+0x34c28>
  438cec:	mov	x22, #0x2                   	// #2
  438cf0:	b	438bb8 <ferror@plt+0x34c28>
  438cf4:	nop
  438cf8:	stp	x29, x30, [sp, #-144]!
  438cfc:	mov	x29, sp
  438d00:	stp	x19, x20, [sp, #16]
  438d04:	stp	x21, x22, [sp, #32]
  438d08:	dmb	ish
  438d0c:	adrp	x22, 4ac000 <ferror@plt+0xa8070>
  438d10:	ldr	x19, [x22, #4032]
  438d14:	cbz	x19, 438d2c <ferror@plt+0x34d9c>
  438d18:	mov	x0, x19
  438d1c:	ldp	x19, x20, [sp, #16]
  438d20:	ldp	x21, x22, [sp, #32]
  438d24:	ldp	x29, x30, [sp], #144
  438d28:	ret
  438d2c:	stp	x25, x26, [sp, #64]
  438d30:	add	x25, x22, #0xfc0
  438d34:	mov	x0, x25
  438d38:	bl	431de8 <ferror@plt+0x2de58>
  438d3c:	cbnz	w0, 438d5c <ferror@plt+0x34dcc>
  438d40:	ldr	x19, [x22, #4032]
  438d44:	ldp	x21, x22, [sp, #32]
  438d48:	mov	x0, x19
  438d4c:	ldp	x19, x20, [sp, #16]
  438d50:	ldp	x25, x26, [sp, #64]
  438d54:	ldp	x29, x30, [sp], #144
  438d58:	ret
  438d5c:	mov	w0, #0x46                  	// #70
  438d60:	stp	x23, x24, [sp, #48]
  438d64:	str	xzr, [sp, #88]
  438d68:	bl	403d80 <sysconf@plt>
  438d6c:	cmp	x0, #0x0
  438d70:	mov	x1, #0x40                  	// #64
  438d74:	mov	x21, x0
  438d78:	adrp	x0, 488000 <ferror@plt+0x84070>
  438d7c:	csel	x21, x21, x1, ge  // ge = tcont
  438d80:	add	x0, x0, #0x260
  438d84:	bl	4094c8 <ferror@plt+0x5538>
  438d88:	mov	x23, x0
  438d8c:	bl	403e80 <__errno_location@plt>
  438d90:	mov	x24, x0
  438d94:	nop
  438d98:	mov	x0, x19
  438d9c:	bl	417d40 <ferror@plt+0x13db0>
  438da0:	add	x0, x21, #0x6
  438da4:	bl	417c00 <ferror@plt+0x13c70>
  438da8:	str	wzr, [x24]
  438dac:	mov	x19, x0
  438db0:	cbz	x23, 438de8 <ferror@plt+0x34e58>
  438db4:	mov	x2, x0
  438db8:	add	x1, sp, #0x60
  438dbc:	add	x4, sp, #0x58
  438dc0:	mov	x3, x21
  438dc4:	mov	x0, x23
  438dc8:	bl	403470 <getpwnam_r@plt>
  438dcc:	ldr	x1, [sp, #88]
  438dd0:	mov	w20, w0
  438dd4:	cbz	x1, 438de8 <ferror@plt+0x34e58>
  438dd8:	ldr	w26, [x1, #16]
  438ddc:	bl	4035f0 <getuid@plt>
  438de0:	cmp	w26, w0
  438de4:	b.eq	438e04 <ferror@plt+0x34e74>  // b.none
  438de8:	bl	4035f0 <getuid@plt>
  438dec:	add	x4, sp, #0x58
  438df0:	mov	x3, x21
  438df4:	mov	x2, x19
  438df8:	add	x1, sp, #0x60
  438dfc:	bl	403690 <getpwuid_r@plt>
  438e00:	mov	w20, w0
  438e04:	tbz	w20, #31, 438e0c <ferror@plt+0x34e7c>
  438e08:	ldr	w20, [x24]
  438e0c:	ldr	x0, [sp, #88]
  438e10:	cbz	x0, 438e70 <ferror@plt+0x34ee0>
  438e14:	ldr	x0, [x0]
  438e18:	bl	427a88 <ferror@plt+0x23af8>
  438e1c:	str	x0, [x25, #8]
  438e20:	ldr	x1, [sp, #88]
  438e24:	ldr	x0, [x1, #24]
  438e28:	cbz	x0, 438e34 <ferror@plt+0x34ea4>
  438e2c:	ldrb	w1, [x0]
  438e30:	cbnz	w1, 438f14 <ferror@plt+0x34f84>
  438e34:	ldr	x0, [x25, #24]
  438e38:	cbz	x0, 438f80 <ferror@plt+0x34ff0>
  438e3c:	mov	x0, x19
  438e40:	bl	417d40 <ferror@plt+0x13db0>
  438e44:	ldr	x0, [x25, #8]
  438e48:	cbz	x0, 438f00 <ferror@plt+0x34f70>
  438e4c:	ldr	x0, [x25, #16]
  438e50:	cbz	x0, 438eec <ferror@plt+0x34f5c>
  438e54:	add	x1, x25, #0x8
  438e58:	mov	x0, x25
  438e5c:	bl	431e88 <ferror@plt+0x2def8>
  438e60:	ldr	x19, [x22, #4032]
  438e64:	ldp	x23, x24, [sp, #48]
  438e68:	ldp	x25, x26, [sp, #64]
  438e6c:	b	438d18 <ferror@plt+0x34d88>
  438e70:	tst	w20, #0xfffffffd
  438e74:	b.eq	438e88 <ferror@plt+0x34ef8>  // b.none
  438e78:	cmp	x21, #0x8, lsl #12
  438e7c:	b.gt	438ec4 <ferror@plt+0x34f34>
  438e80:	lsl	x21, x21, #1
  438e84:	b	438d98 <ferror@plt+0x34e08>
  438e88:	bl	4035f0 <getuid@plt>
  438e8c:	mov	w3, w0
  438e90:	adrp	x2, 488000 <ferror@plt+0x84070>
  438e94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  438e98:	add	x2, x2, #0x268
  438e9c:	add	x0, x0, #0xf78
  438ea0:	mov	w1, #0x10                  	// #16
  438ea4:	bl	4199b8 <ferror@plt+0x15a28>
  438ea8:	ldr	x0, [sp, #88]
  438eac:	cbnz	x0, 438e14 <ferror@plt+0x34e84>
  438eb0:	bl	4035f0 <getuid@plt>
  438eb4:	bl	403ae0 <getpwuid@plt>
  438eb8:	str	x0, [sp, #88]
  438ebc:	cbz	x0, 438e3c <ferror@plt+0x34eac>
  438ec0:	b	438e14 <ferror@plt+0x34e84>
  438ec4:	mov	w0, w20
  438ec8:	bl	4283c8 <ferror@plt+0x24438>
  438ecc:	adrp	x2, 488000 <ferror@plt+0x84070>
  438ed0:	mov	x3, x0
  438ed4:	add	x2, x2, #0x2a0
  438ed8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  438edc:	mov	w1, #0x10                  	// #16
  438ee0:	add	x0, x0, #0xf78
  438ee4:	bl	4199b8 <ferror@plt+0x15a28>
  438ee8:	b	438ea8 <ferror@plt+0x34f18>
  438eec:	adrp	x0, 488000 <ferror@plt+0x84070>
  438ef0:	add	x0, x0, #0x2e8
  438ef4:	bl	427a88 <ferror@plt+0x23af8>
  438ef8:	str	x0, [x25, #16]
  438efc:	b	438e54 <ferror@plt+0x34ec4>
  438f00:	adrp	x0, 488000 <ferror@plt+0x84070>
  438f04:	add	x0, x0, #0x2d8
  438f08:	bl	427a88 <ferror@plt+0x23af8>
  438f0c:	str	x0, [x25, #8]
  438f10:	b	438e4c <ferror@plt+0x34ebc>
  438f14:	mov	w2, #0x0                   	// #0
  438f18:	adrp	x1, 488000 <ferror@plt+0x84070>
  438f1c:	add	x1, x1, #0x2c8
  438f20:	bl	4296f8 <ferror@plt+0x25768>
  438f24:	mov	x23, x0
  438f28:	mov	w2, #0x0                   	// #0
  438f2c:	ldr	x0, [x0]
  438f30:	adrp	x1, 488000 <ferror@plt+0x84070>
  438f34:	add	x1, x1, #0x2d0
  438f38:	bl	4296f8 <ferror@plt+0x25768>
  438f3c:	mov	x21, x0
  438f40:	ldr	x1, [sp, #88]
  438f44:	ldr	x24, [x1]
  438f48:	ldrb	w0, [x24]
  438f4c:	bl	428d00 <ferror@plt+0x24d70>
  438f50:	strb	w0, [x24]
  438f54:	mov	x1, x21
  438f58:	ldr	x0, [sp, #88]
  438f5c:	ldr	x0, [x0]
  438f60:	bl	429cb0 <ferror@plt+0x25d20>
  438f64:	mov	x1, x0
  438f68:	mov	x0, x23
  438f6c:	str	x1, [x25, #16]
  438f70:	bl	429b98 <ferror@plt+0x25c08>
  438f74:	mov	x0, x21
  438f78:	bl	429b98 <ferror@plt+0x25c08>
  438f7c:	b	438e34 <ferror@plt+0x34ea4>
  438f80:	ldr	x0, [sp, #88]
  438f84:	ldr	x0, [x0, #32]
  438f88:	bl	427a88 <ferror@plt+0x23af8>
  438f8c:	str	x0, [x25, #24]
  438f90:	b	438e3c <ferror@plt+0x34eac>
  438f94:	nop
  438f98:	cmp	w1, #0x0
  438f9c:	mov	x2, x0
  438fa0:	csinv	w0, w1, wzr, ge  // ge = tcont
  438fa4:	b	438fb0 <ferror@plt+0x35020>
  438fa8:	lsr	x1, x2, x0
  438fac:	tbnz	w1, #0, 438fc0 <ferror@plt+0x35030>
  438fb0:	cmp	w0, #0x3e
  438fb4:	add	w0, w0, #0x1
  438fb8:	b.le	438fa8 <ferror@plt+0x35018>
  438fbc:	mov	w0, #0xffffffff            	// #-1
  438fc0:	ret
  438fc4:	nop
  438fc8:	cmp	w1, #0x40
  438fcc:	mov	x2, x0
  438fd0:	mov	w0, #0x40                  	// #64
  438fd4:	csel	w0, w1, w0, ls  // ls = plast
  438fd8:	cbz	w0, 438fec <ferror@plt+0x3505c>
  438fdc:	sub	w0, w0, #0x1
  438fe0:	lsr	x1, x2, x0
  438fe4:	tbz	w1, #0, 438fd8 <ferror@plt+0x35048>
  438fe8:	ret
  438fec:	mov	w0, #0xffffffff            	// #-1
  438ff0:	ret
  438ff4:	nop
  438ff8:	mov	x1, x0
  438ffc:	clz	x0, x0
  439000:	eor	w0, w0, #0x3f
  439004:	cmp	x1, #0x0
  439008:	add	w0, w0, #0x1
  43900c:	csinc	w0, w0, wzr, ne  // ne = any
  439010:	ret
  439014:	nop
  439018:	stp	x29, x30, [sp, #-16]!
  43901c:	mov	x29, sp
  439020:	bl	44ba48 <ferror@plt+0x47ab8>
  439024:	cbz	w0, 439058 <ferror@plt+0x350c8>
  439028:	bl	403e80 <__errno_location@plt>
  43902c:	ldr	w0, [x0]
  439030:	bl	4283c8 <ferror@plt+0x24438>
  439034:	mov	x3, x0
  439038:	cbz	x0, 439058 <ferror@plt+0x350c8>
  43903c:	adrp	x2, 488000 <ferror@plt+0x84070>
  439040:	adrp	x0, 44d000 <ferror@plt+0x49070>
  439044:	add	x2, x2, #0x2f0
  439048:	add	x0, x0, #0xf78
  43904c:	mov	w1, #0x4                   	// #4
  439050:	bl	4199b8 <ferror@plt+0x15a28>
  439054:	b	439054 <ferror@plt+0x350c4>
  439058:	ldp	x29, x30, [sp], #16
  43905c:	ret
  439060:	stp	x29, x30, [sp, #-80]!
  439064:	mov	x29, sp
  439068:	stp	x21, x22, [sp, #32]
  43906c:	cbz	x0, 4390e0 <ferror@plt+0x35150>
  439070:	stp	x19, x20, [sp, #16]
  439074:	mov	x19, x0
  439078:	bl	40bdd0 <ferror@plt+0x7e40>
  43907c:	cbnz	w0, 439094 <ferror@plt+0x35104>
  439080:	mov	x0, x19
  439084:	mov	w1, #0x2f                  	// #47
  439088:	bl	403c40 <strchr@plt>
  43908c:	mov	x22, x0
  439090:	cbz	x0, 439110 <ferror@plt+0x35180>
  439094:	mov	x0, x19
  439098:	mov	w1, #0x8                   	// #8
  43909c:	bl	40b068 <ferror@plt+0x70d8>
  4390a0:	cbz	w0, 4390c8 <ferror@plt+0x35138>
  4390a4:	mov	x0, x19
  4390a8:	mov	w1, #0x4                   	// #4
  4390ac:	bl	40b068 <ferror@plt+0x70d8>
  4390b0:	cbnz	w0, 4390c8 <ferror@plt+0x35138>
  4390b4:	mov	x0, x19
  4390b8:	ldp	x19, x20, [sp, #16]
  4390bc:	ldp	x21, x22, [sp, #32]
  4390c0:	ldp	x29, x30, [sp], #80
  4390c4:	b	427a88 <ferror@plt+0x23af8>
  4390c8:	mov	x22, #0x0                   	// #0
  4390cc:	mov	x0, x22
  4390d0:	ldp	x19, x20, [sp, #16]
  4390d4:	ldp	x21, x22, [sp, #32]
  4390d8:	ldp	x29, x30, [sp], #80
  4390dc:	ret
  4390e0:	mov	x22, #0x0                   	// #0
  4390e4:	adrp	x2, 488000 <ferror@plt+0x84070>
  4390e8:	adrp	x1, 488000 <ferror@plt+0x84070>
  4390ec:	add	x2, x2, #0x330
  4390f0:	add	x1, x1, #0x678
  4390f4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4390f8:	add	x0, x0, #0xf78
  4390fc:	bl	419d28 <ferror@plt+0x15d98>
  439100:	mov	x0, x22
  439104:	ldp	x21, x22, [sp, #32]
  439108:	ldp	x29, x30, [sp], #80
  43910c:	ret
  439110:	adrp	x0, 488000 <ferror@plt+0x84070>
  439114:	add	x0, x0, #0x340
  439118:	stp	x23, x24, [sp, #48]
  43911c:	str	x25, [sp, #64]
  439120:	bl	4094c8 <ferror@plt+0x5538>
  439124:	mov	x20, x0
  439128:	cbz	x0, 439220 <ferror@plt+0x35290>
  43912c:	bl	4034d0 <strlen@plt>
  439130:	mov	x21, x0
  439134:	add	x23, x0, #0x1
  439138:	mov	x0, x19
  43913c:	bl	4034d0 <strlen@plt>
  439140:	add	x25, x0, #0x1
  439144:	add	x0, x25, x23
  439148:	bl	417c00 <ferror@plt+0x13c70>
  43914c:	mov	x24, x0
  439150:	add	x23, x0, x23
  439154:	mov	x2, x25
  439158:	mov	x1, x19
  43915c:	add	x25, x0, x21
  439160:	mov	x0, x23
  439164:	bl	403460 <memcpy@plt>
  439168:	mov	w0, #0x2f                  	// #47
  43916c:	strb	w0, [x24, x21]
  439170:	ldrb	w1, [x20]
  439174:	mov	x19, x20
  439178:	cmp	w1, #0x3a
  43917c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  439180:	b.eq	439218 <ferror@plt+0x35288>  // b.none
  439184:	nop
  439188:	ldrb	w1, [x19, #1]!
  43918c:	cmp	w1, #0x3a
  439190:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  439194:	b.ne	439188 <ferror@plt+0x351f8>  // b.any
  439198:	cmp	x20, x19
  43919c:	mov	x21, x23
  4391a0:	b.eq	4391b8 <ferror@plt+0x35228>  // b.none
  4391a4:	sub	x2, x19, x20
  4391a8:	mov	x1, x20
  4391ac:	sub	x0, x25, x2
  4391b0:	bl	403460 <memcpy@plt>
  4391b4:	mov	x21, x0
  4391b8:	mov	x0, x21
  4391bc:	mov	w1, #0x8                   	// #8
  4391c0:	bl	40b068 <ferror@plt+0x70d8>
  4391c4:	cbnz	w0, 4391f8 <ferror@plt+0x35268>
  4391c8:	mov	x20, x19
  4391cc:	ldrb	w0, [x20], #1
  4391d0:	cbnz	w0, 439170 <ferror@plt+0x351e0>
  4391d4:	mov	x0, x24
  4391d8:	bl	417d40 <ferror@plt+0x13db0>
  4391dc:	mov	x0, x22
  4391e0:	ldp	x19, x20, [sp, #16]
  4391e4:	ldp	x21, x22, [sp, #32]
  4391e8:	ldp	x23, x24, [sp, #48]
  4391ec:	ldr	x25, [sp, #64]
  4391f0:	ldp	x29, x30, [sp], #80
  4391f4:	ret
  4391f8:	mov	x0, x21
  4391fc:	mov	w1, #0x4                   	// #4
  439200:	bl	40b068 <ferror@plt+0x70d8>
  439204:	cbnz	w0, 4391c8 <ferror@plt+0x35238>
  439208:	mov	x0, x21
  43920c:	bl	427a88 <ferror@plt+0x23af8>
  439210:	mov	x22, x0
  439214:	b	4391d4 <ferror@plt+0x35244>
  439218:	mov	x21, x23
  43921c:	b	4391b8 <ferror@plt+0x35228>
  439220:	adrp	x20, 488000 <ferror@plt+0x84070>
  439224:	mov	x23, #0x10                  	// #16
  439228:	add	x20, x20, #0x320
  43922c:	mov	x21, #0xf                   	// #15
  439230:	b	439138 <ferror@plt+0x351a8>
  439234:	nop
  439238:	stp	x29, x30, [sp, #-16]!
  43923c:	mov	x29, sp
  439240:	bl	438cf8 <ferror@plt+0x34d68>
  439244:	ldp	x29, x30, [sp], #16
  439248:	ldr	x0, [x0]
  43924c:	ret
  439250:	stp	x29, x30, [sp, #-16]!
  439254:	mov	x29, sp
  439258:	bl	438cf8 <ferror@plt+0x34d68>
  43925c:	ldp	x29, x30, [sp], #16
  439260:	ldr	x0, [x0, #8]
  439264:	ret
  439268:	stp	x29, x30, [sp, #-32]!
  43926c:	mov	x29, sp
  439270:	str	x19, [sp, #16]
  439274:	dmb	ish
  439278:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  43927c:	add	x19, x19, #0xfc0
  439280:	ldr	x0, [x19, #32]
  439284:	cbz	x0, 439294 <ferror@plt+0x35304>
  439288:	ldr	x19, [sp, #16]
  43928c:	ldp	x29, x30, [sp], #32
  439290:	ret
  439294:	add	x0, x19, #0x20
  439298:	bl	431de8 <ferror@plt+0x2de58>
  43929c:	cbnz	w0, 4392b0 <ferror@plt+0x35320>
  4392a0:	ldr	x0, [x19, #32]
  4392a4:	ldr	x19, [sp, #16]
  4392a8:	ldp	x29, x30, [sp], #32
  4392ac:	ret
  4392b0:	adrp	x0, 488000 <ferror@plt+0x84070>
  4392b4:	add	x0, x0, #0x348
  4392b8:	bl	4094c8 <ferror@plt+0x5538>
  4392bc:	bl	427a88 <ferror@plt+0x23af8>
  4392c0:	mov	x1, x0
  4392c4:	cbz	x0, 4392d8 <ferror@plt+0x35348>
  4392c8:	add	x0, x19, #0x20
  4392cc:	bl	431e88 <ferror@plt+0x2def8>
  4392d0:	ldr	x0, [x19, #32]
  4392d4:	b	4392a4 <ferror@plt+0x35314>
  4392d8:	bl	438cf8 <ferror@plt+0x34d68>
  4392dc:	ldr	x1, [x0, #16]
  4392e0:	b	4392c8 <ferror@plt+0x35338>
  4392e4:	nop
  4392e8:	stp	x29, x30, [sp, #-48]!
  4392ec:	mov	x29, sp
  4392f0:	stp	x19, x20, [sp, #16]
  4392f4:	dmb	ish
  4392f8:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4392fc:	add	x19, x19, #0xfc0
  439300:	ldr	x0, [x19, #40]
  439304:	cbz	x0, 439314 <ferror@plt+0x35384>
  439308:	ldp	x19, x20, [sp, #16]
  43930c:	ldp	x29, x30, [sp], #48
  439310:	ret
  439314:	add	x0, x19, #0x28
  439318:	bl	431de8 <ferror@plt+0x2de58>
  43931c:	cbnz	w0, 439330 <ferror@plt+0x353a0>
  439320:	ldr	x0, [x19, #40]
  439324:	ldp	x19, x20, [sp, #16]
  439328:	ldp	x29, x30, [sp], #48
  43932c:	ret
  439330:	adrp	x0, 488000 <ferror@plt+0x84070>
  439334:	add	x0, x0, #0x350
  439338:	bl	4094c8 <ferror@plt+0x5538>
  43933c:	bl	427a88 <ferror@plt+0x23af8>
  439340:	mov	x20, x0
  439344:	cbz	x0, 439350 <ferror@plt+0x353c0>
  439348:	ldrb	w0, [x0]
  43934c:	cbnz	w0, 4393b0 <ferror@plt+0x35420>
  439350:	mov	x0, x20
  439354:	str	x21, [sp, #32]
  439358:	bl	417d40 <ferror@plt+0x13db0>
  43935c:	adrp	x21, 488000 <ferror@plt+0x84070>
  439360:	add	x21, x21, #0x358
  439364:	mov	x0, x21
  439368:	bl	427a88 <ferror@plt+0x23af8>
  43936c:	mov	x20, x0
  439370:	bl	4034d0 <strlen@plt>
  439374:	cmp	x0, #0x1
  439378:	b.ls	439390 <ferror@plt+0x35400>  // b.plast
  43937c:	sub	x0, x0, #0x1
  439380:	ldrb	w1, [x20, x0]
  439384:	cmp	w1, #0x2f
  439388:	b.ne	439390 <ferror@plt+0x35400>  // b.any
  43938c:	strb	wzr, [x20, x0]
  439390:	ldrb	w0, [x20]
  439394:	cbnz	w0, 4393ac <ferror@plt+0x3541c>
  439398:	mov	x0, x20
  43939c:	bl	417d40 <ferror@plt+0x13db0>
  4393a0:	mov	x0, x21
  4393a4:	bl	427a88 <ferror@plt+0x23af8>
  4393a8:	mov	x20, x0
  4393ac:	ldr	x21, [sp, #32]
  4393b0:	add	x0, x19, #0x28
  4393b4:	mov	x1, x20
  4393b8:	bl	431e88 <ferror@plt+0x2def8>
  4393bc:	ldr	x0, [x19, #40]
  4393c0:	b	439324 <ferror@plt+0x35394>
  4393c4:	nop
  4393c8:	stp	x29, x30, [sp, #-32]!
  4393cc:	adrp	x0, 488000 <ferror@plt+0x84070>
  4393d0:	add	x0, x0, #0x360
  4393d4:	mov	x29, sp
  4393d8:	stp	x19, x20, [sp, #16]
  4393dc:	bl	4094c8 <ferror@plt+0x5538>
  4393e0:	cbz	x0, 4393ec <ferror@plt+0x3545c>
  4393e4:	ldrb	w1, [x0]
  4393e8:	cbnz	w1, 439420 <ferror@plt+0x35490>
  4393ec:	dmb	ish
  4393f0:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4393f4:	add	x19, x19, #0xfc0
  4393f8:	ldr	x0, [x19, #32]
  4393fc:	cbz	x0, 439448 <ferror@plt+0x354b8>
  439400:	mov	x2, #0x0                   	// #0
  439404:	adrp	x1, 488000 <ferror@plt+0x84070>
  439408:	add	x1, x1, #0x370
  43940c:	bl	40bc18 <ferror@plt+0x7c88>
  439410:	str	x0, [x19, #48]
  439414:	ldp	x19, x20, [sp, #16]
  439418:	ldp	x29, x30, [sp], #32
  43941c:	ret
  439420:	bl	427a88 <ferror@plt+0x23af8>
  439424:	cbz	x0, 4393ec <ferror@plt+0x3545c>
  439428:	ldrb	w1, [x0]
  43942c:	cbz	w1, 4393ec <ferror@plt+0x3545c>
  439430:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439434:	add	x19, x19, #0xfc0
  439438:	str	x0, [x19, #48]
  43943c:	ldp	x19, x20, [sp, #16]
  439440:	ldp	x29, x30, [sp], #32
  439444:	ret
  439448:	add	x0, x19, #0x20
  43944c:	bl	431de8 <ferror@plt+0x2de58>
  439450:	cbnz	w0, 439494 <ferror@plt+0x35504>
  439454:	ldr	x0, [x19, #32]
  439458:	cbnz	x0, 439400 <ferror@plt+0x35470>
  43945c:	bl	4392e8 <ferror@plt+0x35358>
  439460:	mov	x20, x0
  439464:	bl	438cf8 <ferror@plt+0x34d68>
  439468:	mov	x1, x0
  43946c:	mov	x3, #0x0                   	// #0
  439470:	mov	x0, x20
  439474:	adrp	x2, 488000 <ferror@plt+0x84070>
  439478:	add	x2, x2, #0x370
  43947c:	ldr	x1, [x1]
  439480:	bl	40bc18 <ferror@plt+0x7c88>
  439484:	str	x0, [x19, #48]
  439488:	ldp	x19, x20, [sp, #16]
  43948c:	ldp	x29, x30, [sp], #32
  439490:	ret
  439494:	adrp	x0, 488000 <ferror@plt+0x84070>
  439498:	add	x0, x0, #0x348
  43949c:	bl	4094c8 <ferror@plt+0x5538>
  4394a0:	bl	427a88 <ferror@plt+0x23af8>
  4394a4:	mov	x1, x0
  4394a8:	cbz	x0, 4394b8 <ferror@plt+0x35528>
  4394ac:	add	x0, x19, #0x20
  4394b0:	bl	431e88 <ferror@plt+0x2def8>
  4394b4:	b	439454 <ferror@plt+0x354c4>
  4394b8:	bl	438cf8 <ferror@plt+0x34d68>
  4394bc:	ldr	x1, [x0, #16]
  4394c0:	b	4394ac <ferror@plt+0x3551c>
  4394c4:	nop
  4394c8:	stp	x29, x30, [sp, #-128]!
  4394cc:	mov	x29, sp
  4394d0:	stp	x23, x24, [sp, #48]
  4394d4:	adrp	x24, 4ac000 <ferror@plt+0xa8070>
  4394d8:	add	x24, x24, #0xfc0
  4394dc:	stp	x25, x26, [sp, #64]
  4394e0:	ldr	x0, [x24, #48]
  4394e4:	cbz	x0, 439840 <ferror@plt+0x358b0>
  4394e8:	mov	x2, #0x0                   	// #0
  4394ec:	adrp	x1, 488000 <ferror@plt+0x84070>
  4394f0:	add	x1, x1, #0x378
  4394f4:	bl	40bc18 <ferror@plt+0x7c88>
  4394f8:	add	x1, sp, #0x78
  4394fc:	mov	x25, x0
  439500:	mov	x3, #0x0                   	// #0
  439504:	mov	x2, #0x0                   	// #0
  439508:	bl	40b1d8 <ferror@plt+0x7248>
  43950c:	cbz	w0, 4397e8 <ferror@plt+0x35858>
  439510:	ldr	x0, [sp, #120]
  439514:	adrp	x1, 44b000 <ferror@plt+0x47070>
  439518:	add	x1, x1, #0xb20
  43951c:	mov	w2, #0xffffffff            	// #-1
  439520:	stp	x19, x20, [sp, #16]
  439524:	adrp	x23, 488000 <ferror@plt+0x84070>
  439528:	mov	x20, #0x0                   	// #0
  43952c:	stp	x21, x22, [sp, #32]
  439530:	bl	4296f8 <ferror@plt+0x25768>
  439534:	mov	x21, x0
  439538:	bl	42a678 <ferror@plt+0x266e8>
  43953c:	mov	w22, w0
  439540:	ldr	x0, [sp, #120]
  439544:	add	x23, x23, #0x388
  439548:	bl	417d40 <ferror@plt+0x13db0>
  43954c:	cmp	w22, #0x0
  439550:	b.le	439698 <ferror@plt+0x35708>
  439554:	adrp	x26, 488000 <ferror@plt+0x84070>
  439558:	add	x26, x26, #0x430
  43955c:	stp	x27, x28, [sp, #80]
  439560:	adrp	x27, 488000 <ferror@plt+0x84070>
  439564:	add	x0, x27, #0x348
  439568:	str	x0, [sp, #104]
  43956c:	nop
  439570:	ldr	x19, [x21, x20, lsl #3]
  439574:	mov	x0, x19
  439578:	bl	4034d0 <strlen@plt>
  43957c:	cmp	w0, #0x0
  439580:	b.le	43959c <ferror@plt+0x3560c>
  439584:	sxtw	x0, w0
  439588:	sub	x0, x0, #0x1
  43958c:	ldrb	w1, [x19, x0]
  439590:	cmp	w1, #0xa
  439594:	b.ne	43959c <ferror@plt+0x3560c>  // b.any
  439598:	strb	wzr, [x19, x0]
  43959c:	ldrb	w0, [x19]
  4395a0:	cmp	w0, #0x20
  4395a4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4395a8:	b.ne	4395c0 <ferror@plt+0x35630>  // b.any
  4395ac:	nop
  4395b0:	ldrb	w0, [x19, #1]!
  4395b4:	cmp	w0, #0x20
  4395b8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4395bc:	b.eq	4395b0 <ferror@plt+0x35620>  // b.none
  4395c0:	mov	x1, x23
  4395c4:	mov	x0, x19
  4395c8:	mov	x2, #0xf                   	// #15
  4395cc:	bl	403830 <strncmp@plt>
  4395d0:	cbz	w0, 4396c0 <ferror@plt+0x35730>
  4395d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  4395d8:	mov	x0, x19
  4395dc:	add	x1, x1, #0x398
  4395e0:	mov	x2, #0x11                  	// #17
  4395e4:	bl	403830 <strncmp@plt>
  4395e8:	cbz	w0, 4397a4 <ferror@plt+0x35814>
  4395ec:	adrp	x1, 488000 <ferror@plt+0x84070>
  4395f0:	mov	x0, x19
  4395f4:	add	x1, x1, #0x3b0
  4395f8:	mov	x2, #0x10                  	// #16
  4395fc:	bl	403830 <strncmp@plt>
  439600:	cbz	w0, 4397b0 <ferror@plt+0x35820>
  439604:	adrp	x1, 488000 <ferror@plt+0x84070>
  439608:	mov	x0, x19
  43960c:	add	x1, x1, #0x3c8
  439610:	mov	x2, #0xd                   	// #13
  439614:	bl	403830 <strncmp@plt>
  439618:	cbz	w0, 4397bc <ferror@plt+0x3582c>
  43961c:	adrp	x1, 488000 <ferror@plt+0x84070>
  439620:	mov	x0, x19
  439624:	add	x1, x1, #0x3d8
  439628:	mov	x2, #0x10                  	// #16
  43962c:	bl	403830 <strncmp@plt>
  439630:	cbz	w0, 4397dc <ferror@plt+0x3584c>
  439634:	adrp	x1, 488000 <ferror@plt+0x84070>
  439638:	mov	x0, x19
  43963c:	add	x1, x1, #0x3f0
  439640:	mov	x2, #0x13                  	// #19
  439644:	bl	403830 <strncmp@plt>
  439648:	cbz	w0, 439800 <ferror@plt+0x35870>
  43964c:	adrp	x1, 488000 <ferror@plt+0x84070>
  439650:	mov	x0, x19
  439654:	add	x1, x1, #0x408
  439658:	mov	x2, #0x11                  	// #17
  43965c:	bl	403830 <strncmp@plt>
  439660:	cbz	w0, 43982c <ferror@plt+0x3589c>
  439664:	mov	x0, x19
  439668:	adrp	x1, 488000 <ferror@plt+0x84070>
  43966c:	mov	x2, #0xe                   	// #14
  439670:	add	x1, x1, #0x420
  439674:	add	x19, x19, #0xe
  439678:	mov	x28, #0x38                  	// #56
  43967c:	bl	403830 <strncmp@plt>
  439680:	cbz	w0, 4396c8 <ferror@plt+0x35738>
  439684:	nop
  439688:	add	x20, x20, #0x1
  43968c:	cmp	w22, w20
  439690:	b.gt	439570 <ferror@plt+0x355e0>
  439694:	ldp	x27, x28, [sp, #80]
  439698:	mov	x0, x21
  43969c:	bl	429b98 <ferror@plt+0x25c08>
  4396a0:	mov	x0, x25
  4396a4:	bl	417d40 <ferror@plt+0x13db0>
  4396a8:	ldp	x19, x20, [sp, #16]
  4396ac:	ldp	x21, x22, [sp, #32]
  4396b0:	ldp	x23, x24, [sp, #48]
  4396b4:	ldp	x25, x26, [sp, #64]
  4396b8:	ldp	x29, x30, [sp], #128
  4396bc:	ret
  4396c0:	add	x19, x19, #0xf
  4396c4:	mov	x28, #0x0                   	// #0
  4396c8:	ldrb	w0, [x19]
  4396cc:	cmp	w0, #0x20
  4396d0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4396d4:	b.ne	4396e8 <ferror@plt+0x35758>  // b.any
  4396d8:	ldrb	w0, [x19, #1]!
  4396dc:	cmp	w0, #0x20
  4396e0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4396e4:	b.eq	4396d8 <ferror@plt+0x35748>  // b.none
  4396e8:	cmp	w0, #0x3d
  4396ec:	b.ne	439688 <ferror@plt+0x356f8>  // b.any
  4396f0:	ldrb	w0, [x19, #1]
  4396f4:	add	x19, x19, #0x1
  4396f8:	cmp	w0, #0x20
  4396fc:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  439700:	b.ne	439718 <ferror@plt+0x35788>  // b.any
  439704:	nop
  439708:	ldrb	w0, [x19, #1]!
  43970c:	cmp	w0, #0x20
  439710:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  439714:	b.eq	439708 <ferror@plt+0x35778>  // b.none
  439718:	cmp	w0, #0x22
  43971c:	b.ne	439688 <ferror@plt+0x356f8>  // b.any
  439720:	add	x27, x19, #0x1
  439724:	mov	x1, x26
  439728:	mov	x0, x27
  43972c:	mov	x2, #0x5                   	// #5
  439730:	bl	403830 <strncmp@plt>
  439734:	cbnz	w0, 4397c8 <ferror@plt+0x35838>
  439738:	add	x27, x19, #0x6
  43973c:	mov	w19, #0x1                   	// #1
  439740:	mov	x0, x27
  439744:	mov	w1, #0x22                  	// #34
  439748:	bl	4039e0 <strrchr@plt>
  43974c:	cbz	x0, 439688 <ferror@plt+0x356f8>
  439750:	strb	wzr, [x0]
  439754:	mov	x0, x27
  439758:	bl	4034d0 <strlen@plt>
  43975c:	sxtw	x0, w0
  439760:	sub	x0, x0, #0x1
  439764:	ldrb	w1, [x27, x0]
  439768:	cmp	w1, #0x2f
  43976c:	b.eq	439838 <ferror@plt+0x358a8>  // b.none
  439770:	cbz	w19, 43980c <ferror@plt+0x3587c>
  439774:	dmb	ish
  439778:	ldr	x0, [x24, #32]
  43977c:	cbz	x0, 43984c <ferror@plt+0x358bc>
  439780:	ldr	x19, [x24, #56]
  439784:	mov	x1, x27
  439788:	mov	x2, #0x0                   	// #0
  43978c:	bl	40bc18 <ferror@plt+0x7c88>
  439790:	add	x20, x20, #0x1
  439794:	str	x0, [x19, x28]
  439798:	cmp	w22, w20
  43979c:	b.gt	439570 <ferror@plt+0x355e0>
  4397a0:	b	439694 <ferror@plt+0x35704>
  4397a4:	add	x19, x19, #0x11
  4397a8:	mov	x28, #0x8                   	// #8
  4397ac:	b	4396c8 <ferror@plt+0x35738>
  4397b0:	add	x19, x19, #0x10
  4397b4:	mov	x28, #0x10                  	// #16
  4397b8:	b	4396c8 <ferror@plt+0x35738>
  4397bc:	add	x19, x19, #0xd
  4397c0:	mov	x28, #0x18                  	// #24
  4397c4:	b	4396c8 <ferror@plt+0x35738>
  4397c8:	ldrb	w0, [x19, #1]
  4397cc:	cmp	w0, #0x2f
  4397d0:	b.ne	439688 <ferror@plt+0x356f8>  // b.any
  4397d4:	mov	w19, #0x0                   	// #0
  4397d8:	b	439740 <ferror@plt+0x357b0>
  4397dc:	add	x19, x19, #0x10
  4397e0:	mov	x28, #0x20                  	// #32
  4397e4:	b	4396c8 <ferror@plt+0x35738>
  4397e8:	mov	x0, x25
  4397ec:	bl	417d40 <ferror@plt+0x13db0>
  4397f0:	ldp	x23, x24, [sp, #48]
  4397f4:	ldp	x25, x26, [sp, #64]
  4397f8:	ldp	x29, x30, [sp], #128
  4397fc:	ret
  439800:	add	x19, x19, #0x13
  439804:	mov	x28, #0x28                  	// #40
  439808:	b	4396c8 <ferror@plt+0x35738>
  43980c:	ldr	x19, [x24, #56]
  439810:	mov	x0, x27
  439814:	bl	427a88 <ferror@plt+0x23af8>
  439818:	add	x20, x20, #0x1
  43981c:	cmp	w22, w20
  439820:	str	x0, [x19, x28]
  439824:	b.gt	439570 <ferror@plt+0x355e0>
  439828:	b	439694 <ferror@plt+0x35704>
  43982c:	add	x19, x19, #0x11
  439830:	mov	x28, #0x30                  	// #48
  439834:	b	4396c8 <ferror@plt+0x35738>
  439838:	strb	wzr, [x27, x0]
  43983c:	b	439770 <ferror@plt+0x357e0>
  439840:	bl	4393c8 <ferror@plt+0x35438>
  439844:	ldr	x0, [x24, #48]
  439848:	b	4394e8 <ferror@plt+0x35558>
  43984c:	add	x0, x24, #0x20
  439850:	bl	431de8 <ferror@plt+0x2de58>
  439854:	cbnz	w0, 439860 <ferror@plt+0x358d0>
  439858:	ldr	x0, [x24, #32]
  43985c:	b	439780 <ferror@plt+0x357f0>
  439860:	ldr	x0, [sp, #104]
  439864:	bl	4094c8 <ferror@plt+0x5538>
  439868:	bl	427a88 <ferror@plt+0x23af8>
  43986c:	mov	x1, x0
  439870:	cbz	x0, 439884 <ferror@plt+0x358f4>
  439874:	add	x0, x24, #0x20
  439878:	bl	431e88 <ferror@plt+0x2def8>
  43987c:	ldr	x0, [x24, #32]
  439880:	b	439780 <ferror@plt+0x357f0>
  439884:	bl	438cf8 <ferror@plt+0x34d68>
  439888:	ldr	x1, [x0, #16]
  43988c:	b	439874 <ferror@plt+0x358e4>
  439890:	stp	x29, x30, [sp, #-160]!
  439894:	mov	x29, sp
  439898:	stp	x19, x20, [sp, #16]
  43989c:	dmb	ish
  4398a0:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4398a4:	add	x19, x19, #0xfc0
  4398a8:	ldr	x0, [x19, #64]
  4398ac:	cbz	x0, 4398bc <ferror@plt+0x3592c>
  4398b0:	ldp	x19, x20, [sp, #16]
  4398b4:	ldp	x29, x30, [sp], #160
  4398b8:	ret
  4398bc:	add	x20, x19, #0x40
  4398c0:	mov	x0, x20
  4398c4:	bl	431de8 <ferror@plt+0x2de58>
  4398c8:	cbnz	w0, 4398dc <ferror@plt+0x3594c>
  4398cc:	ldr	x0, [x19, #64]
  4398d0:	ldp	x19, x20, [sp, #16]
  4398d4:	ldp	x29, x30, [sp], #160
  4398d8:	ret
  4398dc:	str	x21, [sp, #32]
  4398e0:	add	x21, sp, #0x38
  4398e4:	mov	x0, x21
  4398e8:	mov	x1, #0x64                  	// #100
  4398ec:	bl	403d90 <gethostname@plt>
  4398f0:	cmn	w0, #0x1
  4398f4:	adrp	x1, 488000 <ferror@plt+0x84070>
  4398f8:	add	x0, x1, #0x438
  4398fc:	csel	x0, x0, x21, eq  // eq = none
  439900:	bl	427a88 <ferror@plt+0x23af8>
  439904:	mov	x1, x0
  439908:	mov	x0, x20
  43990c:	bl	431e88 <ferror@plt+0x2def8>
  439910:	ldr	x21, [sp, #32]
  439914:	ldr	x0, [x19, #64]
  439918:	b	4398b0 <ferror@plt+0x35920>
  43991c:	nop
  439920:	stp	x29, x30, [sp, #-32]!
  439924:	mov	x29, sp
  439928:	stp	x19, x20, [sp, #16]
  43992c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439930:	add	x19, x19, #0xfc0
  439934:	add	x20, x19, #0x48
  439938:	mov	x0, x20
  43993c:	bl	43b8c0 <ferror@plt+0x37930>
  439940:	ldr	x19, [x19, #80]
  439944:	mov	x0, x20
  439948:	bl	43b990 <ferror@plt+0x37a00>
  43994c:	mov	x0, x19
  439950:	ldp	x19, x20, [sp, #16]
  439954:	ldp	x29, x30, [sp], #32
  439958:	ret
  43995c:	nop
  439960:	stp	x29, x30, [sp, #-48]!
  439964:	mov	x29, sp
  439968:	stp	x19, x20, [sp, #16]
  43996c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439970:	add	x19, x19, #0xfc0
  439974:	str	x21, [sp, #32]
  439978:	add	x21, x19, #0x48
  43997c:	mov	x20, x0
  439980:	mov	x0, x21
  439984:	bl	43b8c0 <ferror@plt+0x37930>
  439988:	ldr	x0, [x19, #80]
  43998c:	bl	417d40 <ferror@plt+0x13db0>
  439990:	mov	x0, x20
  439994:	bl	427a88 <ferror@plt+0x23af8>
  439998:	mov	x1, x0
  43999c:	mov	x0, x21
  4399a0:	str	x1, [x19, #80]
  4399a4:	ldp	x19, x20, [sp, #16]
  4399a8:	ldr	x21, [sp, #32]
  4399ac:	ldp	x29, x30, [sp], #48
  4399b0:	b	43b990 <ferror@plt+0x37a00>
  4399b4:	nop
  4399b8:	stp	x29, x30, [sp, #-48]!
  4399bc:	mov	x29, sp
  4399c0:	stp	x19, x20, [sp, #16]
  4399c4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  4399c8:	add	x19, x19, #0xfc0
  4399cc:	str	x21, [sp, #32]
  4399d0:	add	x21, x19, #0x58
  4399d4:	mov	x0, x21
  4399d8:	bl	43b8c0 <ferror@plt+0x37930>
  4399dc:	ldr	x20, [x19, #96]
  4399e0:	mov	x0, x21
  4399e4:	bl	43b990 <ferror@plt+0x37a00>
  4399e8:	cbz	x20, 439a00 <ferror@plt+0x35a70>
  4399ec:	mov	x0, x20
  4399f0:	ldp	x19, x20, [sp, #16]
  4399f4:	ldr	x21, [sp, #32]
  4399f8:	ldp	x29, x30, [sp], #48
  4399fc:	ret
  439a00:	add	x20, x19, #0x48
  439a04:	mov	x0, x20
  439a08:	bl	43b8c0 <ferror@plt+0x37930>
  439a0c:	mov	x0, x20
  439a10:	ldr	x20, [x19, #80]
  439a14:	bl	43b990 <ferror@plt+0x37a00>
  439a18:	b	4399ec <ferror@plt+0x35a5c>
  439a1c:	nop
  439a20:	stp	x29, x30, [sp, #-48]!
  439a24:	mov	x29, sp
  439a28:	stp	x19, x20, [sp, #16]
  439a2c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439a30:	add	x19, x19, #0xfc0
  439a34:	str	x21, [sp, #32]
  439a38:	add	x21, x19, #0x58
  439a3c:	mov	x20, x0
  439a40:	mov	x0, x21
  439a44:	bl	43b8c0 <ferror@plt+0x37930>
  439a48:	ldr	x0, [x19, #96]
  439a4c:	cbz	x0, 439a7c <ferror@plt+0x35aec>
  439a50:	mov	x0, x21
  439a54:	bl	43b990 <ferror@plt+0x37a00>
  439a58:	ldp	x19, x20, [sp, #16]
  439a5c:	mov	w1, #0x10                  	// #16
  439a60:	ldr	x21, [sp, #32]
  439a64:	adrp	x2, 488000 <ferror@plt+0x84070>
  439a68:	ldp	x29, x30, [sp], #48
  439a6c:	add	x2, x2, #0x448
  439a70:	adrp	x0, 44d000 <ferror@plt+0x49070>
  439a74:	add	x0, x0, #0xf78
  439a78:	b	4199b8 <ferror@plt+0x15a28>
  439a7c:	mov	x0, x20
  439a80:	bl	427a88 <ferror@plt+0x23af8>
  439a84:	mov	x1, x0
  439a88:	mov	x0, x21
  439a8c:	str	x1, [x19, #96]
  439a90:	ldp	x19, x20, [sp, #16]
  439a94:	ldr	x21, [sp, #32]
  439a98:	ldp	x29, x30, [sp], #48
  439a9c:	b	43b990 <ferror@plt+0x37a00>
  439aa0:	stp	x29, x30, [sp, #-32]!
  439aa4:	mov	x29, sp
  439aa8:	stp	x19, x20, [sp, #16]
  439aac:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439ab0:	add	x19, x19, #0xfc0
  439ab4:	add	x0, x19, #0x68
  439ab8:	bl	43b8c0 <ferror@plt+0x37930>
  439abc:	ldr	x20, [x19, #112]
  439ac0:	cbz	x20, 439adc <ferror@plt+0x35b4c>
  439ac4:	add	x0, x19, #0x68
  439ac8:	bl	43b990 <ferror@plt+0x37a00>
  439acc:	mov	x0, x20
  439ad0:	ldp	x19, x20, [sp, #16]
  439ad4:	ldp	x29, x30, [sp], #32
  439ad8:	ret
  439adc:	adrp	x0, 488000 <ferror@plt+0x84070>
  439ae0:	add	x0, x0, #0x478
  439ae4:	bl	4094c8 <ferror@plt+0x5538>
  439ae8:	cbz	x0, 439af4 <ferror@plt+0x35b64>
  439aec:	ldrb	w1, [x0]
  439af0:	cbnz	w1, 439b38 <ferror@plt+0x35ba8>
  439af4:	dmb	ish
  439af8:	ldr	x0, [x19, #32]
  439afc:	cbz	x0, 439b54 <ferror@plt+0x35bc4>
  439b00:	adrp	x2, 488000 <ferror@plt+0x84070>
  439b04:	adrp	x1, 488000 <ferror@plt+0x84070>
  439b08:	add	x2, x2, #0x488
  439b0c:	add	x1, x1, #0x490
  439b10:	mov	x3, #0x0                   	// #0
  439b14:	bl	40bc18 <ferror@plt+0x7c88>
  439b18:	mov	x20, x0
  439b1c:	str	x20, [x19, #112]
  439b20:	add	x0, x19, #0x68
  439b24:	bl	43b990 <ferror@plt+0x37a00>
  439b28:	mov	x0, x20
  439b2c:	ldp	x19, x20, [sp, #16]
  439b30:	ldp	x29, x30, [sp], #32
  439b34:	ret
  439b38:	bl	427a88 <ferror@plt+0x23af8>
  439b3c:	mov	x20, x0
  439b40:	cbz	x0, 439af4 <ferror@plt+0x35b64>
  439b44:	ldrb	w0, [x0]
  439b48:	cbz	w0, 439af4 <ferror@plt+0x35b64>
  439b4c:	str	x20, [x19, #112]
  439b50:	b	439b20 <ferror@plt+0x35b90>
  439b54:	add	x0, x19, #0x20
  439b58:	bl	431de8 <ferror@plt+0x2de58>
  439b5c:	cbnz	w0, 439ba4 <ferror@plt+0x35c14>
  439b60:	ldr	x0, [x19, #32]
  439b64:	cbnz	x0, 439b00 <ferror@plt+0x35b70>
  439b68:	bl	4392e8 <ferror@plt+0x35358>
  439b6c:	mov	x20, x0
  439b70:	bl	438cf8 <ferror@plt+0x34d68>
  439b74:	mov	x1, x0
  439b78:	adrp	x3, 488000 <ferror@plt+0x84070>
  439b7c:	mov	x0, x20
  439b80:	add	x3, x3, #0x488
  439b84:	adrp	x2, 488000 <ferror@plt+0x84070>
  439b88:	ldr	x1, [x1]
  439b8c:	add	x2, x2, #0x490
  439b90:	mov	x4, #0x0                   	// #0
  439b94:	bl	40bc18 <ferror@plt+0x7c88>
  439b98:	mov	x20, x0
  439b9c:	str	x20, [x19, #112]
  439ba0:	b	439b20 <ferror@plt+0x35b90>
  439ba4:	adrp	x0, 488000 <ferror@plt+0x84070>
  439ba8:	add	x0, x0, #0x348
  439bac:	bl	4094c8 <ferror@plt+0x5538>
  439bb0:	bl	427a88 <ferror@plt+0x23af8>
  439bb4:	mov	x1, x0
  439bb8:	cbz	x0, 439bc8 <ferror@plt+0x35c38>
  439bbc:	add	x0, x19, #0x20
  439bc0:	bl	431e88 <ferror@plt+0x2def8>
  439bc4:	b	439b60 <ferror@plt+0x35bd0>
  439bc8:	bl	438cf8 <ferror@plt+0x34d68>
  439bcc:	ldr	x1, [x0, #16]
  439bd0:	b	439bbc <ferror@plt+0x35c2c>
  439bd4:	nop
  439bd8:	stp	x29, x30, [sp, #-32]!
  439bdc:	mov	x29, sp
  439be0:	str	x19, [sp, #16]
  439be4:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439be8:	add	x19, x19, #0xfc0
  439bec:	add	x0, x19, #0x68
  439bf0:	bl	43b8c0 <ferror@plt+0x37930>
  439bf4:	ldr	x0, [x19, #48]
  439bf8:	cbz	x0, 439c14 <ferror@plt+0x35c84>
  439bfc:	add	x0, x19, #0x68
  439c00:	bl	43b990 <ferror@plt+0x37a00>
  439c04:	ldr	x0, [x19, #48]
  439c08:	ldr	x19, [sp, #16]
  439c0c:	ldp	x29, x30, [sp], #32
  439c10:	ret
  439c14:	bl	4393c8 <ferror@plt+0x35438>
  439c18:	add	x0, x19, #0x68
  439c1c:	bl	43b990 <ferror@plt+0x37a00>
  439c20:	ldr	x0, [x19, #48]
  439c24:	ldr	x19, [sp, #16]
  439c28:	ldp	x29, x30, [sp], #32
  439c2c:	ret
  439c30:	stp	x29, x30, [sp, #-32]!
  439c34:	mov	x29, sp
  439c38:	stp	x19, x20, [sp, #16]
  439c3c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439c40:	add	x19, x19, #0xfc0
  439c44:	add	x0, x19, #0x68
  439c48:	bl	43b8c0 <ferror@plt+0x37930>
  439c4c:	ldr	x20, [x19, #120]
  439c50:	cbz	x20, 439c6c <ferror@plt+0x35cdc>
  439c54:	add	x0, x19, #0x68
  439c58:	bl	43b990 <ferror@plt+0x37a00>
  439c5c:	mov	x0, x20
  439c60:	ldp	x19, x20, [sp, #16]
  439c64:	ldp	x29, x30, [sp], #32
  439c68:	ret
  439c6c:	adrp	x0, 488000 <ferror@plt+0x84070>
  439c70:	add	x0, x0, #0x498
  439c74:	bl	4094c8 <ferror@plt+0x5538>
  439c78:	cbz	x0, 439c84 <ferror@plt+0x35cf4>
  439c7c:	ldrb	w1, [x0]
  439c80:	cbnz	w1, 439cc0 <ferror@plt+0x35d30>
  439c84:	dmb	ish
  439c88:	ldr	x0, [x19, #32]
  439c8c:	cbz	x0, 439cdc <ferror@plt+0x35d4c>
  439c90:	adrp	x1, 488000 <ferror@plt+0x84070>
  439c94:	mov	x2, #0x0                   	// #0
  439c98:	add	x1, x1, #0x4a8
  439c9c:	bl	40bc18 <ferror@plt+0x7c88>
  439ca0:	mov	x20, x0
  439ca4:	str	x20, [x19, #120]
  439ca8:	add	x0, x19, #0x68
  439cac:	bl	43b990 <ferror@plt+0x37a00>
  439cb0:	mov	x0, x20
  439cb4:	ldp	x19, x20, [sp, #16]
  439cb8:	ldp	x29, x30, [sp], #32
  439cbc:	ret
  439cc0:	bl	427a88 <ferror@plt+0x23af8>
  439cc4:	mov	x20, x0
  439cc8:	cbz	x0, 439c84 <ferror@plt+0x35cf4>
  439ccc:	ldrb	w0, [x0]
  439cd0:	cbz	w0, 439c84 <ferror@plt+0x35cf4>
  439cd4:	str	x20, [x19, #120]
  439cd8:	b	439ca8 <ferror@plt+0x35d18>
  439cdc:	add	x0, x19, #0x20
  439ce0:	bl	431de8 <ferror@plt+0x2de58>
  439ce4:	cbnz	w0, 439d24 <ferror@plt+0x35d94>
  439ce8:	ldr	x0, [x19, #32]
  439cec:	cbnz	x0, 439c90 <ferror@plt+0x35d00>
  439cf0:	bl	4392e8 <ferror@plt+0x35358>
  439cf4:	mov	x20, x0
  439cf8:	bl	438cf8 <ferror@plt+0x34d68>
  439cfc:	mov	x1, x0
  439d00:	adrp	x2, 488000 <ferror@plt+0x84070>
  439d04:	mov	x0, x20
  439d08:	add	x2, x2, #0x4a8
  439d0c:	mov	x3, #0x0                   	// #0
  439d10:	ldr	x1, [x1]
  439d14:	bl	40bc18 <ferror@plt+0x7c88>
  439d18:	mov	x20, x0
  439d1c:	str	x20, [x19, #120]
  439d20:	b	439ca8 <ferror@plt+0x35d18>
  439d24:	adrp	x0, 488000 <ferror@plt+0x84070>
  439d28:	add	x0, x0, #0x348
  439d2c:	bl	4094c8 <ferror@plt+0x5538>
  439d30:	bl	427a88 <ferror@plt+0x23af8>
  439d34:	mov	x1, x0
  439d38:	cbz	x0, 439d48 <ferror@plt+0x35db8>
  439d3c:	add	x0, x19, #0x20
  439d40:	bl	431e88 <ferror@plt+0x2def8>
  439d44:	b	439ce8 <ferror@plt+0x35d58>
  439d48:	bl	438cf8 <ferror@plt+0x34d68>
  439d4c:	ldr	x1, [x0, #16]
  439d50:	b	439d3c <ferror@plt+0x35dac>
  439d54:	nop
  439d58:	stp	x29, x30, [sp, #-32]!
  439d5c:	mov	x29, sp
  439d60:	stp	x19, x20, [sp, #16]
  439d64:	dmb	ish
  439d68:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439d6c:	add	x19, x19, #0xfc0
  439d70:	ldr	x0, [x19, #128]
  439d74:	cbz	x0, 439d8c <ferror@plt+0x35dfc>
  439d78:	ldr	x0, [x19, #136]
  439d7c:	cbz	x0, 439dc8 <ferror@plt+0x35e38>
  439d80:	ldp	x19, x20, [sp, #16]
  439d84:	ldp	x29, x30, [sp], #32
  439d88:	ret
  439d8c:	add	x20, x19, #0x80
  439d90:	mov	x0, x20
  439d94:	bl	431de8 <ferror@plt+0x2de58>
  439d98:	cbz	w0, 439d78 <ferror@plt+0x35de8>
  439d9c:	adrp	x0, 488000 <ferror@plt+0x84070>
  439da0:	add	x0, x0, #0x4b0
  439da4:	bl	403e90 <getenv@plt>
  439da8:	bl	427a88 <ferror@plt+0x23af8>
  439dac:	mov	x2, x0
  439db0:	mov	x1, #0x1                   	// #1
  439db4:	mov	x0, x20
  439db8:	str	x2, [x19, #136]
  439dbc:	bl	431e88 <ferror@plt+0x2def8>
  439dc0:	ldr	x0, [x19, #136]
  439dc4:	cbnz	x0, 439d80 <ferror@plt+0x35df0>
  439dc8:	ldp	x19, x20, [sp, #16]
  439dcc:	ldp	x29, x30, [sp], #32
  439dd0:	b	439c30 <ferror@plt+0x35ca0>
  439dd4:	nop
  439dd8:	stp	x29, x30, [sp, #-48]!
  439ddc:	mov	x29, sp
  439de0:	stp	x19, x20, [sp, #16]
  439de4:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  439de8:	add	x20, x20, #0xfc0
  439dec:	add	x0, x20, #0x68
  439df0:	stp	x21, x22, [sp, #32]
  439df4:	bl	43b8c0 <ferror@plt+0x37930>
  439df8:	ldr	x22, [x20, #56]
  439dfc:	cbz	x22, 439e6c <ferror@plt+0x35edc>
  439e00:	mov	x0, #0x40                  	// #64
  439e04:	bl	417c60 <ferror@plt+0x13cd0>
  439e08:	mov	x19, #0x0                   	// #0
  439e0c:	str	x0, [x20, #56]
  439e10:	bl	4394c8 <ferror@plt+0x35538>
  439e14:	b	439e40 <ferror@plt+0x35eb0>
  439e18:	bl	42d550 <ferror@plt+0x295c0>
  439e1c:	cbnz	w0, 439e80 <ferror@plt+0x35ef0>
  439e20:	ldr	x0, [x20, #56]
  439e24:	ldr	x0, [x0, x19]
  439e28:	bl	417d40 <ferror@plt+0x13db0>
  439e2c:	ldr	x0, [x20, #56]
  439e30:	str	x21, [x0, x19]
  439e34:	add	x19, x19, #0x8
  439e38:	cmp	x19, #0x40
  439e3c:	b.eq	439e64 <ferror@plt+0x35ed4>  // b.none
  439e40:	ldr	x2, [x20, #56]
  439e44:	ldr	x21, [x22, x19]
  439e48:	ldr	x1, [x2, x19]
  439e4c:	mov	x0, x21
  439e50:	cbnz	x1, 439e18 <ferror@plt+0x35e88>
  439e54:	str	x21, [x2, x19]
  439e58:	add	x19, x19, #0x8
  439e5c:	cmp	x19, #0x40
  439e60:	b.ne	439e40 <ferror@plt+0x35eb0>  // b.any
  439e64:	mov	x0, x22
  439e68:	bl	417d40 <ferror@plt+0x13db0>
  439e6c:	add	x0, x20, #0x68
  439e70:	ldp	x19, x20, [sp, #16]
  439e74:	ldp	x21, x22, [sp, #32]
  439e78:	ldp	x29, x30, [sp], #48
  439e7c:	b	43b990 <ferror@plt+0x37a00>
  439e80:	mov	x0, x21
  439e84:	bl	417d40 <ferror@plt+0x13db0>
  439e88:	b	439e34 <ferror@plt+0x35ea4>
  439e8c:	nop
  439e90:	stp	x29, x30, [sp, #-48]!
  439e94:	cmp	w0, #0x7
  439e98:	mov	x29, sp
  439e9c:	b.ls	439ecc <ferror@plt+0x35f3c>  // b.plast
  439ea0:	adrp	x1, 488000 <ferror@plt+0x84070>
  439ea4:	add	x1, x1, #0x678
  439ea8:	add	x1, x1, #0x18
  439eac:	adrp	x2, 488000 <ferror@plt+0x84070>
  439eb0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  439eb4:	add	x2, x2, #0x4c0
  439eb8:	add	x0, x0, #0xf78
  439ebc:	bl	419d28 <ferror@plt+0x15d98>
  439ec0:	mov	x0, #0x0                   	// #0
  439ec4:	ldp	x29, x30, [sp], #48
  439ec8:	ret
  439ecc:	stp	x19, x20, [sp, #16]
  439ed0:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439ed4:	add	x19, x19, #0xfc0
  439ed8:	mov	w20, w0
  439edc:	add	x0, x19, #0x68
  439ee0:	bl	43b8c0 <ferror@plt+0x37930>
  439ee4:	ldr	x0, [x19, #56]
  439ee8:	cbz	x0, 439f08 <ferror@plt+0x35f78>
  439eec:	add	x0, x19, #0x68
  439ef0:	bl	43b990 <ferror@plt+0x37a00>
  439ef4:	ldr	x0, [x19, #56]
  439ef8:	ldr	x0, [x0, w20, uxtw #3]
  439efc:	ldp	x19, x20, [sp, #16]
  439f00:	ldp	x29, x30, [sp], #48
  439f04:	ret
  439f08:	mov	x0, #0x40                  	// #64
  439f0c:	bl	417c60 <ferror@plt+0x13cd0>
  439f10:	str	x0, [x19, #56]
  439f14:	bl	4394c8 <ferror@plt+0x35538>
  439f18:	ldr	x0, [x19, #56]
  439f1c:	ldr	x0, [x0]
  439f20:	cbnz	x0, 439eec <ferror@plt+0x35f5c>
  439f24:	str	x21, [sp, #32]
  439f28:	dmb	ish
  439f2c:	ldr	x0, [x19, #32]
  439f30:	cbz	x0, 439f54 <ferror@plt+0x35fc4>
  439f34:	ldr	x21, [x19, #56]
  439f38:	adrp	x1, 488000 <ferror@plt+0x84070>
  439f3c:	mov	x2, #0x0                   	// #0
  439f40:	add	x1, x1, #0x510
  439f44:	bl	40bc18 <ferror@plt+0x7c88>
  439f48:	str	x0, [x21]
  439f4c:	ldr	x21, [sp, #32]
  439f50:	b	439eec <ferror@plt+0x35f5c>
  439f54:	add	x0, x19, #0x20
  439f58:	bl	431de8 <ferror@plt+0x2de58>
  439f5c:	cbnz	w0, 439f68 <ferror@plt+0x35fd8>
  439f60:	ldr	x0, [x19, #32]
  439f64:	b	439f34 <ferror@plt+0x35fa4>
  439f68:	adrp	x0, 488000 <ferror@plt+0x84070>
  439f6c:	add	x0, x0, #0x348
  439f70:	bl	4094c8 <ferror@plt+0x5538>
  439f74:	bl	427a88 <ferror@plt+0x23af8>
  439f78:	mov	x1, x0
  439f7c:	cbz	x0, 439f90 <ferror@plt+0x36000>
  439f80:	add	x0, x19, #0x20
  439f84:	bl	431e88 <ferror@plt+0x2def8>
  439f88:	ldr	x0, [x19, #32]
  439f8c:	b	439f34 <ferror@plt+0x35fa4>
  439f90:	bl	438cf8 <ferror@plt+0x34d68>
  439f94:	ldr	x1, [x0, #16]
  439f98:	b	439f80 <ferror@plt+0x35ff0>
  439f9c:	nop
  439fa0:	stp	x29, x30, [sp, #-32]!
  439fa4:	mov	x29, sp
  439fa8:	stp	x19, x20, [sp, #16]
  439fac:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  439fb0:	add	x19, x19, #0xfc0
  439fb4:	add	x0, x19, #0x68
  439fb8:	bl	43b8c0 <ferror@plt+0x37930>
  439fbc:	ldr	x20, [x19, #144]
  439fc0:	cbz	x20, 439fdc <ferror@plt+0x3604c>
  439fc4:	add	x0, x19, #0x68
  439fc8:	bl	43b990 <ferror@plt+0x37a00>
  439fcc:	mov	x0, x20
  439fd0:	ldp	x19, x20, [sp, #16]
  439fd4:	ldp	x29, x30, [sp], #32
  439fd8:	ret
  439fdc:	adrp	x0, 488000 <ferror@plt+0x84070>
  439fe0:	add	x0, x0, #0x538
  439fe4:	bl	4094c8 <ferror@plt+0x5538>
  439fe8:	cbz	x0, 43a030 <ferror@plt+0x360a0>
  439fec:	ldrb	w2, [x0]
  439ff0:	adrp	x1, 488000 <ferror@plt+0x84070>
  439ff4:	add	x1, x1, #0x518
  439ff8:	cmp	w2, #0x0
  439ffc:	csel	x0, x1, x0, eq  // eq = none
  43a000:	adrp	x1, 450000 <ferror@plt+0x4c070>
  43a004:	add	x1, x1, #0x110
  43a008:	mov	w2, #0x0                   	// #0
  43a00c:	bl	4296f8 <ferror@plt+0x25768>
  43a010:	mov	x20, x0
  43a014:	str	x0, [x19, #144]
  43a018:	add	x0, x19, #0x68
  43a01c:	bl	43b990 <ferror@plt+0x37a00>
  43a020:	mov	x0, x20
  43a024:	ldp	x19, x20, [sp, #16]
  43a028:	ldp	x29, x30, [sp], #32
  43a02c:	ret
  43a030:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a034:	add	x0, x0, #0x518
  43a038:	b	43a000 <ferror@plt+0x36070>
  43a03c:	nop
  43a040:	stp	x29, x30, [sp, #-32]!
  43a044:	mov	x29, sp
  43a048:	stp	x19, x20, [sp, #16]
  43a04c:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  43a050:	add	x19, x19, #0xfc0
  43a054:	add	x0, x19, #0x68
  43a058:	bl	43b8c0 <ferror@plt+0x37930>
  43a05c:	ldr	x20, [x19, #152]
  43a060:	cbz	x20, 43a07c <ferror@plt+0x360ec>
  43a064:	add	x0, x19, #0x68
  43a068:	bl	43b990 <ferror@plt+0x37a00>
  43a06c:	mov	x0, x20
  43a070:	ldp	x19, x20, [sp, #16]
  43a074:	ldp	x29, x30, [sp], #32
  43a078:	ret
  43a07c:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a080:	add	x0, x0, #0x558
  43a084:	bl	4094c8 <ferror@plt+0x5538>
  43a088:	cbz	x0, 43a0d0 <ferror@plt+0x36140>
  43a08c:	ldrb	w2, [x0]
  43a090:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a094:	add	x1, x1, #0x548
  43a098:	cmp	w2, #0x0
  43a09c:	csel	x0, x1, x0, eq  // eq = none
  43a0a0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  43a0a4:	add	x1, x1, #0x110
  43a0a8:	mov	w2, #0x0                   	// #0
  43a0ac:	bl	4296f8 <ferror@plt+0x25768>
  43a0b0:	mov	x20, x0
  43a0b4:	str	x0, [x19, #152]
  43a0b8:	add	x0, x19, #0x68
  43a0bc:	bl	43b990 <ferror@plt+0x37a00>
  43a0c0:	mov	x0, x20
  43a0c4:	ldp	x19, x20, [sp, #16]
  43a0c8:	ldp	x29, x30, [sp], #32
  43a0cc:	ret
  43a0d0:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a0d4:	add	x0, x0, #0x548
  43a0d8:	b	43a0a0 <ferror@plt+0x36110>
  43a0dc:	nop
  43a0e0:	cbz	x0, 43a0ec <ferror@plt+0x3615c>
  43a0e4:	str	xzr, [x0]
  43a0e8:	ret
  43a0ec:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a0f0:	add	x1, x1, #0x678
  43a0f4:	add	x1, x1, #0x30
  43a0f8:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a0fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43a100:	add	x2, x2, #0x568
  43a104:	add	x0, x0, #0xf78
  43a108:	b	419d28 <ferror@plt+0x15d98>
  43a10c:	nop
  43a110:	stp	x29, x30, [sp, #-32]!
  43a114:	mov	x29, sp
  43a118:	stp	x19, x20, [sp, #16]
  43a11c:	mov	x19, x0
  43a120:	mov	x0, #0x0                   	// #0
  43a124:	bl	42aef0 <ferror@plt+0x26f60>
  43a128:	mov	x20, x0
  43a12c:	cmp	x19, #0x3e7
  43a130:	b.ls	43a20c <ferror@plt+0x3627c>  // b.plast
  43a134:	mov	x1, #0x423f                	// #16959
  43a138:	movk	x1, #0xf, lsl #16
  43a13c:	cmp	x19, x1
  43a140:	b.ls	43a1b4 <ferror@plt+0x36224>  // b.plast
  43a144:	mov	x1, #0xc9ff                	// #51711
  43a148:	movk	x1, #0x3b9a, lsl #16
  43a14c:	cmp	x19, x1
  43a150:	b.ls	43a1e8 <ferror@plt+0x36258>  // b.plast
  43a154:	mov	x1, #0xfff                 	// #4095
  43a158:	movk	x1, #0xd4a5, lsl #16
  43a15c:	movk	x1, #0xe8, lsl #32
  43a160:	cmp	x19, x1
  43a164:	b.ls	43a270 <ferror@plt+0x362e0>  // b.plast
  43a168:	mov	x1, #0x7fff                	// #32767
  43a16c:	movk	x1, #0xa4c6, lsl #16
  43a170:	movk	x1, #0x8d7e, lsl #32
  43a174:	movk	x1, #0x3, lsl #48
  43a178:	cmp	x19, x1
  43a17c:	b.ls	43a294 <ferror@plt+0x36304>  // b.plast
  43a180:	mov	x1, #0xffffffffa763ffff    	// #-1486618625
  43a184:	movk	x1, #0xb6b3, lsl #32
  43a188:	movk	x1, #0xde0, lsl #48
  43a18c:	cmp	x19, x1
  43a190:	b.hi	43a250 <ferror@plt+0x362c0>  // b.pmore
  43a194:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a198:	scvtf	d0, x19
  43a19c:	ldr	d1, [x1, #1640]
  43a1a0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a1a4:	add	x1, x1, #0x5c0
  43a1a8:	fdiv	d0, d0, d1
  43a1ac:	bl	42d208 <ferror@plt+0x29278>
  43a1b0:	b	43a1d4 <ferror@plt+0x36244>
  43a1b4:	scvtf	d0, x19
  43a1b8:	mov	x1, #0x400000000000        	// #70368744177664
  43a1bc:	movk	x1, #0x408f, lsl #48
  43a1c0:	fmov	d1, x1
  43a1c4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a1c8:	add	x1, x1, #0x5a0
  43a1cc:	fdiv	d0, d0, d1
  43a1d0:	bl	42d208 <ferror@plt+0x29278>
  43a1d4:	mov	x0, x20
  43a1d8:	mov	w1, #0x0                   	// #0
  43a1dc:	ldp	x19, x20, [sp, #16]
  43a1e0:	ldp	x29, x30, [sp], #32
  43a1e4:	b	42a758 <ferror@plt+0x267c8>
  43a1e8:	scvtf	d0, x19
  43a1ec:	mov	x1, #0x848000000000        	// #145685290680320
  43a1f0:	movk	x1, #0x412e, lsl #48
  43a1f4:	fmov	d1, x1
  43a1f8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a1fc:	add	x1, x1, #0x5a8
  43a200:	fdiv	d0, d0, d1
  43a204:	bl	42d208 <ferror@plt+0x29278>
  43a208:	b	43a1d4 <ferror@plt+0x36244>
  43a20c:	mov	x3, x19
  43a210:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a214:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a218:	add	x2, x2, #0x588
  43a21c:	add	x1, x1, #0x598
  43a220:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  43a224:	add	x0, x0, #0x368
  43a228:	bl	40c5b8 <ferror@plt+0x8628>
  43a22c:	mov	w2, w19
  43a230:	mov	x1, x0
  43a234:	mov	x0, x20
  43a238:	bl	42d208 <ferror@plt+0x29278>
  43a23c:	mov	x0, x20
  43a240:	mov	w1, #0x0                   	// #0
  43a244:	ldp	x19, x20, [sp, #16]
  43a248:	ldp	x29, x30, [sp], #32
  43a24c:	b	42a758 <ferror@plt+0x267c8>
  43a250:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a254:	ucvtf	d0, x19
  43a258:	ldr	d1, [x1, #1648]
  43a25c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a260:	add	x1, x1, #0x5c8
  43a264:	fdiv	d0, d0, d1
  43a268:	bl	42d208 <ferror@plt+0x29278>
  43a26c:	b	43a1d4 <ferror@plt+0x36244>
  43a270:	scvtf	d0, x19
  43a274:	mov	x1, #0xcd6500000000        	// #225833675390976
  43a278:	movk	x1, #0x41cd, lsl #48
  43a27c:	fmov	d1, x1
  43a280:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a284:	add	x1, x1, #0x5b0
  43a288:	fdiv	d0, d0, d1
  43a28c:	bl	42d208 <ferror@plt+0x29278>
  43a290:	b	43a1d4 <ferror@plt+0x36244>
  43a294:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a298:	scvtf	d0, x19
  43a29c:	ldr	d1, [x1, #1632]
  43a2a0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a2a4:	add	x1, x1, #0x5b8
  43a2a8:	fdiv	d0, d0, d1
  43a2ac:	bl	42d208 <ferror@plt+0x29278>
  43a2b0:	b	43a1d4 <ferror@plt+0x36244>
  43a2b4:	nop
  43a2b8:	stp	x29, x30, [sp, #-48]!
  43a2bc:	mov	x29, sp
  43a2c0:	stp	x19, x20, [sp, #16]
  43a2c4:	mov	x19, x0
  43a2c8:	mov	x0, #0x0                   	// #0
  43a2cc:	str	x21, [sp, #32]
  43a2d0:	mov	w21, w1
  43a2d4:	bl	42aef0 <ferror@plt+0x26f60>
  43a2d8:	mov	x20, x0
  43a2dc:	tbz	w21, #1, 43a3f8 <ferror@plt+0x36468>
  43a2e0:	cmp	x19, #0x3ff
  43a2e4:	b.ls	43a480 <ferror@plt+0x364f0>  // b.plast
  43a2e8:	mov	x1, #0xfffff               	// #1048575
  43a2ec:	cmp	x19, x1
  43a2f0:	b.ls	43a50c <ferror@plt+0x3657c>  // b.plast
  43a2f4:	mov	x1, #0x3fffffff            	// #1073741823
  43a2f8:	cmp	x19, x1
  43a2fc:	b.ls	43a4c8 <ferror@plt+0x36538>  // b.plast
  43a300:	mov	x1, #0xffffffffff          	// #1099511627775
  43a304:	cmp	x19, x1
  43a308:	b.ls	43a5b4 <ferror@plt+0x36624>  // b.plast
  43a30c:	mov	x1, #0x3ffffffffffff       	// #1125899906842623
  43a310:	cmp	x19, x1
  43a314:	b.ls	43a5f4 <ferror@plt+0x36664>  // b.plast
  43a318:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  43a31c:	cmp	x19, x1
  43a320:	b.hi	43a570 <ferror@plt+0x365e0>  // b.pmore
  43a324:	scvtf	d1, x19
  43a328:	mov	x1, #0x3cd0000000000000    	// #4382002437431492608
  43a32c:	fmov	d0, x1
  43a330:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a334:	add	x1, x1, #0x610
  43a338:	fmul	d0, d1, d0
  43a33c:	bl	42d208 <ferror@plt+0x29278>
  43a340:	tbz	w21, #0, 43a4b0 <ferror@plt+0x36520>
  43a344:	mov	x4, #0xf7cf                	// #63439
  43a348:	lsr	x3, x19, #3
  43a34c:	movk	x4, #0xe353, lsl #16
  43a350:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a354:	movk	x4, #0x9ba5, lsl #32
  43a358:	add	x2, x2, #0x630
  43a35c:	movk	x4, #0x20c4, lsl #48
  43a360:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a364:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  43a368:	add	x1, x1, #0x640
  43a36c:	umulh	x3, x3, x4
  43a370:	add	x0, x0, #0x368
  43a374:	lsr	x4, x3, #4
  43a378:	lsl	x3, x4, #5
  43a37c:	sub	x3, x3, x4
  43a380:	add	x3, x4, x3, lsl #2
  43a384:	sub	x3, x19, x3, lsl #3
  43a388:	add	w3, w3, #0x3e8
  43a38c:	bl	40c5b8 <ferror@plt+0x8628>
  43a390:	mov	x1, x19
  43a394:	mov	x21, x0
  43a398:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a39c:	add	x0, x0, #0x648
  43a3a0:	bl	427c48 <ferror@plt+0x23cb8>
  43a3a4:	mov	x19, x0
  43a3a8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a3ac:	mov	x0, x20
  43a3b0:	add	x1, x1, #0x650
  43a3b4:	bl	42b150 <ferror@plt+0x271c0>
  43a3b8:	mov	x2, x19
  43a3bc:	mov	x1, x21
  43a3c0:	mov	x0, x20
  43a3c4:	bl	42d3c8 <ferror@plt+0x29438>
  43a3c8:	mov	x0, x19
  43a3cc:	bl	417d40 <ferror@plt+0x13db0>
  43a3d0:	mov	x0, x20
  43a3d4:	adrp	x1, 44e000 <ferror@plt+0x4a070>
  43a3d8:	add	x1, x1, #0xf58
  43a3dc:	bl	42b150 <ferror@plt+0x271c0>
  43a3e0:	mov	x0, x20
  43a3e4:	mov	w1, #0x0                   	// #0
  43a3e8:	ldp	x19, x20, [sp, #16]
  43a3ec:	ldr	x21, [sp, #32]
  43a3f0:	ldp	x29, x30, [sp], #48
  43a3f4:	b	42a758 <ferror@plt+0x267c8>
  43a3f8:	cmp	x19, #0x3e7
  43a3fc:	b.ls	43a480 <ferror@plt+0x364f0>  // b.plast
  43a400:	mov	x1, #0x423f                	// #16959
  43a404:	movk	x1, #0xf, lsl #16
  43a408:	cmp	x19, x1
  43a40c:	b.ls	43a52c <ferror@plt+0x3659c>  // b.plast
  43a410:	mov	x1, #0xc9ff                	// #51711
  43a414:	movk	x1, #0x3b9a, lsl #16
  43a418:	cmp	x19, x1
  43a41c:	b.ls	43a4e8 <ferror@plt+0x36558>  // b.plast
  43a420:	mov	x1, #0xfff                 	// #4095
  43a424:	movk	x1, #0xd4a5, lsl #16
  43a428:	movk	x1, #0xe8, lsl #32
  43a42c:	cmp	x19, x1
  43a430:	b.ls	43a590 <ferror@plt+0x36600>  // b.plast
  43a434:	mov	x1, #0x7fff                	// #32767
  43a438:	movk	x1, #0xa4c6, lsl #16
  43a43c:	movk	x1, #0x8d7e, lsl #32
  43a440:	movk	x1, #0x3, lsl #48
  43a444:	cmp	x19, x1
  43a448:	b.ls	43a5d4 <ferror@plt+0x36644>  // b.plast
  43a44c:	mov	x1, #0xffffffffa763ffff    	// #-1486618625
  43a450:	movk	x1, #0xb6b3, lsl #32
  43a454:	movk	x1, #0xde0, lsl #48
  43a458:	cmp	x19, x1
  43a45c:	b.hi	43a550 <ferror@plt+0x365c0>  // b.pmore
  43a460:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a464:	scvtf	d0, x19
  43a468:	ldr	d1, [x1, #1640]
  43a46c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a470:	add	x1, x1, #0x5c0
  43a474:	fdiv	d0, d0, d1
  43a478:	bl	42d208 <ferror@plt+0x29278>
  43a47c:	b	43a340 <ferror@plt+0x363b0>
  43a480:	mov	x3, x19
  43a484:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a488:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a48c:	add	x2, x2, #0x588
  43a490:	add	x1, x1, #0x598
  43a494:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  43a498:	add	x0, x0, #0x368
  43a49c:	bl	40c5b8 <ferror@plt+0x8628>
  43a4a0:	mov	w2, w19
  43a4a4:	mov	x1, x0
  43a4a8:	mov	x0, x20
  43a4ac:	bl	42d208 <ferror@plt+0x29278>
  43a4b0:	mov	x0, x20
  43a4b4:	mov	w1, #0x0                   	// #0
  43a4b8:	ldp	x19, x20, [sp, #16]
  43a4bc:	ldr	x21, [sp, #32]
  43a4c0:	ldp	x29, x30, [sp], #48
  43a4c4:	b	42a758 <ferror@plt+0x267c8>
  43a4c8:	scvtf	d1, x19
  43a4cc:	mov	x1, #0x3eb0000000000000    	// #4517110426252607488
  43a4d0:	fmov	d0, x1
  43a4d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a4d8:	add	x1, x1, #0x5e0
  43a4dc:	fmul	d0, d1, d0
  43a4e0:	bl	42d208 <ferror@plt+0x29278>
  43a4e4:	b	43a340 <ferror@plt+0x363b0>
  43a4e8:	scvtf	d1, x19
  43a4ec:	mov	x1, #0x848000000000        	// #145685290680320
  43a4f0:	movk	x1, #0x412e, lsl #48
  43a4f4:	fmov	d0, x1
  43a4f8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a4fc:	add	x1, x1, #0x5a8
  43a500:	fdiv	d0, d1, d0
  43a504:	bl	42d208 <ferror@plt+0x29278>
  43a508:	b	43a340 <ferror@plt+0x363b0>
  43a50c:	scvtf	d1, x19
  43a510:	mov	x1, #0x3f50000000000000    	// #4562146422526312448
  43a514:	fmov	d0, x1
  43a518:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a51c:	add	x1, x1, #0x5d0
  43a520:	fmul	d0, d1, d0
  43a524:	bl	42d208 <ferror@plt+0x29278>
  43a528:	b	43a340 <ferror@plt+0x363b0>
  43a52c:	scvtf	d1, x19
  43a530:	mov	x1, #0x400000000000        	// #70368744177664
  43a534:	movk	x1, #0x408f, lsl #48
  43a538:	fmov	d0, x1
  43a53c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a540:	add	x1, x1, #0x5a0
  43a544:	fdiv	d0, d1, d0
  43a548:	bl	42d208 <ferror@plt+0x29278>
  43a54c:	b	43a340 <ferror@plt+0x363b0>
  43a550:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a554:	ucvtf	d0, x19
  43a558:	ldr	d1, [x1, #1648]
  43a55c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a560:	add	x1, x1, #0x5c8
  43a564:	fdiv	d0, d0, d1
  43a568:	bl	42d208 <ferror@plt+0x29278>
  43a56c:	b	43a340 <ferror@plt+0x363b0>
  43a570:	ucvtf	d1, x19
  43a574:	mov	x1, #0x3c30000000000000    	// #4336966441157787648
  43a578:	fmov	d0, x1
  43a57c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a580:	add	x1, x1, #0x620
  43a584:	fmul	d0, d1, d0
  43a588:	bl	42d208 <ferror@plt+0x29278>
  43a58c:	b	43a340 <ferror@plt+0x363b0>
  43a590:	scvtf	d1, x19
  43a594:	mov	x1, #0xcd6500000000        	// #225833675390976
  43a598:	movk	x1, #0x41cd, lsl #48
  43a59c:	fmov	d0, x1
  43a5a0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a5a4:	add	x1, x1, #0x5b0
  43a5a8:	fdiv	d0, d1, d0
  43a5ac:	bl	42d208 <ferror@plt+0x29278>
  43a5b0:	b	43a340 <ferror@plt+0x363b0>
  43a5b4:	scvtf	d1, x19
  43a5b8:	mov	x1, #0x3e10000000000000    	// #4472074429978902528
  43a5bc:	fmov	d0, x1
  43a5c0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a5c4:	add	x1, x1, #0x5f0
  43a5c8:	fmul	d0, d1, d0
  43a5cc:	bl	42d208 <ferror@plt+0x29278>
  43a5d0:	b	43a340 <ferror@plt+0x363b0>
  43a5d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a5d8:	scvtf	d0, x19
  43a5dc:	ldr	d1, [x1, #1632]
  43a5e0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a5e4:	add	x1, x1, #0x5b8
  43a5e8:	fdiv	d0, d0, d1
  43a5ec:	bl	42d208 <ferror@plt+0x29278>
  43a5f0:	b	43a340 <ferror@plt+0x363b0>
  43a5f4:	scvtf	d1, x19
  43a5f8:	mov	x1, #0x3d70000000000000    	// #4427038433705197568
  43a5fc:	fmov	d0, x1
  43a600:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a604:	add	x1, x1, #0x600
  43a608:	fmul	d0, d1, d0
  43a60c:	bl	42d208 <ferror@plt+0x29278>
  43a610:	b	43a340 <ferror@plt+0x363b0>
  43a614:	nop
  43a618:	stp	x29, x30, [sp, #-32]!
  43a61c:	cmp	x0, #0x3ff
  43a620:	mov	x29, sp
  43a624:	str	x19, [sp, #16]
  43a628:	mov	x19, x0
  43a62c:	b.le	43a690 <ferror@plt+0x36700>
  43a630:	mov	x0, #0xfffff               	// #1048575
  43a634:	scvtf	d0, x19
  43a638:	cmp	x19, x0
  43a63c:	b.le	43a700 <ferror@plt+0x36770>
  43a640:	mov	x0, #0x3fffffff            	// #1073741823
  43a644:	cmp	x19, x0
  43a648:	b.le	43a720 <ferror@plt+0x36790>
  43a64c:	mov	x0, #0xffffffffff          	// #1099511627775
  43a650:	cmp	x19, x0
  43a654:	b.le	43a6e0 <ferror@plt+0x36750>
  43a658:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  43a65c:	cmp	x19, x0
  43a660:	b.le	43a740 <ferror@plt+0x367b0>
  43a664:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  43a668:	cmp	x19, x0
  43a66c:	b.gt	43a6c0 <ferror@plt+0x36730>
  43a670:	mov	x0, #0x3cd0000000000000    	// #4382002437431492608
  43a674:	fmov	d1, x0
  43a678:	ldr	x19, [sp, #16]
  43a67c:	fmul	d0, d0, d1
  43a680:	ldp	x29, x30, [sp], #32
  43a684:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a688:	add	x0, x0, #0x5c0
  43a68c:	b	427c48 <ferror@plt+0x23cb8>
  43a690:	mov	w3, w19
  43a694:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a698:	adrp	x1, 488000 <ferror@plt+0x84070>
  43a69c:	add	x2, x2, #0x588
  43a6a0:	add	x1, x1, #0x598
  43a6a4:	adrp	x0, 44e000 <ferror@plt+0x4a070>
  43a6a8:	add	x0, x0, #0x368
  43a6ac:	bl	40c5b8 <ferror@plt+0x8628>
  43a6b0:	mov	w1, w19
  43a6b4:	ldr	x19, [sp, #16]
  43a6b8:	ldp	x29, x30, [sp], #32
  43a6bc:	b	427c48 <ferror@plt+0x23cb8>
  43a6c0:	mov	x0, #0x3c30000000000000    	// #4336966441157787648
  43a6c4:	fmov	d1, x0
  43a6c8:	ldr	x19, [sp, #16]
  43a6cc:	fmul	d0, d0, d1
  43a6d0:	ldp	x29, x30, [sp], #32
  43a6d4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a6d8:	add	x0, x0, #0x5c8
  43a6dc:	b	427c48 <ferror@plt+0x23cb8>
  43a6e0:	mov	x0, #0x3e10000000000000    	// #4472074429978902528
  43a6e4:	fmov	d1, x0
  43a6e8:	ldr	x19, [sp, #16]
  43a6ec:	fmul	d0, d0, d1
  43a6f0:	ldp	x29, x30, [sp], #32
  43a6f4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a6f8:	add	x0, x0, #0x5b0
  43a6fc:	b	427c48 <ferror@plt+0x23cb8>
  43a700:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  43a704:	fmov	d1, x0
  43a708:	ldr	x19, [sp, #16]
  43a70c:	fmul	d0, d0, d1
  43a710:	ldp	x29, x30, [sp], #32
  43a714:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a718:	add	x0, x0, #0x658
  43a71c:	b	427c48 <ferror@plt+0x23cb8>
  43a720:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  43a724:	fmov	d1, x0
  43a728:	ldr	x19, [sp, #16]
  43a72c:	fmul	d0, d0, d1
  43a730:	ldp	x29, x30, [sp], #32
  43a734:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a738:	add	x0, x0, #0x5a8
  43a73c:	b	427c48 <ferror@plt+0x23cb8>
  43a740:	mov	x0, #0x3d70000000000000    	// #4427038433705197568
  43a744:	fmov	d1, x0
  43a748:	ldr	x19, [sp, #16]
  43a74c:	fmul	d0, d0, d1
  43a750:	ldp	x29, x30, [sp], #32
  43a754:	adrp	x0, 488000 <ferror@plt+0x84070>
  43a758:	add	x0, x0, #0x5b8
  43a75c:	b	427c48 <ferror@plt+0x23cb8>
  43a760:	stp	x29, x30, [sp, #-64]!
  43a764:	mov	x29, sp
  43a768:	str	x19, [sp, #16]
  43a76c:	dmb	ish
  43a770:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  43a774:	add	x19, x19, #0xfc0
  43a778:	ldr	x0, [x19, #160]
  43a77c:	cbz	x0, 43a790 <ferror@plt+0x36800>
  43a780:	ldr	w0, [x19, #168]
  43a784:	ldr	x19, [sp, #16]
  43a788:	ldp	x29, x30, [sp], #64
  43a78c:	ret
  43a790:	add	x0, x19, #0xa0
  43a794:	bl	431de8 <ferror@plt+0x2de58>
  43a798:	cbz	w0, 43a780 <ferror@plt+0x367f0>
  43a79c:	add	x2, sp, #0x30
  43a7a0:	add	x1, sp, #0x2c
  43a7a4:	add	x0, sp, #0x28
  43a7a8:	bl	403580 <getresuid@plt>
  43a7ac:	cbnz	w0, 43a7f4 <ferror@plt+0x36864>
  43a7b0:	add	x2, sp, #0x3c
  43a7b4:	add	x1, sp, #0x38
  43a7b8:	add	x0, sp, #0x34
  43a7bc:	bl	403d70 <getresgid@plt>
  43a7c0:	cbnz	w0, 43a7f4 <ferror@plt+0x36864>
  43a7c4:	ldp	w0, w1, [sp, #40]
  43a7c8:	mov	w2, #0x1                   	// #1
  43a7cc:	cmp	w0, w1
  43a7d0:	b.eq	43a820 <ferror@plt+0x36890>  // b.none
  43a7d4:	add	x0, x19, #0xa0
  43a7d8:	mov	x1, #0x1                   	// #1
  43a7dc:	str	w2, [x19, #168]
  43a7e0:	bl	431e88 <ferror@plt+0x2def8>
  43a7e4:	ldr	w0, [x19, #168]
  43a7e8:	ldr	x19, [sp, #16]
  43a7ec:	ldp	x29, x30, [sp], #64
  43a7f0:	ret
  43a7f4:	bl	4035f0 <getuid@plt>
  43a7f8:	str	w0, [sp, #40]
  43a7fc:	str	w0, [sp, #48]
  43a800:	bl	403bb0 <getgid@plt>
  43a804:	str	w0, [sp, #52]
  43a808:	str	w0, [sp, #60]
  43a80c:	bl	403550 <geteuid@plt>
  43a810:	str	w0, [sp, #44]
  43a814:	bl	403530 <getegid@plt>
  43a818:	str	w0, [sp, #56]
  43a81c:	b	43a7c4 <ferror@plt+0x36834>
  43a820:	ldr	w1, [sp, #48]
  43a824:	cmp	w0, w1
  43a828:	b.ne	43a7d4 <ferror@plt+0x36844>  // b.any
  43a82c:	ldp	w0, w1, [sp, #52]
  43a830:	cmp	w0, w1
  43a834:	b.ne	43a7d4 <ferror@plt+0x36844>  // b.any
  43a838:	ldr	w1, [sp, #60]
  43a83c:	cmp	w1, w0
  43a840:	cset	w2, ne  // ne = any
  43a844:	b	43a7d4 <ferror@plt+0x36844>
  43a848:	stp	x29, x30, [sp, #-48]!
  43a84c:	mov	x0, #0x8                   	// #8
  43a850:	mov	x29, sp
  43a854:	str	x19, [sp, #16]
  43a858:	str	xzr, [sp, #40]
  43a85c:	bl	426140 <ferror@plt+0x221b0>
  43a860:	mov	x19, x0
  43a864:	mov	w1, #0x800                 	// #2048
  43a868:	movk	w1, #0x8, lsl #16
  43a86c:	mov	w0, #0x0                   	// #0
  43a870:	bl	403a50 <eventfd@plt>
  43a874:	cmn	w0, #0x1
  43a878:	str	w0, [x19]
  43a87c:	b.eq	43a898 <ferror@plt+0x36908>  // b.none
  43a880:	mov	w0, #0xffffffff            	// #-1
  43a884:	str	w0, [x19, #4]
  43a888:	mov	x0, x19
  43a88c:	ldr	x19, [sp, #16]
  43a890:	ldp	x29, x30, [sp], #48
  43a894:	ret
  43a898:	add	x2, sp, #0x28
  43a89c:	mov	x0, x19
  43a8a0:	mov	w1, #0x1                   	// #1
  43a8a4:	bl	43b0c0 <ferror@plt+0x37130>
  43a8a8:	cbz	w0, 43a8f8 <ferror@plt+0x36968>
  43a8ac:	ldr	w0, [x19]
  43a8b0:	add	x2, sp, #0x28
  43a8b4:	mov	w1, #0x1                   	// #1
  43a8b8:	bl	43b288 <ferror@plt+0x372f8>
  43a8bc:	cbz	w0, 43a8d4 <ferror@plt+0x36944>
  43a8c0:	ldr	w0, [x19, #4]
  43a8c4:	add	x2, sp, #0x28
  43a8c8:	mov	w1, #0x1                   	// #1
  43a8cc:	bl	43b288 <ferror@plt+0x372f8>
  43a8d0:	cbnz	w0, 43a888 <ferror@plt+0x368f8>
  43a8d4:	ldr	x3, [sp, #40]
  43a8d8:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a8dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43a8e0:	add	x2, x2, #0x6e0
  43a8e4:	add	x0, x0, #0xf78
  43a8e8:	mov	w1, #0x4                   	// #4
  43a8ec:	ldr	x3, [x3, #8]
  43a8f0:	bl	4199b8 <ferror@plt+0x15a28>
  43a8f4:	b	43a8f4 <ferror@plt+0x36964>
  43a8f8:	ldr	x3, [sp, #40]
  43a8fc:	adrp	x2, 488000 <ferror@plt+0x84070>
  43a900:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43a904:	add	x2, x2, #0x6c0
  43a908:	add	x0, x0, #0xf78
  43a90c:	mov	w1, #0x4                   	// #4
  43a910:	ldr	x3, [x3, #8]
  43a914:	bl	4199b8 <ferror@plt+0x15a28>
  43a918:	b	43a918 <ferror@plt+0x36988>
  43a91c:	nop
  43a920:	ldr	w0, [x0]
  43a924:	mov	w2, #0x1                   	// #1
  43a928:	str	w0, [x1]
  43a92c:	strh	w2, [x1, #4]
  43a930:	ret
  43a934:	nop
  43a938:	stp	x29, x30, [sp, #-48]!
  43a93c:	mov	x29, sp
  43a940:	str	x19, [sp, #16]
  43a944:	mov	x19, x0
  43a948:	ldr	w0, [x19]
  43a94c:	add	x1, sp, #0x20
  43a950:	mov	x2, #0x10                  	// #16
  43a954:	bl	403d50 <read@plt>
  43a958:	cmp	x0, #0x10
  43a95c:	b.eq	43a948 <ferror@plt+0x369b8>  // b.none
  43a960:	ldr	x19, [sp, #16]
  43a964:	ldp	x29, x30, [sp], #48
  43a968:	ret
  43a96c:	nop
  43a970:	stp	x29, x30, [sp, #-48]!
  43a974:	mov	x1, #0x1                   	// #1
  43a978:	mov	x29, sp
  43a97c:	str	x19, [sp, #16]
  43a980:	mov	x19, x0
  43a984:	ldr	w0, [x0, #4]
  43a988:	str	x1, [sp, #40]
  43a98c:	cmn	w0, #0x1
  43a990:	b.eq	43a9e0 <ferror@plt+0x36a50>  // b.none
  43a994:	add	x1, sp, #0x28
  43a998:	mov	x2, #0x1                   	// #1
  43a99c:	bl	403a20 <write@plt>
  43a9a0:	cmn	w0, #0x1
  43a9a4:	b.eq	43a9b4 <ferror@plt+0x36a24>  // b.none
  43a9a8:	ldr	x19, [sp, #16]
  43a9ac:	ldp	x29, x30, [sp], #48
  43a9b0:	ret
  43a9b4:	bl	403e80 <__errno_location@plt>
  43a9b8:	ldr	w0, [x0]
  43a9bc:	cmp	w0, #0x4
  43a9c0:	b.ne	43a9a8 <ferror@plt+0x36a18>  // b.any
  43a9c4:	ldr	w0, [x19, #4]
  43a9c8:	b	43a994 <ferror@plt+0x36a04>
  43a9cc:	bl	403e80 <__errno_location@plt>
  43a9d0:	ldr	w0, [x0]
  43a9d4:	cmp	w0, #0x4
  43a9d8:	b.ne	43a9a8 <ferror@plt+0x36a18>  // b.any
  43a9dc:	nop
  43a9e0:	ldr	w0, [x19]
  43a9e4:	add	x1, sp, #0x28
  43a9e8:	mov	x2, #0x8                   	// #8
  43a9ec:	bl	403a20 <write@plt>
  43a9f0:	cmn	w0, #0x1
  43a9f4:	b.eq	43a9cc <ferror@plt+0x36a3c>  // b.none
  43a9f8:	ldr	x19, [sp, #16]
  43a9fc:	ldp	x29, x30, [sp], #48
  43aa00:	ret
  43aa04:	nop
  43aa08:	stp	x29, x30, [sp, #-32]!
  43aa0c:	mov	x29, sp
  43aa10:	str	x19, [sp, #16]
  43aa14:	mov	x19, x0
  43aa18:	ldr	w0, [x0]
  43aa1c:	bl	4039c0 <close@plt>
  43aa20:	ldr	w0, [x19, #4]
  43aa24:	cmn	w0, #0x1
  43aa28:	b.eq	43aa30 <ferror@plt+0x36aa0>  // b.none
  43aa2c:	bl	4039c0 <close@plt>
  43aa30:	mov	x1, x19
  43aa34:	mov	x0, #0x8                   	// #8
  43aa38:	ldr	x19, [sp, #16]
  43aa3c:	ldp	x29, x30, [sp], #32
  43aa40:	b	426730 <ferror@plt+0x227a0>
  43aa44:	nop
  43aa48:	stp	x29, x30, [sp, #-336]!
  43aa4c:	mov	w9, #0xffffffc8            	// #-56
  43aa50:	mov	w8, #0xffffff80            	// #-128
  43aa54:	mov	x29, sp
  43aa58:	add	x10, sp, #0x110
  43aa5c:	add	x11, sp, #0x150
  43aa60:	stp	x11, x11, [sp, #48]
  43aa64:	str	x10, [sp, #64]
  43aa68:	stp	w9, w8, [sp, #72]
  43aa6c:	ldp	x10, x11, [sp, #48]
  43aa70:	stp	x10, x11, [sp, #80]
  43aa74:	ldp	x8, x9, [sp, #64]
  43aa78:	stp	x8, x9, [sp, #96]
  43aa7c:	str	q0, [sp, #144]
  43aa80:	str	q1, [sp, #160]
  43aa84:	str	q2, [sp, #176]
  43aa88:	str	q3, [sp, #192]
  43aa8c:	str	q4, [sp, #208]
  43aa90:	str	q5, [sp, #224]
  43aa94:	str	q6, [sp, #240]
  43aa98:	str	q7, [sp, #256]
  43aa9c:	stp	x1, x2, [sp, #280]
  43aaa0:	stp	x3, x4, [sp, #296]
  43aaa4:	stp	x5, x6, [sp, #312]
  43aaa8:	str	x7, [sp, #328]
  43aaac:	cbz	x0, 43aadc <ferror@plt+0x36b4c>
  43aab0:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  43aab4:	mov	x1, x0
  43aab8:	add	x2, sp, #0x10
  43aabc:	stp	x10, x11, [sp, #16]
  43aac0:	ldr	x0, [x3, #2424]
  43aac4:	stp	x8, x9, [sp, #32]
  43aac8:	stp	x10, x11, [sp, #112]
  43aacc:	stp	x8, x9, [sp, #128]
  43aad0:	bl	403e50 <vfprintf@plt>
  43aad4:	ldp	x29, x30, [sp], #336
  43aad8:	ret
  43aadc:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43aae0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43aae4:	add	x2, x2, #0xc28
  43aae8:	add	x1, x1, #0x728
  43aaec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43aaf0:	add	x0, x0, #0xf78
  43aaf4:	bl	419d28 <ferror@plt+0x15d98>
  43aaf8:	mov	w0, #0xffffffff            	// #-1
  43aafc:	ldp	x29, x30, [sp], #336
  43ab00:	ret
  43ab04:	nop
  43ab08:	stp	x29, x30, [sp, #-288]!
  43ab0c:	mov	w9, #0xffffffd0            	// #-48
  43ab10:	mov	w8, #0xffffff80            	// #-128
  43ab14:	mov	x29, sp
  43ab18:	add	x10, sp, #0xf0
  43ab1c:	add	x11, sp, #0x120
  43ab20:	stp	x11, x11, [sp, #48]
  43ab24:	str	x10, [sp, #64]
  43ab28:	stp	w9, w8, [sp, #72]
  43ab2c:	ldp	x10, x11, [sp, #48]
  43ab30:	stp	x10, x11, [sp, #80]
  43ab34:	ldp	x8, x9, [sp, #64]
  43ab38:	stp	x8, x9, [sp, #96]
  43ab3c:	str	q0, [sp, #112]
  43ab40:	str	q1, [sp, #128]
  43ab44:	str	q2, [sp, #144]
  43ab48:	str	q3, [sp, #160]
  43ab4c:	str	q4, [sp, #176]
  43ab50:	str	q5, [sp, #192]
  43ab54:	str	q6, [sp, #208]
  43ab58:	str	q7, [sp, #224]
  43ab5c:	stp	x2, x3, [sp, #240]
  43ab60:	stp	x4, x5, [sp, #256]
  43ab64:	stp	x6, x7, [sp, #272]
  43ab68:	cbz	x1, 43ab84 <ferror@plt+0x36bf4>
  43ab6c:	add	x2, sp, #0x10
  43ab70:	stp	x10, x11, [sp, #16]
  43ab74:	stp	x8, x9, [sp, #32]
  43ab78:	bl	403e50 <vfprintf@plt>
  43ab7c:	ldp	x29, x30, [sp], #288
  43ab80:	ret
  43ab84:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ab88:	add	x1, x1, #0x728
  43ab8c:	add	x1, x1, #0x10
  43ab90:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43ab94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ab98:	add	x2, x2, #0xc28
  43ab9c:	add	x0, x0, #0xf78
  43aba0:	bl	419d28 <ferror@plt+0x15d98>
  43aba4:	mov	w0, #0xffffffff            	// #-1
  43aba8:	ldp	x29, x30, [sp], #288
  43abac:	ret
  43abb0:	stp	x29, x30, [sp, #-288]!
  43abb4:	mov	w10, #0xffffffd0            	// #-48
  43abb8:	mov	w9, #0xffffff80            	// #-128
  43abbc:	mov	x29, sp
  43abc0:	add	x11, sp, #0x120
  43abc4:	add	x8, sp, #0xf0
  43abc8:	stp	x11, x11, [sp, #48]
  43abcc:	str	x8, [sp, #64]
  43abd0:	stp	w10, w9, [sp, #72]
  43abd4:	ldp	x12, x13, [sp, #48]
  43abd8:	stp	x12, x13, [sp, #80]
  43abdc:	ldp	x10, x11, [sp, #64]
  43abe0:	stp	x10, x11, [sp, #96]
  43abe4:	str	q0, [sp, #112]
  43abe8:	str	q1, [sp, #128]
  43abec:	str	q2, [sp, #144]
  43abf0:	str	q3, [sp, #160]
  43abf4:	str	q4, [sp, #176]
  43abf8:	str	q5, [sp, #192]
  43abfc:	str	q6, [sp, #208]
  43ac00:	str	q7, [sp, #224]
  43ac04:	stp	x2, x3, [sp, #240]
  43ac08:	stp	x4, x5, [sp, #256]
  43ac0c:	stp	x6, x7, [sp, #272]
  43ac10:	cbz	x0, 43ac30 <ferror@plt+0x36ca0>
  43ac14:	cbz	x1, 43ac5c <ferror@plt+0x36ccc>
  43ac18:	add	x2, sp, #0x10
  43ac1c:	stp	x12, x13, [sp, #16]
  43ac20:	stp	x10, x11, [sp, #32]
  43ac24:	bl	403d30 <vsprintf@plt>
  43ac28:	ldp	x29, x30, [sp], #288
  43ac2c:	ret
  43ac30:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ac34:	add	x1, x1, #0x728
  43ac38:	add	x1, x1, #0x20
  43ac3c:	adrp	x2, 450000 <ferror@plt+0x4c070>
  43ac40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ac44:	add	x2, x2, #0xc58
  43ac48:	add	x0, x0, #0xf78
  43ac4c:	bl	419d28 <ferror@plt+0x15d98>
  43ac50:	mov	w0, #0xffffffff            	// #-1
  43ac54:	ldp	x29, x30, [sp], #288
  43ac58:	ret
  43ac5c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ac60:	add	x1, x1, #0x728
  43ac64:	add	x1, x1, #0x20
  43ac68:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43ac6c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ac70:	add	x2, x2, #0xc28
  43ac74:	add	x0, x0, #0xf78
  43ac78:	bl	419d28 <ferror@plt+0x15d98>
  43ac7c:	mov	w0, #0xffffffff            	// #-1
  43ac80:	ldp	x29, x30, [sp], #288
  43ac84:	ret
  43ac88:	stp	x29, x30, [sp, #-288]!
  43ac8c:	mov	w9, #0xffffffd8            	// #-40
  43ac90:	mov	w8, #0xffffff80            	// #-128
  43ac94:	mov	x29, sp
  43ac98:	add	x10, sp, #0xf0
  43ac9c:	add	x11, sp, #0x120
  43aca0:	stp	x11, x11, [sp, #48]
  43aca4:	cmp	x1, #0x0
  43aca8:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  43acac:	str	x10, [sp, #64]
  43acb0:	stp	w9, w8, [sp, #72]
  43acb4:	ldp	x12, x13, [sp, #48]
  43acb8:	stp	x12, x13, [sp, #80]
  43acbc:	ldp	x10, x11, [sp, #64]
  43acc0:	stp	x10, x11, [sp, #96]
  43acc4:	str	q0, [sp, #112]
  43acc8:	str	q1, [sp, #128]
  43accc:	str	q2, [sp, #144]
  43acd0:	str	q3, [sp, #160]
  43acd4:	str	q4, [sp, #176]
  43acd8:	str	q5, [sp, #192]
  43acdc:	str	q6, [sp, #208]
  43ace0:	str	q7, [sp, #224]
  43ace4:	stp	x3, x4, [sp, #248]
  43ace8:	stp	x5, x6, [sp, #264]
  43acec:	str	x7, [sp, #280]
  43acf0:	b.ne	43ad20 <ferror@plt+0x36d90>  // b.any
  43acf4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43acf8:	add	x1, x1, #0x728
  43acfc:	add	x1, x1, #0x30
  43ad00:	adrp	x2, 488000 <ferror@plt+0x84070>
  43ad04:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ad08:	add	x2, x2, #0x708
  43ad0c:	add	x0, x0, #0xf78
  43ad10:	bl	419d28 <ferror@plt+0x15d98>
  43ad14:	mov	w0, #0xffffffff            	// #-1
  43ad18:	ldp	x29, x30, [sp], #288
  43ad1c:	ret
  43ad20:	cbz	x2, 43ad3c <ferror@plt+0x36dac>
  43ad24:	add	x3, sp, #0x10
  43ad28:	stp	x12, x13, [sp, #16]
  43ad2c:	stp	x10, x11, [sp, #32]
  43ad30:	bl	403df0 <vsnprintf@plt>
  43ad34:	ldp	x29, x30, [sp], #288
  43ad38:	ret
  43ad3c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ad40:	add	x1, x1, #0x728
  43ad44:	add	x1, x1, #0x30
  43ad48:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43ad4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ad50:	add	x2, x2, #0xc28
  43ad54:	add	x0, x0, #0xf78
  43ad58:	bl	419d28 <ferror@plt+0x15d98>
  43ad5c:	mov	w0, #0xffffffff            	// #-1
  43ad60:	ldp	x29, x30, [sp], #288
  43ad64:	ret
  43ad68:	stp	x29, x30, [sp, #-80]!
  43ad6c:	mov	x29, sp
  43ad70:	cbz	x0, 43ada4 <ferror@plt+0x36e14>
  43ad74:	mov	x3, x1
  43ad78:	adrp	x6, 4ac000 <ferror@plt+0xa8070>
  43ad7c:	mov	x1, x0
  43ad80:	add	x2, sp, #0x10
  43ad84:	ldr	x0, [x6, #2424]
  43ad88:	ldp	x4, x5, [x3]
  43ad8c:	stp	x4, x5, [sp, #16]
  43ad90:	ldp	x4, x5, [x3, #16]
  43ad94:	stp	x4, x5, [sp, #32]
  43ad98:	bl	403e50 <vfprintf@plt>
  43ad9c:	ldp	x29, x30, [sp], #80
  43ada0:	ret
  43ada4:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43ada8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43adac:	add	x2, x2, #0xc28
  43adb0:	add	x1, x1, #0x728
  43adb4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43adb8:	add	x0, x0, #0xf78
  43adbc:	bl	419d28 <ferror@plt+0x15d98>
  43adc0:	mov	w0, #0xffffffff            	// #-1
  43adc4:	ldp	x29, x30, [sp], #80
  43adc8:	ret
  43adcc:	nop
  43add0:	stp	x29, x30, [sp, #-48]!
  43add4:	mov	x29, sp
  43add8:	cbz	x1, 43ae00 <ferror@plt+0x36e70>
  43addc:	mov	x3, x2
  43ade0:	ldp	x6, x7, [x2]
  43ade4:	add	x2, sp, #0x10
  43ade8:	ldp	x4, x5, [x3, #16]
  43adec:	stp	x6, x7, [sp, #16]
  43adf0:	stp	x4, x5, [sp, #32]
  43adf4:	bl	403e50 <vfprintf@plt>
  43adf8:	ldp	x29, x30, [sp], #48
  43adfc:	ret
  43ae00:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ae04:	add	x1, x1, #0x728
  43ae08:	add	x1, x1, #0x10
  43ae0c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43ae10:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ae14:	add	x2, x2, #0xc28
  43ae18:	add	x0, x0, #0xf78
  43ae1c:	bl	419d28 <ferror@plt+0x15d98>
  43ae20:	mov	w0, #0xffffffff            	// #-1
  43ae24:	ldp	x29, x30, [sp], #48
  43ae28:	ret
  43ae2c:	nop
  43ae30:	stp	x29, x30, [sp, #-48]!
  43ae34:	mov	x29, sp
  43ae38:	cbz	x0, 43ae64 <ferror@plt+0x36ed4>
  43ae3c:	mov	x3, x2
  43ae40:	cbz	x1, 43ae90 <ferror@plt+0x36f00>
  43ae44:	ldp	x6, x7, [x3]
  43ae48:	add	x2, sp, #0x10
  43ae4c:	ldp	x4, x5, [x3, #16]
  43ae50:	stp	x6, x7, [sp, #16]
  43ae54:	stp	x4, x5, [sp, #32]
  43ae58:	bl	403d30 <vsprintf@plt>
  43ae5c:	ldp	x29, x30, [sp], #48
  43ae60:	ret
  43ae64:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ae68:	add	x1, x1, #0x728
  43ae6c:	add	x1, x1, #0x20
  43ae70:	adrp	x2, 450000 <ferror@plt+0x4c070>
  43ae74:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ae78:	add	x2, x2, #0xc58
  43ae7c:	add	x0, x0, #0xf78
  43ae80:	bl	419d28 <ferror@plt+0x15d98>
  43ae84:	mov	w0, #0xffffffff            	// #-1
  43ae88:	ldp	x29, x30, [sp], #48
  43ae8c:	ret
  43ae90:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ae94:	add	x1, x1, #0x728
  43ae98:	add	x1, x1, #0x20
  43ae9c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43aea0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43aea4:	add	x2, x2, #0xc28
  43aea8:	add	x0, x0, #0xf78
  43aeac:	bl	419d28 <ferror@plt+0x15d98>
  43aeb0:	mov	w0, #0xffffffff            	// #-1
  43aeb4:	ldp	x29, x30, [sp], #48
  43aeb8:	ret
  43aebc:	nop
  43aec0:	stp	x29, x30, [sp, #-48]!
  43aec4:	cmp	x1, #0x0
  43aec8:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  43aecc:	mov	x29, sp
  43aed0:	b.ne	43af00 <ferror@plt+0x36f70>  // b.any
  43aed4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43aed8:	add	x1, x1, #0x728
  43aedc:	add	x1, x1, #0x30
  43aee0:	adrp	x2, 488000 <ferror@plt+0x84070>
  43aee4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43aee8:	add	x2, x2, #0x708
  43aeec:	add	x0, x0, #0xf78
  43aef0:	bl	419d28 <ferror@plt+0x15d98>
  43aef4:	mov	w0, #0xffffffff            	// #-1
  43aef8:	ldp	x29, x30, [sp], #48
  43aefc:	ret
  43af00:	mov	x4, x3
  43af04:	cbz	x2, 43af28 <ferror@plt+0x36f98>
  43af08:	ldp	x6, x7, [x4]
  43af0c:	add	x3, sp, #0x10
  43af10:	ldp	x4, x5, [x4, #16]
  43af14:	stp	x6, x7, [sp, #16]
  43af18:	stp	x4, x5, [sp, #32]
  43af1c:	bl	403df0 <vsnprintf@plt>
  43af20:	ldp	x29, x30, [sp], #48
  43af24:	ret
  43af28:	adrp	x1, 488000 <ferror@plt+0x84070>
  43af2c:	add	x1, x1, #0x728
  43af30:	add	x1, x1, #0x30
  43af34:	adrp	x2, 44c000 <ferror@plt+0x48070>
  43af38:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43af3c:	add	x2, x2, #0xc28
  43af40:	add	x0, x0, #0xf78
  43af44:	bl	419d28 <ferror@plt+0x15d98>
  43af48:	mov	w0, #0xffffffff            	// #-1
  43af4c:	ldp	x29, x30, [sp], #48
  43af50:	ret
  43af54:	nop
  43af58:	stp	x29, x30, [sp, #-80]!
  43af5c:	mov	x29, sp
  43af60:	stp	x19, x20, [sp, #16]
  43af64:	cbz	x0, 43afe0 <ferror@plt+0x37050>
  43af68:	mov	x3, x2
  43af6c:	mov	x20, x0
  43af70:	ldp	x6, x7, [x2]
  43af74:	add	x2, sp, #0x30
  43af78:	ldp	x4, x5, [x3, #16]
  43af7c:	stp	x6, x7, [sp, #48]
  43af80:	stp	x4, x5, [sp, #64]
  43af84:	bl	403c10 <vasprintf@plt>
  43af88:	mov	w19, w0
  43af8c:	tbz	w0, #31, 43afa4 <ferror@plt+0x37014>
  43af90:	str	xzr, [x20]
  43af94:	mov	w0, w19
  43af98:	ldp	x19, x20, [sp, #16]
  43af9c:	ldp	x29, x30, [sp], #80
  43afa0:	ret
  43afa4:	bl	418130 <ferror@plt+0x141a0>
  43afa8:	cbnz	w0, 43af94 <ferror@plt+0x37004>
  43afac:	ldr	x0, [x20]
  43afb0:	sxtw	x1, w19
  43afb4:	str	x21, [sp, #32]
  43afb8:	bl	427b18 <ferror@plt+0x23b88>
  43afbc:	mov	x21, x0
  43afc0:	ldr	x0, [x20]
  43afc4:	bl	403b90 <free@plt>
  43afc8:	str	x21, [x20]
  43afcc:	mov	w0, w19
  43afd0:	ldp	x19, x20, [sp, #16]
  43afd4:	ldr	x21, [sp, #32]
  43afd8:	ldp	x29, x30, [sp], #80
  43afdc:	ret
  43afe0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43afe4:	add	x1, x1, #0x728
  43afe8:	add	x1, x1, #0x40
  43afec:	mov	w19, #0xffffffff            	// #-1
  43aff0:	adrp	x2, 450000 <ferror@plt+0x4c070>
  43aff4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43aff8:	add	x2, x2, #0xc58
  43affc:	add	x0, x0, #0xf78
  43b000:	bl	419d28 <ferror@plt+0x15d98>
  43b004:	mov	w0, w19
  43b008:	ldp	x19, x20, [sp, #16]
  43b00c:	ldp	x29, x30, [sp], #80
  43b010:	ret
  43b014:	nop
  43b018:	stp	x29, x30, [sp, #-48]!
  43b01c:	mov	x29, sp
  43b020:	stp	x19, x20, [sp, #16]
  43b024:	mov	x19, x1
  43b028:	cbz	x1, 43b060 <ferror@plt+0x370d0>
  43b02c:	ldr	x1, [x0, #104]
  43b030:	str	x21, [sp, #32]
  43b034:	ldr	w21, [x0, #96]
  43b038:	mov	x20, x2
  43b03c:	bl	413308 <ferror@plt+0xf378>
  43b040:	mov	w1, w0
  43b044:	mov	x2, x20
  43b048:	mov	w0, w21
  43b04c:	mov	x16, x19
  43b050:	ldp	x19, x20, [sp, #16]
  43b054:	ldr	x21, [sp, #32]
  43b058:	ldp	x29, x30, [sp], #48
  43b05c:	br	x16
  43b060:	mov	w1, #0x10                  	// #16
  43b064:	adrp	x2, 488000 <ferror@plt+0x84070>
  43b068:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b06c:	add	x2, x2, #0x778
  43b070:	add	x0, x0, #0xf78
  43b074:	bl	4199b8 <ferror@plt+0x15a28>
  43b078:	mov	w0, #0x0                   	// #0
  43b07c:	ldp	x19, x20, [sp, #16]
  43b080:	ldp	x29, x30, [sp], #48
  43b084:	ret
  43b088:	stp	x29, x30, [sp, #-32]!
  43b08c:	mov	x29, sp
  43b090:	str	x19, [sp, #16]
  43b094:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43b098:	ldr	w0, [x19, #108]
  43b09c:	cbnz	w0, 43b0b0 <ferror@plt+0x37120>
  43b0a0:	adrp	x0, 488000 <ferror@plt+0x84070>
  43b0a4:	add	x0, x0, #0x7d0
  43b0a8:	bl	421a88 <ferror@plt+0x1daf8>
  43b0ac:	str	w0, [x19, #108]
  43b0b0:	ldr	x19, [sp, #16]
  43b0b4:	ldp	x29, x30, [sp], #32
  43b0b8:	ret
  43b0bc:	nop
  43b0c0:	stp	x29, x30, [sp, #-64]!
  43b0c4:	tst	w1, #0xfffffffe
  43b0c8:	mov	x29, sp
  43b0cc:	b.eq	43b0f8 <ferror@plt+0x37168>  // b.none
  43b0d0:	adrp	x2, 488000 <ferror@plt+0x84070>
  43b0d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b0d8:	add	x2, x2, #0x7e8
  43b0dc:	add	x1, x1, #0x870
  43b0e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b0e4:	add	x0, x0, #0xf78
  43b0e8:	bl	419d28 <ferror@plt+0x15d98>
  43b0ec:	mov	w0, #0x0                   	// #0
  43b0f0:	ldp	x29, x30, [sp], #64
  43b0f4:	ret
  43b0f8:	stp	x19, x20, [sp, #16]
  43b0fc:	mov	w19, w1
  43b100:	and	w1, w1, #0x1
  43b104:	mov	x20, x0
  43b108:	stp	x21, x22, [sp, #32]
  43b10c:	lsl	w1, w1, #19
  43b110:	mov	x21, x2
  43b114:	bl	403aa0 <pipe2@plt>
  43b118:	cmn	w0, #0x1
  43b11c:	b.eq	43b138 <ferror@plt+0x371a8>  // b.none
  43b120:	cbnz	w0, 43b154 <ferror@plt+0x371c4>
  43b124:	mov	w0, #0x1                   	// #1
  43b128:	ldp	x19, x20, [sp, #16]
  43b12c:	ldp	x21, x22, [sp, #32]
  43b130:	ldp	x29, x30, [sp], #64
  43b134:	ret
  43b138:	str	x23, [sp, #48]
  43b13c:	bl	403e80 <__errno_location@plt>
  43b140:	ldr	w23, [x0]
  43b144:	mov	x22, x0
  43b148:	cmp	w23, #0x26
  43b14c:	b.ne	43b20c <ferror@plt+0x3727c>  // b.any
  43b150:	ldr	x23, [sp, #48]
  43b154:	mov	x0, x20
  43b158:	bl	403600 <pipe@plt>
  43b15c:	cmn	w0, #0x1
  43b160:	b.eq	43b264 <ferror@plt+0x372d4>  // b.none
  43b164:	cbz	w19, 43b124 <ferror@plt+0x37194>
  43b168:	ldr	w0, [x20]
  43b16c:	mov	w2, #0x1                   	// #1
  43b170:	mov	w1, #0x2                   	// #2
  43b174:	bl	403ca0 <fcntl@plt>
  43b178:	cmn	w0, #0x1
  43b17c:	b.eq	43b198 <ferror@plt+0x37208>  // b.none
  43b180:	ldr	w0, [x20, #4]
  43b184:	mov	w2, #0x1                   	// #1
  43b188:	mov	w1, #0x2                   	// #2
  43b18c:	bl	403ca0 <fcntl@plt>
  43b190:	cmn	w0, #0x1
  43b194:	b.ne	43b124 <ferror@plt+0x37194>  // b.any
  43b198:	str	x23, [sp, #48]
  43b19c:	bl	403e80 <__errno_location@plt>
  43b1a0:	ldr	w22, [x0]
  43b1a4:	mov	x19, x0
  43b1a8:	ldr	w0, [x20]
  43b1ac:	adrp	x23, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43b1b0:	bl	4039c0 <close@plt>
  43b1b4:	ldr	w0, [x20, #4]
  43b1b8:	bl	4039c0 <close@plt>
  43b1bc:	ldr	w20, [x23, #108]
  43b1c0:	cbnz	w20, 43b1d8 <ferror@plt+0x37248>
  43b1c4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43b1c8:	add	x0, x0, #0x7d0
  43b1cc:	bl	421a88 <ferror@plt+0x1daf8>
  43b1d0:	mov	w20, w0
  43b1d4:	str	w0, [x23, #108]
  43b1d8:	mov	w0, w22
  43b1dc:	bl	4283c8 <ferror@plt+0x24438>
  43b1e0:	mov	w1, w20
  43b1e4:	mov	x3, x0
  43b1e8:	mov	w2, #0x0                   	// #0
  43b1ec:	mov	x0, x21
  43b1f0:	bl	409cc8 <ferror@plt+0x5d38>
  43b1f4:	mov	w0, #0x0                   	// #0
  43b1f8:	ldr	x23, [sp, #48]
  43b1fc:	str	w22, [x19]
  43b200:	ldp	x19, x20, [sp, #16]
  43b204:	ldp	x21, x22, [sp, #32]
  43b208:	b	43b0f0 <ferror@plt+0x37160>
  43b20c:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43b210:	ldr	w19, [x20, #108]
  43b214:	cbnz	w19, 43b22c <ferror@plt+0x3729c>
  43b218:	adrp	x0, 488000 <ferror@plt+0x84070>
  43b21c:	add	x0, x0, #0x7d0
  43b220:	bl	421a88 <ferror@plt+0x1daf8>
  43b224:	mov	w19, w0
  43b228:	str	w0, [x20, #108]
  43b22c:	mov	w0, w23
  43b230:	bl	4283c8 <ferror@plt+0x24438>
  43b234:	mov	w1, w19
  43b238:	mov	x3, x0
  43b23c:	mov	w2, #0x0                   	// #0
  43b240:	mov	x0, x21
  43b244:	bl	409cc8 <ferror@plt+0x5d38>
  43b248:	ldp	x19, x20, [sp, #16]
  43b24c:	str	w23, [x22]
  43b250:	mov	w0, #0x0                   	// #0
  43b254:	ldp	x21, x22, [sp, #32]
  43b258:	ldr	x23, [sp, #48]
  43b25c:	ldp	x29, x30, [sp], #64
  43b260:	ret
  43b264:	str	x23, [sp, #48]
  43b268:	adrp	x23, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43b26c:	bl	403e80 <__errno_location@plt>
  43b270:	ldr	w22, [x0]
  43b274:	ldr	w20, [x23, #108]
  43b278:	mov	x19, x0
  43b27c:	cbnz	w20, 43b1d8 <ferror@plt+0x37248>
  43b280:	b	43b1c4 <ferror@plt+0x37234>
  43b284:	nop
  43b288:	stp	x29, x30, [sp, #-64]!
  43b28c:	mov	x29, sp
  43b290:	stp	x19, x20, [sp, #16]
  43b294:	mov	w20, w1
  43b298:	mov	w19, w0
  43b29c:	mov	w1, #0x3                   	// #3
  43b2a0:	stp	x21, x22, [sp, #32]
  43b2a4:	mov	x21, x2
  43b2a8:	bl	403ca0 <fcntl@plt>
  43b2ac:	cmn	w0, #0x1
  43b2b0:	b.eq	43b2f8 <ferror@plt+0x37368>  // b.none
  43b2b4:	orr	w4, w0, #0x800
  43b2b8:	and	w3, w0, #0xfffff7ff
  43b2bc:	cmp	w20, #0x0
  43b2c0:	mov	w1, #0x4                   	// #4
  43b2c4:	sxtw	x4, w4
  43b2c8:	sxtw	x3, w3
  43b2cc:	csel	x2, x3, x4, eq  // eq = none
  43b2d0:	mov	w0, w19
  43b2d4:	bl	403ca0 <fcntl@plt>
  43b2d8:	mov	w1, w0
  43b2dc:	cmn	w1, #0x1
  43b2e0:	mov	w0, #0x1                   	// #1
  43b2e4:	b.eq	43b2f8 <ferror@plt+0x37368>  // b.none
  43b2e8:	ldp	x19, x20, [sp, #16]
  43b2ec:	ldp	x21, x22, [sp, #32]
  43b2f0:	ldp	x29, x30, [sp], #64
  43b2f4:	ret
  43b2f8:	str	x23, [sp, #48]
  43b2fc:	adrp	x23, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43b300:	bl	403e80 <__errno_location@plt>
  43b304:	ldr	w22, [x0]
  43b308:	ldr	w20, [x23, #108]
  43b30c:	mov	x19, x0
  43b310:	cbnz	w20, 43b328 <ferror@plt+0x37398>
  43b314:	adrp	x0, 488000 <ferror@plt+0x84070>
  43b318:	add	x0, x0, #0x7d0
  43b31c:	bl	421a88 <ferror@plt+0x1daf8>
  43b320:	mov	w20, w0
  43b324:	str	w0, [x23, #108]
  43b328:	mov	w0, w22
  43b32c:	bl	4283c8 <ferror@plt+0x24438>
  43b330:	mov	w1, w20
  43b334:	mov	x3, x0
  43b338:	mov	w2, #0x0                   	// #0
  43b33c:	mov	x0, x21
  43b340:	bl	409cc8 <ferror@plt+0x5d38>
  43b344:	ldr	x23, [sp, #48]
  43b348:	str	w22, [x19]
  43b34c:	mov	w0, #0x0                   	// #0
  43b350:	ldp	x19, x20, [sp, #16]
  43b354:	ldp	x21, x22, [sp, #32]
  43b358:	ldp	x29, x30, [sp], #64
  43b35c:	ret
  43b360:	sub	w1, w0, #0x1
  43b364:	cmp	w1, #0x1
  43b368:	ccmp	w0, #0xf, #0x4, hi  // hi = pmore
  43b36c:	b.eq	43b37c <ferror@plt+0x373ec>  // b.none
  43b370:	sub	w1, w0, #0xa
  43b374:	tst	w1, #0xfffffffd
  43b378:	b.ne	43b380 <ferror@plt+0x373f0>  // b.any
  43b37c:	b	416710 <ferror@plt+0x12780>
  43b380:	stp	x29, x30, [sp, #-16]!
  43b384:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b388:	add	x1, x1, #0x870
  43b38c:	mov	x29, sp
  43b390:	add	x1, x1, #0x18
  43b394:	adrp	x2, 488000 <ferror@plt+0x84070>
  43b398:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b39c:	add	x2, x2, #0x808
  43b3a0:	add	x0, x0, #0xf78
  43b3a4:	bl	419d28 <ferror@plt+0x15d98>
  43b3a8:	mov	x0, #0x0                   	// #0
  43b3ac:	ldp	x29, x30, [sp], #16
  43b3b0:	ret
  43b3b4:	nop
  43b3b8:	stp	x29, x30, [sp, #-64]!
  43b3bc:	sub	w5, w1, #0x1
  43b3c0:	cmp	w5, #0x1
  43b3c4:	mov	x29, sp
  43b3c8:	stp	x19, x20, [sp, #16]
  43b3cc:	ccmp	w1, #0xf, #0x4, hi  // hi = pmore
  43b3d0:	mov	w20, w0
  43b3d4:	stp	x21, x22, [sp, #32]
  43b3d8:	mov	x21, x2
  43b3dc:	mov	x22, x3
  43b3e0:	str	x23, [sp, #48]
  43b3e4:	mov	x23, x4
  43b3e8:	b.eq	43b3f8 <ferror@plt+0x37468>  // b.none
  43b3ec:	sub	w0, w1, #0xa
  43b3f0:	tst	w0, #0xfffffffd
  43b3f4:	b.ne	43b44c <ferror@plt+0x374bc>  // b.any
  43b3f8:	mov	w0, w1
  43b3fc:	bl	416710 <ferror@plt+0x12780>
  43b400:	mov	x19, x0
  43b404:	cbnz	w20, 43b474 <ferror@plt+0x374e4>
  43b408:	mov	x3, x23
  43b40c:	mov	x2, x22
  43b410:	mov	x1, x21
  43b414:	mov	x0, x19
  43b418:	bl	4122b8 <ferror@plt+0xe328>
  43b41c:	mov	x1, #0x0                   	// #0
  43b420:	mov	x0, x19
  43b424:	bl	4118b0 <ferror@plt+0xd920>
  43b428:	mov	w20, w0
  43b42c:	mov	x0, x19
  43b430:	bl	412840 <ferror@plt+0xe8b0>
  43b434:	mov	w0, w20
  43b438:	ldp	x19, x20, [sp, #16]
  43b43c:	ldp	x21, x22, [sp, #32]
  43b440:	ldr	x23, [sp, #48]
  43b444:	ldp	x29, x30, [sp], #64
  43b448:	ret
  43b44c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b450:	add	x1, x1, #0x870
  43b454:	adrp	x2, 488000 <ferror@plt+0x84070>
  43b458:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b45c:	add	x1, x1, #0x18
  43b460:	add	x2, x2, #0x808
  43b464:	add	x0, x0, #0xf78
  43b468:	mov	x19, #0x0                   	// #0
  43b46c:	bl	419d28 <ferror@plt+0x15d98>
  43b470:	cbz	w20, 43b408 <ferror@plt+0x37478>
  43b474:	mov	w1, w20
  43b478:	mov	x0, x19
  43b47c:	bl	412448 <ferror@plt+0xe4b8>
  43b480:	b	43b408 <ferror@plt+0x37478>
  43b484:	nop
  43b488:	stp	x29, x30, [sp, #-48]!
  43b48c:	sub	w3, w0, #0x1
  43b490:	cmp	w3, #0x1
  43b494:	mov	x29, sp
  43b498:	stp	x19, x20, [sp, #16]
  43b49c:	ccmp	w0, #0xf, #0x4, hi  // hi = pmore
  43b4a0:	mov	x20, x1
  43b4a4:	str	x21, [sp, #32]
  43b4a8:	mov	x21, x2
  43b4ac:	b.eq	43b4bc <ferror@plt+0x3752c>  // b.none
  43b4b0:	sub	w1, w0, #0xa
  43b4b4:	tst	w1, #0xfffffffd
  43b4b8:	b.ne	43b504 <ferror@plt+0x37574>  // b.any
  43b4bc:	bl	416710 <ferror@plt+0x12780>
  43b4c0:	mov	x19, x0
  43b4c4:	mov	x2, x21
  43b4c8:	mov	x3, #0x0                   	// #0
  43b4cc:	mov	x1, x20
  43b4d0:	mov	x0, x19
  43b4d4:	bl	4122b8 <ferror@plt+0xe328>
  43b4d8:	mov	x1, #0x0                   	// #0
  43b4dc:	mov	x0, x19
  43b4e0:	bl	4118b0 <ferror@plt+0xd920>
  43b4e4:	mov	w20, w0
  43b4e8:	mov	x0, x19
  43b4ec:	bl	412840 <ferror@plt+0xe8b0>
  43b4f0:	mov	w0, w20
  43b4f4:	ldp	x19, x20, [sp, #16]
  43b4f8:	ldr	x21, [sp, #32]
  43b4fc:	ldp	x29, x30, [sp], #48
  43b500:	ret
  43b504:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b508:	add	x1, x1, #0x870
  43b50c:	add	x1, x1, #0x18
  43b510:	adrp	x2, 488000 <ferror@plt+0x84070>
  43b514:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b518:	add	x2, x2, #0x808
  43b51c:	add	x0, x0, #0xf78
  43b520:	mov	x19, #0x0                   	// #0
  43b524:	bl	419d28 <ferror@plt+0x15d98>
  43b528:	b	43b4c4 <ferror@plt+0x37534>
  43b52c:	nop
  43b530:	stp	x29, x30, [sp, #-32]!
  43b534:	mov	x29, sp
  43b538:	stp	x19, x20, [sp, #16]
  43b53c:	mov	w20, w0
  43b540:	mov	w19, w1
  43b544:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  43b548:	mov	w1, #0x70                  	// #112
  43b54c:	add	x0, x0, #0x858
  43b550:	bl	4117e8 <ferror@plt+0xd858>
  43b554:	mov	w2, w19
  43b558:	mov	x19, x0
  43b55c:	str	w20, [x0, #96]
  43b560:	mov	w1, w20
  43b564:	bl	412f18 <ferror@plt+0xef88>
  43b568:	mov	x1, x0
  43b56c:	str	x1, [x19, #104]
  43b570:	mov	x0, x19
  43b574:	ldp	x19, x20, [sp, #16]
  43b578:	ldp	x29, x30, [sp], #32
  43b57c:	ret
  43b580:	stp	x29, x30, [sp, #-80]!
  43b584:	mov	x29, sp
  43b588:	stp	x19, x20, [sp, #16]
  43b58c:	cbz	x3, 43b628 <ferror@plt+0x37698>
  43b590:	mov	x20, x3
  43b594:	stp	x21, x22, [sp, #32]
  43b598:	mov	w21, w1
  43b59c:	mov	w22, w0
  43b5a0:	mov	w1, #0x70                  	// #112
  43b5a4:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  43b5a8:	add	x0, x0, #0x858
  43b5ac:	stp	x23, x24, [sp, #48]
  43b5b0:	mov	x23, x4
  43b5b4:	mov	x24, x5
  43b5b8:	str	x25, [sp, #64]
  43b5bc:	mov	w25, w2
  43b5c0:	bl	4117e8 <ferror@plt+0xd858>
  43b5c4:	mov	x19, x0
  43b5c8:	str	w21, [x0, #96]
  43b5cc:	mov	w2, w25
  43b5d0:	mov	w1, w21
  43b5d4:	bl	412f18 <ferror@plt+0xef88>
  43b5d8:	str	x0, [x19, #104]
  43b5dc:	cbnz	w22, 43b65c <ferror@plt+0x376cc>
  43b5e0:	mov	x3, x24
  43b5e4:	mov	x2, x23
  43b5e8:	mov	x1, x20
  43b5ec:	mov	x0, x19
  43b5f0:	bl	4122b8 <ferror@plt+0xe328>
  43b5f4:	mov	x1, #0x0                   	// #0
  43b5f8:	mov	x0, x19
  43b5fc:	bl	4118b0 <ferror@plt+0xd920>
  43b600:	mov	w20, w0
  43b604:	mov	x0, x19
  43b608:	bl	412840 <ferror@plt+0xe8b0>
  43b60c:	mov	w0, w20
  43b610:	ldp	x19, x20, [sp, #16]
  43b614:	ldp	x21, x22, [sp, #32]
  43b618:	ldp	x23, x24, [sp, #48]
  43b61c:	ldr	x25, [sp, #64]
  43b620:	ldp	x29, x30, [sp], #80
  43b624:	ret
  43b628:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b62c:	add	x1, x1, #0x870
  43b630:	add	x1, x1, #0x38
  43b634:	mov	w20, #0x0                   	// #0
  43b638:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  43b63c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b640:	add	x2, x2, #0x598
  43b644:	add	x0, x0, #0xf78
  43b648:	bl	419d28 <ferror@plt+0x15d98>
  43b64c:	mov	w0, w20
  43b650:	ldp	x19, x20, [sp, #16]
  43b654:	ldp	x29, x30, [sp], #80
  43b658:	ret
  43b65c:	mov	w1, w22
  43b660:	mov	x0, x19
  43b664:	bl	412448 <ferror@plt+0xe4b8>
  43b668:	b	43b5e0 <ferror@plt+0x37650>
  43b66c:	nop
  43b670:	stp	x29, x30, [sp, #-64]!
  43b674:	mov	x29, sp
  43b678:	stp	x19, x20, [sp, #16]
  43b67c:	cbz	x2, 43b704 <ferror@plt+0x37774>
  43b680:	mov	x20, x2
  43b684:	stp	x21, x22, [sp, #32]
  43b688:	mov	x22, x3
  43b68c:	mov	w21, w0
  43b690:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  43b694:	add	x0, x0, #0x858
  43b698:	str	x23, [sp, #48]
  43b69c:	mov	w23, w1
  43b6a0:	mov	w1, #0x70                  	// #112
  43b6a4:	bl	4117e8 <ferror@plt+0xd858>
  43b6a8:	mov	x19, x0
  43b6ac:	str	w21, [x0, #96]
  43b6b0:	mov	w2, w23
  43b6b4:	mov	w1, w21
  43b6b8:	bl	412f18 <ferror@plt+0xef88>
  43b6bc:	str	x0, [x19, #104]
  43b6c0:	mov	x2, x22
  43b6c4:	mov	x3, #0x0                   	// #0
  43b6c8:	mov	x1, x20
  43b6cc:	mov	x0, x19
  43b6d0:	bl	4122b8 <ferror@plt+0xe328>
  43b6d4:	mov	x1, #0x0                   	// #0
  43b6d8:	mov	x0, x19
  43b6dc:	bl	4118b0 <ferror@plt+0xd920>
  43b6e0:	mov	w20, w0
  43b6e4:	mov	x0, x19
  43b6e8:	bl	412840 <ferror@plt+0xe8b0>
  43b6ec:	mov	w0, w20
  43b6f0:	ldp	x19, x20, [sp, #16]
  43b6f4:	ldp	x21, x22, [sp, #32]
  43b6f8:	ldr	x23, [sp, #48]
  43b6fc:	ldp	x29, x30, [sp], #64
  43b700:	ret
  43b704:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b708:	add	x1, x1, #0x870
  43b70c:	add	x1, x1, #0x38
  43b710:	mov	w20, #0x0                   	// #0
  43b714:	adrp	x2, 44f000 <ferror@plt+0x4b070>
  43b718:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43b71c:	add	x2, x2, #0x598
  43b720:	add	x0, x0, #0xf78
  43b724:	bl	419d28 <ferror@plt+0x15d98>
  43b728:	mov	w0, w20
  43b72c:	ldp	x19, x20, [sp, #16]
  43b730:	ldp	x29, x30, [sp], #64
  43b734:	ret
  43b738:	stp	x29, x30, [sp, #-32]!
  43b73c:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  43b740:	mov	x29, sp
  43b744:	stp	x19, x20, [sp, #16]
  43b748:	mov	x19, x1
  43b74c:	ldr	x20, [x2, #2416]
  43b750:	bl	4039a0 <strerror@plt>
  43b754:	mov	x2, x19
  43b758:	mov	x3, x0
  43b75c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b760:	add	x1, x1, #0x8c0
  43b764:	mov	x0, x20
  43b768:	bl	403f40 <fprintf@plt>
  43b76c:	bl	403a40 <abort@plt>
  43b770:	stp	x29, x30, [sp, #-48]!
  43b774:	mov	x29, sp
  43b778:	stp	x19, x20, [sp, #16]
  43b77c:	mov	x20, x0
  43b780:	mov	x0, #0x4                   	// #4
  43b784:	str	x21, [sp, #32]
  43b788:	ldr	x21, [x20, #8]
  43b78c:	bl	403790 <malloc@plt>
  43b790:	cbz	x0, 43b7e0 <ferror@plt+0x37850>
  43b794:	mov	x19, x0
  43b798:	mov	x1, x21
  43b79c:	bl	4035a0 <pthread_key_create@plt>
  43b7a0:	cbnz	w0, 43b7d4 <ferror@plt+0x37844>
  43b7a4:	ldxr	x0, [x20]
  43b7a8:	cbnz	x0, 43b7b4 <ferror@plt+0x37824>
  43b7ac:	stlxr	w1, x19, [x20]
  43b7b0:	cbnz	w1, 43b7a4 <ferror@plt+0x37814>
  43b7b4:	dmb	ish
  43b7b8:	cmp	x0, #0x0
  43b7bc:	b.ne	43b7f4 <ferror@plt+0x37864>  // b.any
  43b7c0:	mov	x0, x19
  43b7c4:	ldp	x19, x20, [sp, #16]
  43b7c8:	ldr	x21, [sp, #32]
  43b7cc:	ldp	x29, x30, [sp], #48
  43b7d0:	ret
  43b7d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b7d8:	add	x1, x1, #0x920
  43b7dc:	bl	43b738 <ferror@plt+0x377a8>
  43b7e0:	bl	403e80 <__errno_location@plt>
  43b7e4:	ldr	w0, [x0]
  43b7e8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b7ec:	add	x1, x1, #0x918
  43b7f0:	bl	43b738 <ferror@plt+0x377a8>
  43b7f4:	ldr	w0, [x19]
  43b7f8:	bl	403be0 <pthread_key_delete@plt>
  43b7fc:	cbz	w0, 43b80c <ferror@plt+0x3787c>
  43b800:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b804:	add	x1, x1, #0x938
  43b808:	bl	43b738 <ferror@plt+0x377a8>
  43b80c:	mov	x0, x19
  43b810:	bl	403b90 <free@plt>
  43b814:	ldr	x19, [x20]
  43b818:	b	43b7c0 <ferror@plt+0x37830>
  43b81c:	nop
  43b820:	stp	x29, x30, [sp, #-48]!
  43b824:	mov	x29, sp
  43b828:	stp	x19, x20, [sp, #16]
  43b82c:	mov	x20, x0
  43b830:	mov	x0, #0x30                  	// #48
  43b834:	bl	403790 <malloc@plt>
  43b838:	cbz	x0, 43b880 <ferror@plt+0x378f0>
  43b83c:	mov	x19, x0
  43b840:	add	x0, sp, #0x28
  43b844:	bl	4035d0 <pthread_mutexattr_init@plt>
  43b848:	mov	w1, #0x3                   	// #3
  43b84c:	add	x0, sp, #0x28
  43b850:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43b854:	add	x1, sp, #0x28
  43b858:	mov	x0, x19
  43b85c:	bl	4039b0 <pthread_mutex_init@plt>
  43b860:	cbz	w0, 43b870 <ferror@plt+0x378e0>
  43b864:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b868:	add	x1, x1, #0x950
  43b86c:	bl	43b738 <ferror@plt+0x377a8>
  43b870:	str	x19, [x20]
  43b874:	ldp	x19, x20, [sp, #16]
  43b878:	ldp	x29, x30, [sp], #48
  43b87c:	ret
  43b880:	bl	403e80 <__errno_location@plt>
  43b884:	ldr	w0, [x0]
  43b888:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b88c:	add	x1, x1, #0x918
  43b890:	bl	43b738 <ferror@plt+0x377a8>
  43b894:	nop
  43b898:	stp	x29, x30, [sp, #-32]!
  43b89c:	mov	x29, sp
  43b8a0:	str	x19, [sp, #16]
  43b8a4:	ldr	x19, [x0]
  43b8a8:	mov	x0, x19
  43b8ac:	bl	403cc0 <pthread_mutex_destroy@plt>
  43b8b0:	mov	x0, x19
  43b8b4:	ldr	x19, [sp, #16]
  43b8b8:	ldp	x29, x30, [sp], #32
  43b8bc:	b	403b90 <free@plt>
  43b8c0:	stp	x29, x30, [sp, #-48]!
  43b8c4:	mov	x29, sp
  43b8c8:	stp	x19, x20, [sp, #16]
  43b8cc:	mov	x19, x0
  43b8d0:	dmb	ish
  43b8d4:	ldr	x0, [x0]
  43b8d8:	cbz	x0, 43b8fc <ferror@plt+0x3796c>
  43b8dc:	bl	403ed0 <pthread_mutex_lock@plt>
  43b8e0:	cbz	w0, 43b8f0 <ferror@plt+0x37960>
  43b8e4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b8e8:	add	x1, x1, #0x968
  43b8ec:	bl	43b738 <ferror@plt+0x377a8>
  43b8f0:	ldp	x19, x20, [sp, #16]
  43b8f4:	ldp	x29, x30, [sp], #48
  43b8f8:	ret
  43b8fc:	mov	x0, #0x30                  	// #48
  43b900:	bl	403790 <malloc@plt>
  43b904:	mov	x20, x0
  43b908:	cbz	x0, 43b960 <ferror@plt+0x379d0>
  43b90c:	add	x0, sp, #0x28
  43b910:	bl	4035d0 <pthread_mutexattr_init@plt>
  43b914:	mov	w1, #0x3                   	// #3
  43b918:	add	x0, sp, #0x28
  43b91c:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43b920:	add	x1, sp, #0x28
  43b924:	mov	x0, x20
  43b928:	bl	4039b0 <pthread_mutex_init@plt>
  43b92c:	cbnz	w0, 43b954 <ferror@plt+0x379c4>
  43b930:	ldxr	x0, [x19]
  43b934:	cbnz	x0, 43b940 <ferror@plt+0x379b0>
  43b938:	stlxr	w1, x20, [x19]
  43b93c:	cbnz	w1, 43b930 <ferror@plt+0x379a0>
  43b940:	dmb	ish
  43b944:	cmp	x0, #0x0
  43b948:	b.ne	43b974 <ferror@plt+0x379e4>  // b.any
  43b94c:	ldr	x0, [x19]
  43b950:	b	43b8dc <ferror@plt+0x3794c>
  43b954:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b958:	add	x1, x1, #0x950
  43b95c:	bl	43b738 <ferror@plt+0x377a8>
  43b960:	bl	403e80 <__errno_location@plt>
  43b964:	ldr	w0, [x0]
  43b968:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b96c:	add	x1, x1, #0x918
  43b970:	bl	43b738 <ferror@plt+0x377a8>
  43b974:	mov	x0, x20
  43b978:	bl	403cc0 <pthread_mutex_destroy@plt>
  43b97c:	mov	x0, x20
  43b980:	bl	403b90 <free@plt>
  43b984:	ldr	x0, [x19]
  43b988:	b	43b8dc <ferror@plt+0x3794c>
  43b98c:	nop
  43b990:	stp	x29, x30, [sp, #-48]!
  43b994:	mov	x29, sp
  43b998:	stp	x19, x20, [sp, #16]
  43b99c:	mov	x19, x0
  43b9a0:	dmb	ish
  43b9a4:	ldr	x0, [x0]
  43b9a8:	cbz	x0, 43b9cc <ferror@plt+0x37a3c>
  43b9ac:	bl	403ef0 <pthread_mutex_unlock@plt>
  43b9b0:	cbz	w0, 43b9c0 <ferror@plt+0x37a30>
  43b9b4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43b9b8:	add	x1, x1, #0x980
  43b9bc:	bl	43b738 <ferror@plt+0x377a8>
  43b9c0:	ldp	x19, x20, [sp, #16]
  43b9c4:	ldp	x29, x30, [sp], #48
  43b9c8:	ret
  43b9cc:	mov	x0, #0x30                  	// #48
  43b9d0:	bl	403790 <malloc@plt>
  43b9d4:	mov	x20, x0
  43b9d8:	cbz	x0, 43ba30 <ferror@plt+0x37aa0>
  43b9dc:	add	x0, sp, #0x28
  43b9e0:	bl	4035d0 <pthread_mutexattr_init@plt>
  43b9e4:	mov	w1, #0x3                   	// #3
  43b9e8:	add	x0, sp, #0x28
  43b9ec:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43b9f0:	add	x1, sp, #0x28
  43b9f4:	mov	x0, x20
  43b9f8:	bl	4039b0 <pthread_mutex_init@plt>
  43b9fc:	cbnz	w0, 43ba24 <ferror@plt+0x37a94>
  43ba00:	ldxr	x0, [x19]
  43ba04:	cbnz	x0, 43ba10 <ferror@plt+0x37a80>
  43ba08:	stlxr	w1, x20, [x19]
  43ba0c:	cbnz	w1, 43ba00 <ferror@plt+0x37a70>
  43ba10:	dmb	ish
  43ba14:	cmp	x0, #0x0
  43ba18:	b.ne	43ba44 <ferror@plt+0x37ab4>  // b.any
  43ba1c:	ldr	x0, [x19]
  43ba20:	b	43b9ac <ferror@plt+0x37a1c>
  43ba24:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ba28:	add	x1, x1, #0x950
  43ba2c:	bl	43b738 <ferror@plt+0x377a8>
  43ba30:	bl	403e80 <__errno_location@plt>
  43ba34:	ldr	w0, [x0]
  43ba38:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ba3c:	add	x1, x1, #0x918
  43ba40:	bl	43b738 <ferror@plt+0x377a8>
  43ba44:	mov	x0, x20
  43ba48:	bl	403cc0 <pthread_mutex_destroy@plt>
  43ba4c:	mov	x0, x20
  43ba50:	bl	403b90 <free@plt>
  43ba54:	ldr	x0, [x19]
  43ba58:	b	43b9ac <ferror@plt+0x37a1c>
  43ba5c:	nop
  43ba60:	stp	x29, x30, [sp, #-48]!
  43ba64:	mov	x29, sp
  43ba68:	stp	x19, x20, [sp, #16]
  43ba6c:	mov	x19, x0
  43ba70:	dmb	ish
  43ba74:	ldr	x0, [x0]
  43ba78:	cbz	x0, 43baa8 <ferror@plt+0x37b18>
  43ba7c:	bl	403590 <pthread_mutex_trylock@plt>
  43ba80:	cbnz	w0, 43ba94 <ferror@plt+0x37b04>
  43ba84:	mov	w0, #0x1                   	// #1
  43ba88:	ldp	x19, x20, [sp, #16]
  43ba8c:	ldp	x29, x30, [sp], #48
  43ba90:	ret
  43ba94:	cmp	w0, #0x10
  43ba98:	b.eq	43bb00 <ferror@plt+0x37b70>  // b.none
  43ba9c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43baa0:	add	x1, x1, #0x998
  43baa4:	bl	43b738 <ferror@plt+0x377a8>
  43baa8:	mov	x0, #0x30                  	// #48
  43baac:	bl	403790 <malloc@plt>
  43bab0:	mov	x20, x0
  43bab4:	cbz	x0, 43bb1c <ferror@plt+0x37b8c>
  43bab8:	add	x0, sp, #0x28
  43babc:	bl	4035d0 <pthread_mutexattr_init@plt>
  43bac0:	mov	w1, #0x3                   	// #3
  43bac4:	add	x0, sp, #0x28
  43bac8:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43bacc:	add	x1, sp, #0x28
  43bad0:	mov	x0, x20
  43bad4:	bl	4039b0 <pthread_mutex_init@plt>
  43bad8:	cbnz	w0, 43bb10 <ferror@plt+0x37b80>
  43badc:	ldxr	x0, [x19]
  43bae0:	cbnz	x0, 43baec <ferror@plt+0x37b5c>
  43bae4:	stlxr	w1, x20, [x19]
  43bae8:	cbnz	w1, 43badc <ferror@plt+0x37b4c>
  43baec:	dmb	ish
  43baf0:	cmp	x0, #0x0
  43baf4:	b.ne	43bb30 <ferror@plt+0x37ba0>  // b.any
  43baf8:	ldr	x0, [x19]
  43bafc:	b	43ba7c <ferror@plt+0x37aec>
  43bb00:	mov	w0, #0x0                   	// #0
  43bb04:	ldp	x19, x20, [sp, #16]
  43bb08:	ldp	x29, x30, [sp], #48
  43bb0c:	ret
  43bb10:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bb14:	add	x1, x1, #0x950
  43bb18:	bl	43b738 <ferror@plt+0x377a8>
  43bb1c:	bl	403e80 <__errno_location@plt>
  43bb20:	ldr	w0, [x0]
  43bb24:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bb28:	add	x1, x1, #0x918
  43bb2c:	bl	43b738 <ferror@plt+0x377a8>
  43bb30:	mov	x0, x20
  43bb34:	bl	403cc0 <pthread_mutex_destroy@plt>
  43bb38:	mov	x0, x20
  43bb3c:	bl	403b90 <free@plt>
  43bb40:	ldr	x0, [x19]
  43bb44:	b	43ba7c <ferror@plt+0x37aec>
  43bb48:	stp	x29, x30, [sp, #-48]!
  43bb4c:	mov	x29, sp
  43bb50:	stp	x19, x20, [sp, #16]
  43bb54:	mov	x20, x0
  43bb58:	mov	x0, #0x30                  	// #48
  43bb5c:	bl	426140 <ferror@plt+0x221b0>
  43bb60:	mov	x19, x0
  43bb64:	add	x0, sp, #0x28
  43bb68:	bl	4035d0 <pthread_mutexattr_init@plt>
  43bb6c:	add	x0, sp, #0x28
  43bb70:	mov	w1, #0x1                   	// #1
  43bb74:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43bb78:	add	x1, sp, #0x28
  43bb7c:	mov	x0, x19
  43bb80:	bl	4039b0 <pthread_mutex_init@plt>
  43bb84:	add	x0, sp, #0x28
  43bb88:	bl	4036d0 <pthread_mutexattr_destroy@plt>
  43bb8c:	str	x19, [x20]
  43bb90:	ldp	x19, x20, [sp, #16]
  43bb94:	ldp	x29, x30, [sp], #48
  43bb98:	ret
  43bb9c:	nop
  43bba0:	stp	x29, x30, [sp, #-32]!
  43bba4:	mov	x29, sp
  43bba8:	str	x19, [sp, #16]
  43bbac:	ldr	x19, [x0]
  43bbb0:	mov	x0, x19
  43bbb4:	bl	403cc0 <pthread_mutex_destroy@plt>
  43bbb8:	mov	x1, x19
  43bbbc:	mov	x0, #0x30                  	// #48
  43bbc0:	ldr	x19, [sp, #16]
  43bbc4:	ldp	x29, x30, [sp], #32
  43bbc8:	b	426730 <ferror@plt+0x227a0>
  43bbcc:	nop
  43bbd0:	stp	x29, x30, [sp, #-48]!
  43bbd4:	mov	x29, sp
  43bbd8:	stp	x19, x20, [sp, #16]
  43bbdc:	mov	x19, x0
  43bbe0:	dmb	ish
  43bbe4:	ldr	x0, [x0]
  43bbe8:	cbz	x0, 43bbfc <ferror@plt+0x37c6c>
  43bbec:	bl	403ed0 <pthread_mutex_lock@plt>
  43bbf0:	ldp	x19, x20, [sp, #16]
  43bbf4:	ldp	x29, x30, [sp], #48
  43bbf8:	ret
  43bbfc:	mov	x0, #0x30                  	// #48
  43bc00:	bl	426140 <ferror@plt+0x221b0>
  43bc04:	mov	x20, x0
  43bc08:	add	x0, sp, #0x28
  43bc0c:	bl	4035d0 <pthread_mutexattr_init@plt>
  43bc10:	mov	w1, #0x1                   	// #1
  43bc14:	add	x0, sp, #0x28
  43bc18:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43bc1c:	add	x1, sp, #0x28
  43bc20:	mov	x0, x20
  43bc24:	bl	4039b0 <pthread_mutex_init@plt>
  43bc28:	add	x0, sp, #0x28
  43bc2c:	bl	4036d0 <pthread_mutexattr_destroy@plt>
  43bc30:	ldxr	x0, [x19]
  43bc34:	cbnz	x0, 43bc40 <ferror@plt+0x37cb0>
  43bc38:	stlxr	w1, x20, [x19]
  43bc3c:	cbnz	w1, 43bc30 <ferror@plt+0x37ca0>
  43bc40:	dmb	ish
  43bc44:	cmp	x0, #0x0
  43bc48:	b.ne	43bc60 <ferror@plt+0x37cd0>  // b.any
  43bc4c:	ldr	x0, [x19]
  43bc50:	bl	403ed0 <pthread_mutex_lock@plt>
  43bc54:	ldp	x19, x20, [sp, #16]
  43bc58:	ldp	x29, x30, [sp], #48
  43bc5c:	ret
  43bc60:	mov	x0, x20
  43bc64:	bl	403cc0 <pthread_mutex_destroy@plt>
  43bc68:	mov	x0, #0x30                  	// #48
  43bc6c:	mov	x1, x20
  43bc70:	bl	426730 <ferror@plt+0x227a0>
  43bc74:	ldr	x0, [x19]
  43bc78:	b	43bc50 <ferror@plt+0x37cc0>
  43bc7c:	nop
  43bc80:	ldr	x0, [x0]
  43bc84:	b	403ef0 <pthread_mutex_unlock@plt>
  43bc88:	stp	x29, x30, [sp, #-48]!
  43bc8c:	mov	x29, sp
  43bc90:	stp	x19, x20, [sp, #16]
  43bc94:	mov	x19, x0
  43bc98:	dmb	ish
  43bc9c:	ldr	x0, [x0]
  43bca0:	cbz	x0, 43bcbc <ferror@plt+0x37d2c>
  43bca4:	bl	403590 <pthread_mutex_trylock@plt>
  43bca8:	cmp	w0, #0x0
  43bcac:	cset	w0, eq  // eq = none
  43bcb0:	ldp	x19, x20, [sp, #16]
  43bcb4:	ldp	x29, x30, [sp], #48
  43bcb8:	ret
  43bcbc:	mov	x0, #0x30                  	// #48
  43bcc0:	bl	426140 <ferror@plt+0x221b0>
  43bcc4:	mov	x20, x0
  43bcc8:	add	x0, sp, #0x28
  43bccc:	bl	4035d0 <pthread_mutexattr_init@plt>
  43bcd0:	mov	w1, #0x1                   	// #1
  43bcd4:	add	x0, sp, #0x28
  43bcd8:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43bcdc:	add	x1, sp, #0x28
  43bce0:	mov	x0, x20
  43bce4:	bl	4039b0 <pthread_mutex_init@plt>
  43bce8:	add	x0, sp, #0x28
  43bcec:	bl	4036d0 <pthread_mutexattr_destroy@plt>
  43bcf0:	ldxr	x0, [x19]
  43bcf4:	cbnz	x0, 43bd00 <ferror@plt+0x37d70>
  43bcf8:	stlxr	w1, x20, [x19]
  43bcfc:	cbnz	w1, 43bcf0 <ferror@plt+0x37d60>
  43bd00:	dmb	ish
  43bd04:	cmp	x0, #0x0
  43bd08:	b.ne	43bd28 <ferror@plt+0x37d98>  // b.any
  43bd0c:	ldr	x0, [x19]
  43bd10:	bl	403590 <pthread_mutex_trylock@plt>
  43bd14:	cmp	w0, #0x0
  43bd18:	cset	w0, eq  // eq = none
  43bd1c:	ldp	x19, x20, [sp, #16]
  43bd20:	ldp	x29, x30, [sp], #48
  43bd24:	ret
  43bd28:	mov	x0, x20
  43bd2c:	bl	403cc0 <pthread_mutex_destroy@plt>
  43bd30:	mov	x0, #0x30                  	// #48
  43bd34:	mov	x1, x20
  43bd38:	bl	426730 <ferror@plt+0x227a0>
  43bd3c:	ldr	x0, [x19]
  43bd40:	b	43bd10 <ferror@plt+0x37d80>
  43bd44:	nop
  43bd48:	stp	x29, x30, [sp, #-32]!
  43bd4c:	mov	x29, sp
  43bd50:	stp	x19, x20, [sp, #16]
  43bd54:	mov	x20, x0
  43bd58:	mov	x0, #0x38                  	// #56
  43bd5c:	bl	403790 <malloc@plt>
  43bd60:	cbz	x0, 43bd90 <ferror@plt+0x37e00>
  43bd64:	mov	x19, x0
  43bd68:	mov	x1, #0x0                   	// #0
  43bd6c:	bl	403de0 <pthread_rwlock_init@plt>
  43bd70:	cbz	w0, 43bd80 <ferror@plt+0x37df0>
  43bd74:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bd78:	add	x1, x1, #0x9b0
  43bd7c:	bl	43b738 <ferror@plt+0x377a8>
  43bd80:	str	x19, [x20]
  43bd84:	ldp	x19, x20, [sp, #16]
  43bd88:	ldp	x29, x30, [sp], #32
  43bd8c:	ret
  43bd90:	bl	403e80 <__errno_location@plt>
  43bd94:	ldr	w0, [x0]
  43bd98:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bd9c:	add	x1, x1, #0x918
  43bda0:	bl	43b738 <ferror@plt+0x377a8>
  43bda4:	nop
  43bda8:	stp	x29, x30, [sp, #-32]!
  43bdac:	mov	x29, sp
  43bdb0:	str	x19, [sp, #16]
  43bdb4:	ldr	x19, [x0]
  43bdb8:	mov	x0, x19
  43bdbc:	bl	403900 <pthread_rwlock_destroy@plt>
  43bdc0:	mov	x0, x19
  43bdc4:	ldr	x19, [sp, #16]
  43bdc8:	ldp	x29, x30, [sp], #32
  43bdcc:	b	403b90 <free@plt>
  43bdd0:	stp	x29, x30, [sp, #-32]!
  43bdd4:	mov	x29, sp
  43bdd8:	stp	x19, x20, [sp, #16]
  43bddc:	mov	x19, x0
  43bde0:	dmb	ish
  43bde4:	ldr	x0, [x0]
  43bde8:	cbz	x0, 43bdf8 <ferror@plt+0x37e68>
  43bdec:	ldp	x19, x20, [sp, #16]
  43bdf0:	ldp	x29, x30, [sp], #32
  43bdf4:	b	403bc0 <pthread_rwlock_wrlock@plt>
  43bdf8:	mov	x0, #0x38                  	// #56
  43bdfc:	bl	403790 <malloc@plt>
  43be00:	mov	x20, x0
  43be04:	cbz	x0, 43be44 <ferror@plt+0x37eb4>
  43be08:	mov	x1, #0x0                   	// #0
  43be0c:	bl	403de0 <pthread_rwlock_init@plt>
  43be10:	cbnz	w0, 43be38 <ferror@plt+0x37ea8>
  43be14:	ldxr	x0, [x19]
  43be18:	cbnz	x0, 43be24 <ferror@plt+0x37e94>
  43be1c:	stlxr	w1, x20, [x19]
  43be20:	cbnz	w1, 43be14 <ferror@plt+0x37e84>
  43be24:	dmb	ish
  43be28:	cmp	x0, #0x0
  43be2c:	b.ne	43be58 <ferror@plt+0x37ec8>  // b.any
  43be30:	ldr	x0, [x19]
  43be34:	b	43bdec <ferror@plt+0x37e5c>
  43be38:	adrp	x1, 488000 <ferror@plt+0x84070>
  43be3c:	add	x1, x1, #0x9b0
  43be40:	bl	43b738 <ferror@plt+0x377a8>
  43be44:	bl	403e80 <__errno_location@plt>
  43be48:	ldr	w0, [x0]
  43be4c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43be50:	add	x1, x1, #0x918
  43be54:	bl	43b738 <ferror@plt+0x377a8>
  43be58:	mov	x0, x20
  43be5c:	bl	403900 <pthread_rwlock_destroy@plt>
  43be60:	mov	x0, x20
  43be64:	bl	403b90 <free@plt>
  43be68:	ldr	x0, [x19]
  43be6c:	b	43bdec <ferror@plt+0x37e5c>
  43be70:	stp	x29, x30, [sp, #-32]!
  43be74:	mov	x29, sp
  43be78:	stp	x19, x20, [sp, #16]
  43be7c:	mov	x19, x0
  43be80:	dmb	ish
  43be84:	ldr	x0, [x0]
  43be88:	cbz	x0, 43bea4 <ferror@plt+0x37f14>
  43be8c:	bl	4036b0 <pthread_rwlock_trywrlock@plt>
  43be90:	cmp	w0, #0x0
  43be94:	cset	w0, eq  // eq = none
  43be98:	ldp	x19, x20, [sp, #16]
  43be9c:	ldp	x29, x30, [sp], #32
  43bea0:	ret
  43bea4:	mov	x0, #0x38                  	// #56
  43bea8:	bl	403790 <malloc@plt>
  43beac:	mov	x20, x0
  43beb0:	cbz	x0, 43bef0 <ferror@plt+0x37f60>
  43beb4:	mov	x1, #0x0                   	// #0
  43beb8:	bl	403de0 <pthread_rwlock_init@plt>
  43bebc:	cbnz	w0, 43bee4 <ferror@plt+0x37f54>
  43bec0:	ldxr	x0, [x19]
  43bec4:	cbnz	x0, 43bed0 <ferror@plt+0x37f40>
  43bec8:	stlxr	w1, x20, [x19]
  43becc:	cbnz	w1, 43bec0 <ferror@plt+0x37f30>
  43bed0:	dmb	ish
  43bed4:	cmp	x0, #0x0
  43bed8:	b.ne	43bf04 <ferror@plt+0x37f74>  // b.any
  43bedc:	ldr	x0, [x19]
  43bee0:	b	43be8c <ferror@plt+0x37efc>
  43bee4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bee8:	add	x1, x1, #0x9b0
  43beec:	bl	43b738 <ferror@plt+0x377a8>
  43bef0:	bl	403e80 <__errno_location@plt>
  43bef4:	ldr	w0, [x0]
  43bef8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43befc:	add	x1, x1, #0x918
  43bf00:	bl	43b738 <ferror@plt+0x377a8>
  43bf04:	mov	x0, x20
  43bf08:	bl	403900 <pthread_rwlock_destroy@plt>
  43bf0c:	mov	x0, x20
  43bf10:	bl	403b90 <free@plt>
  43bf14:	ldr	x0, [x19]
  43bf18:	b	43be8c <ferror@plt+0x37efc>
  43bf1c:	nop
  43bf20:	stp	x29, x30, [sp, #-32]!
  43bf24:	mov	x29, sp
  43bf28:	stp	x19, x20, [sp, #16]
  43bf2c:	mov	x19, x0
  43bf30:	dmb	ish
  43bf34:	ldr	x0, [x0]
  43bf38:	cbz	x0, 43bf48 <ferror@plt+0x37fb8>
  43bf3c:	ldp	x19, x20, [sp, #16]
  43bf40:	ldp	x29, x30, [sp], #32
  43bf44:	b	403e70 <pthread_rwlock_unlock@plt>
  43bf48:	mov	x0, #0x38                  	// #56
  43bf4c:	bl	403790 <malloc@plt>
  43bf50:	mov	x20, x0
  43bf54:	cbz	x0, 43bf94 <ferror@plt+0x38004>
  43bf58:	mov	x1, #0x0                   	// #0
  43bf5c:	bl	403de0 <pthread_rwlock_init@plt>
  43bf60:	cbnz	w0, 43bf88 <ferror@plt+0x37ff8>
  43bf64:	ldxr	x0, [x19]
  43bf68:	cbnz	x0, 43bf74 <ferror@plt+0x37fe4>
  43bf6c:	stlxr	w1, x20, [x19]
  43bf70:	cbnz	w1, 43bf64 <ferror@plt+0x37fd4>
  43bf74:	dmb	ish
  43bf78:	cmp	x0, #0x0
  43bf7c:	b.ne	43bfa8 <ferror@plt+0x38018>  // b.any
  43bf80:	ldr	x0, [x19]
  43bf84:	b	43bf3c <ferror@plt+0x37fac>
  43bf88:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bf8c:	add	x1, x1, #0x9b0
  43bf90:	bl	43b738 <ferror@plt+0x377a8>
  43bf94:	bl	403e80 <__errno_location@plt>
  43bf98:	ldr	w0, [x0]
  43bf9c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43bfa0:	add	x1, x1, #0x918
  43bfa4:	bl	43b738 <ferror@plt+0x377a8>
  43bfa8:	mov	x0, x20
  43bfac:	bl	403900 <pthread_rwlock_destroy@plt>
  43bfb0:	mov	x0, x20
  43bfb4:	bl	403b90 <free@plt>
  43bfb8:	ldr	x0, [x19]
  43bfbc:	b	43bf3c <ferror@plt+0x37fac>
  43bfc0:	stp	x29, x30, [sp, #-32]!
  43bfc4:	mov	x29, sp
  43bfc8:	stp	x19, x20, [sp, #16]
  43bfcc:	mov	x19, x0
  43bfd0:	dmb	ish
  43bfd4:	ldr	x0, [x0]
  43bfd8:	cbz	x0, 43bfe8 <ferror@plt+0x38058>
  43bfdc:	ldp	x19, x20, [sp, #16]
  43bfe0:	ldp	x29, x30, [sp], #32
  43bfe4:	b	403b70 <pthread_rwlock_rdlock@plt>
  43bfe8:	mov	x0, #0x38                  	// #56
  43bfec:	bl	403790 <malloc@plt>
  43bff0:	mov	x20, x0
  43bff4:	cbz	x0, 43c034 <ferror@plt+0x380a4>
  43bff8:	mov	x1, #0x0                   	// #0
  43bffc:	bl	403de0 <pthread_rwlock_init@plt>
  43c000:	cbnz	w0, 43c028 <ferror@plt+0x38098>
  43c004:	ldxr	x0, [x19]
  43c008:	cbnz	x0, 43c014 <ferror@plt+0x38084>
  43c00c:	stlxr	w1, x20, [x19]
  43c010:	cbnz	w1, 43c004 <ferror@plt+0x38074>
  43c014:	dmb	ish
  43c018:	cmp	x0, #0x0
  43c01c:	b.ne	43c048 <ferror@plt+0x380b8>  // b.any
  43c020:	ldr	x0, [x19]
  43c024:	b	43bfdc <ferror@plt+0x3804c>
  43c028:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c02c:	add	x1, x1, #0x9b0
  43c030:	bl	43b738 <ferror@plt+0x377a8>
  43c034:	bl	403e80 <__errno_location@plt>
  43c038:	ldr	w0, [x0]
  43c03c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c040:	add	x1, x1, #0x918
  43c044:	bl	43b738 <ferror@plt+0x377a8>
  43c048:	mov	x0, x20
  43c04c:	bl	403900 <pthread_rwlock_destroy@plt>
  43c050:	mov	x0, x20
  43c054:	bl	403b90 <free@plt>
  43c058:	ldr	x0, [x19]
  43c05c:	b	43bfdc <ferror@plt+0x3804c>
  43c060:	stp	x29, x30, [sp, #-32]!
  43c064:	mov	x29, sp
  43c068:	stp	x19, x20, [sp, #16]
  43c06c:	mov	x19, x0
  43c070:	dmb	ish
  43c074:	ldr	x0, [x0]
  43c078:	cbz	x0, 43c094 <ferror@plt+0x38104>
  43c07c:	bl	403ac0 <pthread_rwlock_tryrdlock@plt>
  43c080:	cmp	w0, #0x0
  43c084:	cset	w0, eq  // eq = none
  43c088:	ldp	x19, x20, [sp, #16]
  43c08c:	ldp	x29, x30, [sp], #32
  43c090:	ret
  43c094:	mov	x0, #0x38                  	// #56
  43c098:	bl	403790 <malloc@plt>
  43c09c:	mov	x20, x0
  43c0a0:	cbz	x0, 43c0e0 <ferror@plt+0x38150>
  43c0a4:	mov	x1, #0x0                   	// #0
  43c0a8:	bl	403de0 <pthread_rwlock_init@plt>
  43c0ac:	cbnz	w0, 43c0d4 <ferror@plt+0x38144>
  43c0b0:	ldxr	x0, [x19]
  43c0b4:	cbnz	x0, 43c0c0 <ferror@plt+0x38130>
  43c0b8:	stlxr	w1, x20, [x19]
  43c0bc:	cbnz	w1, 43c0b0 <ferror@plt+0x38120>
  43c0c0:	dmb	ish
  43c0c4:	cmp	x0, #0x0
  43c0c8:	b.ne	43c0f4 <ferror@plt+0x38164>  // b.any
  43c0cc:	ldr	x0, [x19]
  43c0d0:	b	43c07c <ferror@plt+0x380ec>
  43c0d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c0d8:	add	x1, x1, #0x9b0
  43c0dc:	bl	43b738 <ferror@plt+0x377a8>
  43c0e0:	bl	403e80 <__errno_location@plt>
  43c0e4:	ldr	w0, [x0]
  43c0e8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c0ec:	add	x1, x1, #0x918
  43c0f0:	bl	43b738 <ferror@plt+0x377a8>
  43c0f4:	mov	x0, x20
  43c0f8:	bl	403900 <pthread_rwlock_destroy@plt>
  43c0fc:	mov	x0, x20
  43c100:	bl	403b90 <free@plt>
  43c104:	ldr	x0, [x19]
  43c108:	b	43c07c <ferror@plt+0x380ec>
  43c10c:	nop
  43c110:	stp	x29, x30, [sp, #-32]!
  43c114:	mov	x29, sp
  43c118:	stp	x19, x20, [sp, #16]
  43c11c:	mov	x19, x0
  43c120:	dmb	ish
  43c124:	ldr	x0, [x0]
  43c128:	cbz	x0, 43c138 <ferror@plt+0x381a8>
  43c12c:	ldp	x19, x20, [sp, #16]
  43c130:	ldp	x29, x30, [sp], #32
  43c134:	b	403e70 <pthread_rwlock_unlock@plt>
  43c138:	mov	x0, #0x38                  	// #56
  43c13c:	bl	403790 <malloc@plt>
  43c140:	mov	x20, x0
  43c144:	cbz	x0, 43c184 <ferror@plt+0x381f4>
  43c148:	mov	x1, #0x0                   	// #0
  43c14c:	bl	403de0 <pthread_rwlock_init@plt>
  43c150:	cbnz	w0, 43c178 <ferror@plt+0x381e8>
  43c154:	ldxr	x0, [x19]
  43c158:	cbnz	x0, 43c164 <ferror@plt+0x381d4>
  43c15c:	stlxr	w1, x20, [x19]
  43c160:	cbnz	w1, 43c154 <ferror@plt+0x381c4>
  43c164:	dmb	ish
  43c168:	cmp	x0, #0x0
  43c16c:	b.ne	43c198 <ferror@plt+0x38208>  // b.any
  43c170:	ldr	x0, [x19]
  43c174:	b	43c12c <ferror@plt+0x3819c>
  43c178:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c17c:	add	x1, x1, #0x9b0
  43c180:	bl	43b738 <ferror@plt+0x377a8>
  43c184:	bl	403e80 <__errno_location@plt>
  43c188:	ldr	w0, [x0]
  43c18c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c190:	add	x1, x1, #0x918
  43c194:	bl	43b738 <ferror@plt+0x377a8>
  43c198:	mov	x0, x20
  43c19c:	bl	403900 <pthread_rwlock_destroy@plt>
  43c1a0:	mov	x0, x20
  43c1a4:	bl	403b90 <free@plt>
  43c1a8:	ldr	x0, [x19]
  43c1ac:	b	43c12c <ferror@plt+0x3819c>
  43c1b0:	stp	x29, x30, [sp, #-48]!
  43c1b4:	mov	x29, sp
  43c1b8:	stp	x19, x20, [sp, #16]
  43c1bc:	mov	x20, x0
  43c1c0:	add	x0, sp, #0x28
  43c1c4:	bl	403c30 <pthread_condattr_init@plt>
  43c1c8:	mov	w1, #0x1                   	// #1
  43c1cc:	add	x0, sp, #0x28
  43c1d0:	bl	403da0 <pthread_condattr_setclock@plt>
  43c1d4:	mov	x0, #0x30                  	// #48
  43c1d8:	bl	403790 <malloc@plt>
  43c1dc:	cbz	x0, 43c214 <ferror@plt+0x38284>
  43c1e0:	mov	x19, x0
  43c1e4:	add	x1, sp, #0x28
  43c1e8:	bl	403cf0 <pthread_cond_init@plt>
  43c1ec:	cbz	w0, 43c1fc <ferror@plt+0x3826c>
  43c1f0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c1f4:	add	x1, x1, #0x9c8
  43c1f8:	bl	43b738 <ferror@plt+0x377a8>
  43c1fc:	add	x0, sp, #0x28
  43c200:	bl	4037c0 <pthread_condattr_destroy@plt>
  43c204:	str	x19, [x20]
  43c208:	ldp	x19, x20, [sp, #16]
  43c20c:	ldp	x29, x30, [sp], #48
  43c210:	ret
  43c214:	bl	403e80 <__errno_location@plt>
  43c218:	ldr	w0, [x0]
  43c21c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c220:	add	x1, x1, #0x918
  43c224:	bl	43b738 <ferror@plt+0x377a8>
  43c228:	stp	x29, x30, [sp, #-32]!
  43c22c:	mov	x29, sp
  43c230:	str	x19, [sp, #16]
  43c234:	ldr	x19, [x0]
  43c238:	mov	x0, x19
  43c23c:	bl	403e40 <pthread_cond_destroy@plt>
  43c240:	mov	x0, x19
  43c244:	ldr	x19, [sp, #16]
  43c248:	ldp	x29, x30, [sp], #32
  43c24c:	b	403b90 <free@plt>
  43c250:	stp	x29, x30, [sp, #-64]!
  43c254:	mov	x29, sp
  43c258:	stp	x19, x20, [sp, #16]
  43c25c:	mov	x20, x1
  43c260:	str	x21, [sp, #32]
  43c264:	dmb	ish
  43c268:	ldr	x21, [x0]
  43c26c:	cbz	x21, 43c2a4 <ferror@plt+0x38314>
  43c270:	dmb	ish
  43c274:	ldr	x1, [x20]
  43c278:	cbz	x1, 43c304 <ferror@plt+0x38374>
  43c27c:	mov	x0, x21
  43c280:	bl	403bd0 <pthread_cond_wait@plt>
  43c284:	cbz	w0, 43c294 <ferror@plt+0x38304>
  43c288:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c28c:	add	x1, x1, #0x9e0
  43c290:	bl	43b738 <ferror@plt+0x377a8>
  43c294:	ldp	x19, x20, [sp, #16]
  43c298:	ldr	x21, [sp, #32]
  43c29c:	ldp	x29, x30, [sp], #64
  43c2a0:	ret
  43c2a4:	mov	x19, x0
  43c2a8:	add	x0, sp, #0x38
  43c2ac:	bl	403c30 <pthread_condattr_init@plt>
  43c2b0:	mov	w1, #0x1                   	// #1
  43c2b4:	add	x0, sp, #0x38
  43c2b8:	bl	403da0 <pthread_condattr_setclock@plt>
  43c2bc:	mov	x0, #0x30                  	// #48
  43c2c0:	bl	403790 <malloc@plt>
  43c2c4:	mov	x21, x0
  43c2c8:	cbz	x0, 43c374 <ferror@plt+0x383e4>
  43c2cc:	add	x1, sp, #0x38
  43c2d0:	bl	403cf0 <pthread_cond_init@plt>
  43c2d4:	cbnz	w0, 43c35c <ferror@plt+0x383cc>
  43c2d8:	add	x0, sp, #0x38
  43c2dc:	bl	4037c0 <pthread_condattr_destroy@plt>
  43c2e0:	ldxr	x0, [x19]
  43c2e4:	cbnz	x0, 43c2f0 <ferror@plt+0x38360>
  43c2e8:	stlxr	w1, x21, [x19]
  43c2ec:	cbnz	w1, 43c2e0 <ferror@plt+0x38350>
  43c2f0:	dmb	ish
  43c2f4:	cmp	x0, #0x0
  43c2f8:	b.ne	43c3a0 <ferror@plt+0x38410>  // b.any
  43c2fc:	ldr	x21, [x19]
  43c300:	b	43c270 <ferror@plt+0x382e0>
  43c304:	mov	x0, #0x30                  	// #48
  43c308:	bl	403790 <malloc@plt>
  43c30c:	mov	x19, x0
  43c310:	cbz	x0, 43c374 <ferror@plt+0x383e4>
  43c314:	add	x0, sp, #0x38
  43c318:	bl	4035d0 <pthread_mutexattr_init@plt>
  43c31c:	mov	w1, #0x3                   	// #3
  43c320:	add	x0, sp, #0x38
  43c324:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43c328:	add	x1, sp, #0x38
  43c32c:	mov	x0, x19
  43c330:	bl	4039b0 <pthread_mutex_init@plt>
  43c334:	cbnz	w0, 43c368 <ferror@plt+0x383d8>
  43c338:	ldxr	x0, [x20]
  43c33c:	cbnz	x0, 43c348 <ferror@plt+0x383b8>
  43c340:	stlxr	w1, x19, [x20]
  43c344:	cbnz	w1, 43c338 <ferror@plt+0x383a8>
  43c348:	dmb	ish
  43c34c:	cmp	x0, #0x0
  43c350:	b.ne	43c388 <ferror@plt+0x383f8>  // b.any
  43c354:	ldr	x1, [x20]
  43c358:	b	43c27c <ferror@plt+0x382ec>
  43c35c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c360:	add	x1, x1, #0x9c8
  43c364:	bl	43b738 <ferror@plt+0x377a8>
  43c368:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c36c:	add	x1, x1, #0x950
  43c370:	bl	43b738 <ferror@plt+0x377a8>
  43c374:	bl	403e80 <__errno_location@plt>
  43c378:	ldr	w0, [x0]
  43c37c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c380:	add	x1, x1, #0x918
  43c384:	bl	43b738 <ferror@plt+0x377a8>
  43c388:	mov	x0, x19
  43c38c:	bl	403cc0 <pthread_mutex_destroy@plt>
  43c390:	mov	x0, x19
  43c394:	bl	403b90 <free@plt>
  43c398:	ldr	x1, [x20]
  43c39c:	b	43c27c <ferror@plt+0x382ec>
  43c3a0:	mov	x0, x21
  43c3a4:	bl	403e40 <pthread_cond_destroy@plt>
  43c3a8:	mov	x0, x21
  43c3ac:	bl	403b90 <free@plt>
  43c3b0:	ldr	x21, [x19]
  43c3b4:	b	43c270 <ferror@plt+0x382e0>
  43c3b8:	stp	x29, x30, [sp, #-48]!
  43c3bc:	mov	x29, sp
  43c3c0:	stp	x19, x20, [sp, #16]
  43c3c4:	mov	x19, x0
  43c3c8:	dmb	ish
  43c3cc:	ldr	x0, [x0]
  43c3d0:	cbz	x0, 43c3f4 <ferror@plt+0x38464>
  43c3d4:	bl	403820 <pthread_cond_signal@plt>
  43c3d8:	cbz	w0, 43c3e8 <ferror@plt+0x38458>
  43c3dc:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c3e0:	add	x1, x1, #0x9f8
  43c3e4:	bl	43b738 <ferror@plt+0x377a8>
  43c3e8:	ldp	x19, x20, [sp, #16]
  43c3ec:	ldp	x29, x30, [sp], #48
  43c3f0:	ret
  43c3f4:	add	x0, sp, #0x28
  43c3f8:	bl	403c30 <pthread_condattr_init@plt>
  43c3fc:	mov	w1, #0x1                   	// #1
  43c400:	add	x0, sp, #0x28
  43c404:	bl	403da0 <pthread_condattr_setclock@plt>
  43c408:	mov	x0, #0x30                  	// #48
  43c40c:	bl	403790 <malloc@plt>
  43c410:	mov	x20, x0
  43c414:	cbz	x0, 43c45c <ferror@plt+0x384cc>
  43c418:	add	x1, sp, #0x28
  43c41c:	bl	403cf0 <pthread_cond_init@plt>
  43c420:	cbnz	w0, 43c450 <ferror@plt+0x384c0>
  43c424:	add	x0, sp, #0x28
  43c428:	bl	4037c0 <pthread_condattr_destroy@plt>
  43c42c:	ldxr	x0, [x19]
  43c430:	cbnz	x0, 43c43c <ferror@plt+0x384ac>
  43c434:	stlxr	w1, x20, [x19]
  43c438:	cbnz	w1, 43c42c <ferror@plt+0x3849c>
  43c43c:	dmb	ish
  43c440:	cmp	x0, #0x0
  43c444:	b.ne	43c470 <ferror@plt+0x384e0>  // b.any
  43c448:	ldr	x0, [x19]
  43c44c:	b	43c3d4 <ferror@plt+0x38444>
  43c450:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c454:	add	x1, x1, #0x9c8
  43c458:	bl	43b738 <ferror@plt+0x377a8>
  43c45c:	bl	403e80 <__errno_location@plt>
  43c460:	ldr	w0, [x0]
  43c464:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c468:	add	x1, x1, #0x918
  43c46c:	bl	43b738 <ferror@plt+0x377a8>
  43c470:	mov	x0, x20
  43c474:	bl	403e40 <pthread_cond_destroy@plt>
  43c478:	mov	x0, x20
  43c47c:	bl	403b90 <free@plt>
  43c480:	ldr	x0, [x19]
  43c484:	b	43c3d4 <ferror@plt+0x38444>
  43c488:	stp	x29, x30, [sp, #-48]!
  43c48c:	mov	x29, sp
  43c490:	stp	x19, x20, [sp, #16]
  43c494:	mov	x19, x0
  43c498:	dmb	ish
  43c49c:	ldr	x0, [x0]
  43c4a0:	cbz	x0, 43c4c4 <ferror@plt+0x38534>
  43c4a4:	bl	403910 <pthread_cond_broadcast@plt>
  43c4a8:	cbz	w0, 43c4b8 <ferror@plt+0x38528>
  43c4ac:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c4b0:	add	x1, x1, #0xa10
  43c4b4:	bl	43b738 <ferror@plt+0x377a8>
  43c4b8:	ldp	x19, x20, [sp, #16]
  43c4bc:	ldp	x29, x30, [sp], #48
  43c4c0:	ret
  43c4c4:	add	x0, sp, #0x28
  43c4c8:	bl	403c30 <pthread_condattr_init@plt>
  43c4cc:	mov	w1, #0x1                   	// #1
  43c4d0:	add	x0, sp, #0x28
  43c4d4:	bl	403da0 <pthread_condattr_setclock@plt>
  43c4d8:	mov	x0, #0x30                  	// #48
  43c4dc:	bl	403790 <malloc@plt>
  43c4e0:	mov	x20, x0
  43c4e4:	cbz	x0, 43c52c <ferror@plt+0x3859c>
  43c4e8:	add	x1, sp, #0x28
  43c4ec:	bl	403cf0 <pthread_cond_init@plt>
  43c4f0:	cbnz	w0, 43c520 <ferror@plt+0x38590>
  43c4f4:	add	x0, sp, #0x28
  43c4f8:	bl	4037c0 <pthread_condattr_destroy@plt>
  43c4fc:	ldxr	x0, [x19]
  43c500:	cbnz	x0, 43c50c <ferror@plt+0x3857c>
  43c504:	stlxr	w1, x20, [x19]
  43c508:	cbnz	w1, 43c4fc <ferror@plt+0x3856c>
  43c50c:	dmb	ish
  43c510:	cmp	x0, #0x0
  43c514:	b.ne	43c540 <ferror@plt+0x385b0>  // b.any
  43c518:	ldr	x0, [x19]
  43c51c:	b	43c4a4 <ferror@plt+0x38514>
  43c520:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c524:	add	x1, x1, #0x9c8
  43c528:	bl	43b738 <ferror@plt+0x377a8>
  43c52c:	bl	403e80 <__errno_location@plt>
  43c530:	ldr	w0, [x0]
  43c534:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c538:	add	x1, x1, #0x918
  43c53c:	bl	43b738 <ferror@plt+0x377a8>
  43c540:	mov	x0, x20
  43c544:	bl	403e40 <pthread_cond_destroy@plt>
  43c548:	mov	x0, x20
  43c54c:	bl	403b90 <free@plt>
  43c550:	ldr	x0, [x19]
  43c554:	b	43c4a4 <ferror@plt+0x38514>
  43c558:	mov	x3, #0x34db                	// #13531
  43c55c:	mov	x4, #0x4240                	// #16960
  43c560:	movk	x3, #0xd7b6, lsl #16
  43c564:	movk	x4, #0xf, lsl #16
  43c568:	movk	x3, #0xde82, lsl #32
  43c56c:	stp	x29, x30, [sp, #-80]!
  43c570:	movk	x3, #0x431b, lsl #48
  43c574:	mov	x29, sp
  43c578:	smulh	x3, x2, x3
  43c57c:	stp	x19, x20, [sp, #16]
  43c580:	mov	x20, x1
  43c584:	str	x21, [sp, #32]
  43c588:	asr	x3, x3, #18
  43c58c:	sub	x3, x3, x2, asr #63
  43c590:	str	x3, [sp, #64]
  43c594:	msub	x2, x3, x4, x2
  43c598:	lsl	x3, x2, #5
  43c59c:	sub	x3, x3, x2
  43c5a0:	add	x2, x2, x3, lsl #2
  43c5a4:	lsl	x2, x2, #3
  43c5a8:	str	x2, [sp, #72]
  43c5ac:	dmb	ish
  43c5b0:	ldr	x21, [x0]
  43c5b4:	cbz	x21, 43c610 <ferror@plt+0x38680>
  43c5b8:	dmb	ish
  43c5bc:	ldr	x1, [x20]
  43c5c0:	cbz	x1, 43c670 <ferror@plt+0x386e0>
  43c5c4:	mov	x0, x21
  43c5c8:	add	x2, sp, #0x40
  43c5cc:	bl	403f60 <pthread_cond_timedwait@plt>
  43c5d0:	cbz	w0, 43c5fc <ferror@plt+0x3866c>
  43c5d4:	cmp	w0, #0x6e
  43c5d8:	b.eq	43c5e8 <ferror@plt+0x38658>  // b.none
  43c5dc:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c5e0:	add	x1, x1, #0xa28
  43c5e4:	bl	43b738 <ferror@plt+0x377a8>
  43c5e8:	mov	w0, #0x0                   	// #0
  43c5ec:	ldp	x19, x20, [sp, #16]
  43c5f0:	ldr	x21, [sp, #32]
  43c5f4:	ldp	x29, x30, [sp], #80
  43c5f8:	ret
  43c5fc:	mov	w0, #0x1                   	// #1
  43c600:	ldp	x19, x20, [sp, #16]
  43c604:	ldr	x21, [sp, #32]
  43c608:	ldp	x29, x30, [sp], #80
  43c60c:	ret
  43c610:	mov	x19, x0
  43c614:	add	x0, sp, #0x38
  43c618:	bl	403c30 <pthread_condattr_init@plt>
  43c61c:	mov	w1, #0x1                   	// #1
  43c620:	add	x0, sp, #0x38
  43c624:	bl	403da0 <pthread_condattr_setclock@plt>
  43c628:	mov	x0, #0x30                  	// #48
  43c62c:	bl	403790 <malloc@plt>
  43c630:	mov	x21, x0
  43c634:	cbz	x0, 43c6e0 <ferror@plt+0x38750>
  43c638:	add	x1, sp, #0x38
  43c63c:	bl	403cf0 <pthread_cond_init@plt>
  43c640:	cbnz	w0, 43c6c8 <ferror@plt+0x38738>
  43c644:	add	x0, sp, #0x38
  43c648:	bl	4037c0 <pthread_condattr_destroy@plt>
  43c64c:	ldxr	x0, [x19]
  43c650:	cbnz	x0, 43c65c <ferror@plt+0x386cc>
  43c654:	stlxr	w1, x21, [x19]
  43c658:	cbnz	w1, 43c64c <ferror@plt+0x386bc>
  43c65c:	dmb	ish
  43c660:	cmp	x0, #0x0
  43c664:	b.ne	43c70c <ferror@plt+0x3877c>  // b.any
  43c668:	ldr	x21, [x19]
  43c66c:	b	43c5b8 <ferror@plt+0x38628>
  43c670:	mov	x0, #0x30                  	// #48
  43c674:	bl	403790 <malloc@plt>
  43c678:	mov	x19, x0
  43c67c:	cbz	x0, 43c6e0 <ferror@plt+0x38750>
  43c680:	add	x0, sp, #0x38
  43c684:	bl	4035d0 <pthread_mutexattr_init@plt>
  43c688:	mov	w1, #0x3                   	// #3
  43c68c:	add	x0, sp, #0x38
  43c690:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43c694:	add	x1, sp, #0x38
  43c698:	mov	x0, x19
  43c69c:	bl	4039b0 <pthread_mutex_init@plt>
  43c6a0:	cbnz	w0, 43c6d4 <ferror@plt+0x38744>
  43c6a4:	ldxr	x0, [x20]
  43c6a8:	cbnz	x0, 43c6b4 <ferror@plt+0x38724>
  43c6ac:	stlxr	w1, x19, [x20]
  43c6b0:	cbnz	w1, 43c6a4 <ferror@plt+0x38714>
  43c6b4:	dmb	ish
  43c6b8:	cmp	x0, #0x0
  43c6bc:	b.ne	43c6f4 <ferror@plt+0x38764>  // b.any
  43c6c0:	ldr	x1, [x20]
  43c6c4:	b	43c5c4 <ferror@plt+0x38634>
  43c6c8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c6cc:	add	x1, x1, #0x9c8
  43c6d0:	bl	43b738 <ferror@plt+0x377a8>
  43c6d4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c6d8:	add	x1, x1, #0x950
  43c6dc:	bl	43b738 <ferror@plt+0x377a8>
  43c6e0:	bl	403e80 <__errno_location@plt>
  43c6e4:	ldr	w0, [x0]
  43c6e8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c6ec:	add	x1, x1, #0x918
  43c6f0:	bl	43b738 <ferror@plt+0x377a8>
  43c6f4:	mov	x0, x19
  43c6f8:	bl	403cc0 <pthread_mutex_destroy@plt>
  43c6fc:	mov	x0, x19
  43c700:	bl	403b90 <free@plt>
  43c704:	ldr	x1, [x20]
  43c708:	b	43c5c4 <ferror@plt+0x38634>
  43c70c:	mov	x0, x21
  43c710:	bl	403e40 <pthread_cond_destroy@plt>
  43c714:	mov	x0, x21
  43c718:	bl	403b90 <free@plt>
  43c71c:	ldr	x21, [x19]
  43c720:	b	43c5b8 <ferror@plt+0x38628>
  43c724:	nop
  43c728:	dmb	ish
  43c72c:	ldr	x1, [x0]
  43c730:	cbz	x1, 43c73c <ferror@plt+0x387ac>
  43c734:	ldr	w0, [x1]
  43c738:	b	403940 <pthread_getspecific@plt>
  43c73c:	stp	x29, x30, [sp, #-16]!
  43c740:	mov	x29, sp
  43c744:	bl	43b770 <ferror@plt+0x377e0>
  43c748:	ldr	w0, [x0]
  43c74c:	ldp	x29, x30, [sp], #16
  43c750:	b	403940 <pthread_getspecific@plt>
  43c754:	nop
  43c758:	stp	x29, x30, [sp, #-32]!
  43c75c:	mov	x29, sp
  43c760:	dmb	ish
  43c764:	ldr	x2, [x0]
  43c768:	cbz	x2, 43c78c <ferror@plt+0x387fc>
  43c76c:	ldr	w0, [x2]
  43c770:	bl	403c50 <pthread_setspecific@plt>
  43c774:	cbz	w0, 43c784 <ferror@plt+0x387f4>
  43c778:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c77c:	add	x1, x1, #0xa40
  43c780:	bl	43b738 <ferror@plt+0x377a8>
  43c784:	ldp	x29, x30, [sp], #32
  43c788:	ret
  43c78c:	str	x1, [sp, #24]
  43c790:	bl	43b770 <ferror@plt+0x377e0>
  43c794:	mov	x2, x0
  43c798:	ldr	x1, [sp, #24]
  43c79c:	b	43c76c <ferror@plt+0x387dc>
  43c7a0:	stp	x29, x30, [sp, #-48]!
  43c7a4:	mov	x29, sp
  43c7a8:	stp	x19, x20, [sp, #16]
  43c7ac:	mov	x20, x0
  43c7b0:	str	x21, [sp, #32]
  43c7b4:	mov	x21, x1
  43c7b8:	dmb	ish
  43c7bc:	ldr	x19, [x0]
  43c7c0:	cbz	x19, 43c808 <ferror@plt+0x38878>
  43c7c4:	ldr	w0, [x19]
  43c7c8:	bl	403940 <pthread_getspecific@plt>
  43c7cc:	cbz	x0, 43c7dc <ferror@plt+0x3884c>
  43c7d0:	ldr	x1, [x20, #8]
  43c7d4:	cbz	x1, 43c7dc <ferror@plt+0x3884c>
  43c7d8:	blr	x1
  43c7dc:	ldr	w0, [x19]
  43c7e0:	mov	x1, x21
  43c7e4:	bl	403c50 <pthread_setspecific@plt>
  43c7e8:	cbz	w0, 43c7f8 <ferror@plt+0x38868>
  43c7ec:	adrp	x1, 488000 <ferror@plt+0x84070>
  43c7f0:	add	x1, x1, #0xa40
  43c7f4:	bl	43b738 <ferror@plt+0x377a8>
  43c7f8:	ldp	x19, x20, [sp, #16]
  43c7fc:	ldr	x21, [sp, #32]
  43c800:	ldp	x29, x30, [sp], #48
  43c804:	ret
  43c808:	bl	43b770 <ferror@plt+0x377e0>
  43c80c:	mov	x19, x0
  43c810:	b	43c7c4 <ferror@plt+0x38834>
  43c814:	nop
  43c818:	stp	x29, x30, [sp, #-32]!
  43c81c:	mov	x29, sp
  43c820:	stp	x19, x20, [sp, #16]
  43c824:	mov	x19, x0
  43c828:	ldr	w0, [x0, #56]
  43c82c:	cbz	w0, 43c858 <ferror@plt+0x388c8>
  43c830:	ldr	x20, [x19, #64]
  43c834:	mov	x0, x20
  43c838:	bl	403cc0 <pthread_mutex_destroy@plt>
  43c83c:	mov	x0, x20
  43c840:	bl	403b90 <free@plt>
  43c844:	mov	x1, x19
  43c848:	mov	x0, #0x48                  	// #72
  43c84c:	ldp	x19, x20, [sp, #16]
  43c850:	ldp	x29, x30, [sp], #32
  43c854:	b	426730 <ferror@plt+0x227a0>
  43c858:	ldr	x0, [x19, #48]
  43c85c:	bl	403860 <pthread_detach@plt>
  43c860:	b	43c830 <ferror@plt+0x388a0>
  43c864:	nop
  43c868:	stp	x29, x30, [sp, #-128]!
  43c86c:	mov	x29, sp
  43c870:	stp	x19, x20, [sp, #16]
  43c874:	mov	x20, x1
  43c878:	stp	x21, x22, [sp, #32]
  43c87c:	mov	x22, x0
  43c880:	mov	x21, x2
  43c884:	mov	x0, #0x48                  	// #72
  43c888:	bl	4266b0 <ferror@plt+0x22720>
  43c88c:	mov	x19, x0
  43c890:	add	x0, sp, #0x40
  43c894:	bl	403630 <pthread_attr_init@plt>
  43c898:	cbnz	w0, 43c9c0 <ferror@plt+0x38a30>
  43c89c:	cbnz	x20, 43c954 <ferror@plt+0x389c4>
  43c8a0:	mov	x2, x22
  43c8a4:	mov	x3, x19
  43c8a8:	add	x1, sp, #0x40
  43c8ac:	add	x0, x19, #0x30
  43c8b0:	bl	4039f0 <pthread_create@plt>
  43c8b4:	mov	w20, w0
  43c8b8:	add	x0, sp, #0x40
  43c8bc:	bl	4037e0 <pthread_attr_destroy@plt>
  43c8c0:	cbnz	w0, 43c914 <ferror@plt+0x38984>
  43c8c4:	cmp	w20, #0xb
  43c8c8:	b.eq	43ca30 <ferror@plt+0x38aa0>  // b.none
  43c8cc:	cbz	w20, 43c974 <ferror@plt+0x389e4>
  43c8d0:	mov	w0, w20
  43c8d4:	bl	4283c8 <ferror@plt+0x24438>
  43c8d8:	adrp	x7, 488000 <ferror@plt+0x84070>
  43c8dc:	mov	x6, x0
  43c8e0:	adrp	x5, 488000 <ferror@plt+0x84070>
  43c8e4:	adrp	x3, 488000 <ferror@plt+0x84070>
  43c8e8:	adrp	x2, 488000 <ferror@plt+0x84070>
  43c8ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43c8f0:	add	x7, x7, #0xaf8
  43c8f4:	add	x5, x5, #0xb30
  43c8f8:	add	x3, x3, #0xa78
  43c8fc:	add	x2, x2, #0xa88
  43c900:	add	x0, x0, #0xf78
  43c904:	mov	w4, #0x478                 	// #1144
  43c908:	mov	w1, #0x4                   	// #4
  43c90c:	bl	4199b8 <ferror@plt+0x15a28>
  43c910:	b	43c910 <ferror@plt+0x38980>
  43c914:	bl	4283c8 <ferror@plt+0x24438>
  43c918:	mov	x6, x0
  43c91c:	adrp	x7, 488000 <ferror@plt+0x84070>
  43c920:	adrp	x5, 488000 <ferror@plt+0x84070>
  43c924:	adrp	x3, 488000 <ferror@plt+0x84070>
  43c928:	adrp	x2, 488000 <ferror@plt+0x84070>
  43c92c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43c930:	add	x7, x7, #0xab8
  43c934:	add	x5, x5, #0xb30
  43c938:	add	x3, x3, #0xa78
  43c93c:	add	x2, x2, #0xa88
  43c940:	add	x0, x0, #0xf78
  43c944:	mov	w4, #0x46e                 	// #1134
  43c948:	mov	w1, #0x4                   	// #4
  43c94c:	bl	4199b8 <ferror@plt+0x15a28>
  43c950:	b	43c950 <ferror@plt+0x389c0>
  43c954:	mov	w0, #0x4b                  	// #75
  43c958:	bl	403d80 <sysconf@plt>
  43c95c:	cmp	x0, x20
  43c960:	b.hi	43ca0c <ferror@plt+0x38a7c>  // b.pmore
  43c964:	mov	x1, x20
  43c968:	add	x0, sp, #0x40
  43c96c:	bl	4038e0 <pthread_attr_setstacksize@plt>
  43c970:	b	43c8a0 <ferror@plt+0x38910>
  43c974:	mov	x0, #0x30                  	// #48
  43c978:	bl	403790 <malloc@plt>
  43c97c:	mov	x20, x0
  43c980:	cbz	x0, 43ca1c <ferror@plt+0x38a8c>
  43c984:	add	x0, sp, #0x38
  43c988:	bl	4035d0 <pthread_mutexattr_init@plt>
  43c98c:	mov	w1, #0x3                   	// #3
  43c990:	add	x0, sp, #0x38
  43c994:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43c998:	add	x1, sp, #0x38
  43c99c:	mov	x0, x20
  43c9a0:	bl	4039b0 <pthread_mutex_init@plt>
  43c9a4:	cbnz	w0, 43ca00 <ferror@plt+0x38a70>
  43c9a8:	str	x20, [x19, #64]
  43c9ac:	mov	x0, x19
  43c9b0:	ldp	x19, x20, [sp, #16]
  43c9b4:	ldp	x21, x22, [sp, #32]
  43c9b8:	ldp	x29, x30, [sp], #128
  43c9bc:	ret
  43c9c0:	bl	4283c8 <ferror@plt+0x24438>
  43c9c4:	mov	x6, x0
  43c9c8:	adrp	x7, 488000 <ferror@plt+0x84070>
  43c9cc:	adrp	x5, 488000 <ferror@plt+0x84070>
  43c9d0:	adrp	x3, 488000 <ferror@plt+0x84070>
  43c9d4:	adrp	x2, 488000 <ferror@plt+0x84070>
  43c9d8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43c9dc:	add	x7, x7, #0xa58
  43c9e0:	add	x5, x5, #0xb30
  43c9e4:	add	x3, x3, #0xa78
  43c9e8:	add	x2, x2, #0xa88
  43c9ec:	add	x0, x0, #0xf78
  43c9f0:	mov	w4, #0x45e                 	// #1118
  43c9f4:	mov	w1, #0x4                   	// #4
  43c9f8:	bl	4199b8 <ferror@plt+0x15a28>
  43c9fc:	b	43c9fc <ferror@plt+0x38a6c>
  43ca00:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ca04:	add	x1, x1, #0x950
  43ca08:	bl	43b738 <ferror@plt+0x377a8>
  43ca0c:	mov	w0, #0x4b                  	// #75
  43ca10:	bl	403d80 <sysconf@plt>
  43ca14:	mov	x20, x0
  43ca18:	b	43c964 <ferror@plt+0x389d4>
  43ca1c:	bl	403e80 <__errno_location@plt>
  43ca20:	ldr	w0, [x0]
  43ca24:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ca28:	add	x1, x1, #0x918
  43ca2c:	bl	43b738 <ferror@plt+0x377a8>
  43ca30:	bl	431ce8 <ferror@plt+0x2dd58>
  43ca34:	mov	w22, w0
  43ca38:	mov	w0, w20
  43ca3c:	bl	4283c8 <ferror@plt+0x24438>
  43ca40:	adrp	x3, 488000 <ferror@plt+0x84070>
  43ca44:	mov	x4, x0
  43ca48:	add	x3, x3, #0xad8
  43ca4c:	mov	w2, #0x0                   	// #0
  43ca50:	mov	w1, w22
  43ca54:	mov	x0, x21
  43ca58:	bl	409b68 <ferror@plt+0x5bd8>
  43ca5c:	mov	x1, x19
  43ca60:	mov	x0, #0x48                  	// #72
  43ca64:	mov	x19, #0x0                   	// #0
  43ca68:	bl	426730 <ferror@plt+0x227a0>
  43ca6c:	b	43c9ac <ferror@plt+0x38a1c>
  43ca70:	b	403b50 <sched_yield@plt>
  43ca74:	nop
  43ca78:	stp	x29, x30, [sp, #-48]!
  43ca7c:	mov	x29, sp
  43ca80:	stp	x19, x20, [sp, #16]
  43ca84:	mov	x19, x0
  43ca88:	dmb	ish
  43ca8c:	ldr	x0, [x0, #64]
  43ca90:	cbz	x0, 43caf4 <ferror@plt+0x38b64>
  43ca94:	bl	403ed0 <pthread_mutex_lock@plt>
  43ca98:	cbz	w0, 43caa8 <ferror@plt+0x38b18>
  43ca9c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43caa0:	add	x1, x1, #0x968
  43caa4:	bl	43b738 <ferror@plt+0x377a8>
  43caa8:	ldr	w0, [x19, #56]
  43caac:	cbnz	w0, 43cac8 <ferror@plt+0x38b38>
  43cab0:	ldr	x0, [x19, #48]
  43cab4:	mov	x1, #0x0                   	// #0
  43cab8:	bl	403a30 <pthread_join@plt>
  43cabc:	cbnz	w0, 43cbac <ferror@plt+0x38c1c>
  43cac0:	mov	w0, #0x1                   	// #1
  43cac4:	str	w0, [x19, #56]
  43cac8:	dmb	ish
  43cacc:	ldr	x0, [x19, #64]
  43cad0:	cbz	x0, 43cb50 <ferror@plt+0x38bc0>
  43cad4:	bl	403ef0 <pthread_mutex_unlock@plt>
  43cad8:	cbz	w0, 43cae8 <ferror@plt+0x38b58>
  43cadc:	adrp	x1, 488000 <ferror@plt+0x84070>
  43cae0:	add	x1, x1, #0x980
  43cae4:	bl	43b738 <ferror@plt+0x377a8>
  43cae8:	ldp	x19, x20, [sp, #16]
  43caec:	ldp	x29, x30, [sp], #48
  43caf0:	ret
  43caf4:	mov	x0, #0x30                  	// #48
  43caf8:	bl	403790 <malloc@plt>
  43cafc:	mov	x20, x0
  43cb00:	cbz	x0, 43cc14 <ferror@plt+0x38c84>
  43cb04:	add	x0, sp, #0x20
  43cb08:	bl	4035d0 <pthread_mutexattr_init@plt>
  43cb0c:	mov	w1, #0x3                   	// #3
  43cb10:	add	x0, sp, #0x20
  43cb14:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43cb18:	add	x1, sp, #0x20
  43cb1c:	mov	x0, x20
  43cb20:	bl	4039b0 <pthread_mutex_init@plt>
  43cb24:	cbnz	w0, 43cbf0 <ferror@plt+0x38c60>
  43cb28:	add	x0, x19, #0x40
  43cb2c:	ldxr	x1, [x0]
  43cb30:	cbnz	x1, 43cb3c <ferror@plt+0x38bac>
  43cb34:	stlxr	w2, x20, [x0]
  43cb38:	cbnz	w2, 43cb2c <ferror@plt+0x38b9c>
  43cb3c:	dmb	ish
  43cb40:	cmp	x1, #0x0
  43cb44:	b.ne	43cc28 <ferror@plt+0x38c98>  // b.any
  43cb48:	ldr	x0, [x19, #64]
  43cb4c:	b	43ca94 <ferror@plt+0x38b04>
  43cb50:	mov	x0, #0x30                  	// #48
  43cb54:	bl	403790 <malloc@plt>
  43cb58:	mov	x20, x0
  43cb5c:	cbz	x0, 43cc14 <ferror@plt+0x38c84>
  43cb60:	add	x0, sp, #0x28
  43cb64:	bl	4035d0 <pthread_mutexattr_init@plt>
  43cb68:	mov	w1, #0x3                   	// #3
  43cb6c:	add	x0, sp, #0x28
  43cb70:	bl	4034e0 <pthread_mutexattr_settype@plt>
  43cb74:	add	x1, sp, #0x28
  43cb78:	mov	x0, x20
  43cb7c:	bl	4039b0 <pthread_mutex_init@plt>
  43cb80:	cbnz	w0, 43cbf0 <ferror@plt+0x38c60>
  43cb84:	add	x0, x19, #0x40
  43cb88:	ldxr	x1, [x0]
  43cb8c:	cbnz	x1, 43cb98 <ferror@plt+0x38c08>
  43cb90:	stlxr	w2, x20, [x0]
  43cb94:	cbnz	w2, 43cb88 <ferror@plt+0x38bf8>
  43cb98:	dmb	ish
  43cb9c:	cmp	x1, #0x0
  43cba0:	b.ne	43cbfc <ferror@plt+0x38c6c>  // b.any
  43cba4:	ldr	x0, [x19, #64]
  43cba8:	b	43cad4 <ferror@plt+0x38b44>
  43cbac:	bl	4283c8 <ferror@plt+0x24438>
  43cbb0:	mov	x6, x0
  43cbb4:	adrp	x5, 488000 <ferror@plt+0x84070>
  43cbb8:	add	x5, x5, #0xb30
  43cbbc:	adrp	x7, 488000 <ferror@plt+0x84070>
  43cbc0:	adrp	x3, 488000 <ferror@plt+0x84070>
  43cbc4:	adrp	x2, 488000 <ferror@plt+0x84070>
  43cbc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43cbcc:	add	x5, x5, #0x18
  43cbd0:	add	x7, x7, #0xb08
  43cbd4:	add	x3, x3, #0xa78
  43cbd8:	add	x2, x2, #0xa88
  43cbdc:	add	x0, x0, #0xf78
  43cbe0:	mov	w4, #0x496                 	// #1174
  43cbe4:	mov	w1, #0x4                   	// #4
  43cbe8:	bl	4199b8 <ferror@plt+0x15a28>
  43cbec:	b	43cbec <ferror@plt+0x38c5c>
  43cbf0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43cbf4:	add	x1, x1, #0x950
  43cbf8:	bl	43b738 <ferror@plt+0x377a8>
  43cbfc:	mov	x0, x20
  43cc00:	bl	403cc0 <pthread_mutex_destroy@plt>
  43cc04:	mov	x0, x20
  43cc08:	bl	403b90 <free@plt>
  43cc0c:	ldr	x0, [x19, #64]
  43cc10:	b	43cad4 <ferror@plt+0x38b44>
  43cc14:	bl	403e80 <__errno_location@plt>
  43cc18:	ldr	w0, [x0]
  43cc1c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43cc20:	add	x1, x1, #0x918
  43cc24:	bl	43b738 <ferror@plt+0x377a8>
  43cc28:	mov	x0, x20
  43cc2c:	bl	403cc0 <pthread_mutex_destroy@plt>
  43cc30:	mov	x0, x20
  43cc34:	bl	403b90 <free@plt>
  43cc38:	ldr	x0, [x19, #64]
  43cc3c:	b	43ca94 <ferror@plt+0x38b04>
  43cc40:	stp	x29, x30, [sp, #-16]!
  43cc44:	mov	x0, #0x0                   	// #0
  43cc48:	mov	x29, sp
  43cc4c:	bl	403a60 <pthread_exit@plt>
  43cc50:	mov	x1, x0
  43cc54:	mov	w5, #0x0                   	// #0
  43cc58:	mov	w4, #0x0                   	// #0
  43cc5c:	mov	w3, #0x0                   	// #0
  43cc60:	mov	w2, #0x0                   	// #0
  43cc64:	mov	w0, #0xf                   	// #15
  43cc68:	b	403ec0 <prctl@plt>
  43cc6c:	nop
  43cc70:	ldr	x0, [x0, #104]
  43cc74:	b	446340 <ferror@plt+0x423b0>
  43cc78:	stp	x29, x30, [sp, #-32]!
  43cc7c:	mov	x29, sp
  43cc80:	str	x19, [sp, #16]
  43cc84:	mov	x19, x0
  43cc88:	ldr	x0, [x0, #104]
  43cc8c:	bl	445978 <ferror@plt+0x419e8>
  43cc90:	ldrh	w1, [x19, #102]
  43cc94:	ldr	w2, [x19, #112]
  43cc98:	orr	w0, w1, w0
  43cc9c:	and	w0, w0, w2
  43cca0:	ldr	x19, [sp, #16]
  43cca4:	ldp	x29, x30, [sp], #32
  43cca8:	ret
  43ccac:	nop
  43ccb0:	stp	x29, x30, [sp, #-32]!
  43ccb4:	mov	x29, sp
  43ccb8:	stp	x19, x20, [sp, #16]
  43ccbc:	mov	x19, x0
  43ccc0:	mov	x20, x1
  43ccc4:	ldr	x0, [x0, #104]
  43ccc8:	bl	445978 <ferror@plt+0x419e8>
  43cccc:	mov	w1, #0xffffffff            	// #-1
  43ccd0:	str	w1, [x20]
  43ccd4:	ldr	w1, [x19, #112]
  43ccd8:	ldp	x19, x20, [sp, #16]
  43ccdc:	bics	wzr, w1, w0
  43cce0:	cset	w0, eq  // eq = none
  43cce4:	ldp	x29, x30, [sp], #32
  43cce8:	ret
  43ccec:	nop
  43ccf0:	b	417d40 <ferror@plt+0x13db0>
  43ccf4:	nop
  43ccf8:	stp	x29, x30, [sp, #-48]!
  43ccfc:	mov	x29, sp
  43cd00:	stp	x19, x20, [sp, #16]
  43cd04:	mov	x20, x0
  43cd08:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  43cd0c:	add	x0, x0, #0x888
  43cd10:	str	x21, [sp, #32]
  43cd14:	mov	w21, w1
  43cd18:	mov	w1, #0x78                  	// #120
  43cd1c:	bl	4117e8 <ferror@plt+0xd858>
  43cd20:	mov	x19, x0
  43cd24:	adrp	x1, 488000 <ferror@plt+0x84070>
  43cd28:	add	x1, x1, #0xb60
  43cd2c:	bl	412710 <ferror@plt+0xe780>
  43cd30:	str	x20, [x19, #104]
  43cd34:	mov	x0, x20
  43cd38:	bl	445188 <ferror@plt+0x411f8>
  43cd3c:	ldr	w0, [x20, #112]
  43cd40:	add	x1, x19, #0x60
  43cd44:	str	w0, [x19, #96]
  43cd48:	mov	x0, x19
  43cd4c:	strh	w21, [x19, #100]
  43cd50:	str	w21, [x19, #112]
  43cd54:	bl	411af8 <ferror@plt+0xdb68>
  43cd58:	mov	x0, x19
  43cd5c:	ldp	x19, x20, [sp, #16]
  43cd60:	ldr	x21, [sp, #32]
  43cd64:	ldp	x29, x30, [sp], #48
  43cd68:	ret
  43cd6c:	nop
  43cd70:	stp	x29, x30, [sp, #-64]!
  43cd74:	mov	x29, sp
  43cd78:	stp	x19, x20, [sp, #16]
  43cd7c:	mov	x20, x2
  43cd80:	stp	x21, x22, [sp, #32]
  43cd84:	mov	x22, x0
  43cd88:	mov	x21, x1
  43cd8c:	stp	x23, x24, [sp, #48]
  43cd90:	mov	x23, x3
  43cd94:	mov	x24, x4
  43cd98:	ldr	w0, [x22, #112]
  43cd9c:	mov	x2, x20
  43cda0:	mov	x1, x21
  43cda4:	bl	403a20 <write@plt>
  43cda8:	mov	x5, x0
  43cdac:	tbz	x0, #63, 43ce18 <ferror@plt+0x38e88>
  43cdb0:	bl	403e80 <__errno_location@plt>
  43cdb4:	ldr	w19, [x0]
  43cdb8:	str	xzr, [x23]
  43cdbc:	cmp	w19, #0x4
  43cdc0:	b.eq	43cd98 <ferror@plt+0x38e08>  // b.none
  43cdc4:	cmp	w19, #0xb
  43cdc8:	mov	w0, #0x3                   	// #3
  43cdcc:	b.eq	43ce04 <ferror@plt+0x38e74>  // b.none
  43cdd0:	bl	448d50 <ferror@plt+0x44dc0>
  43cdd4:	mov	w20, w0
  43cdd8:	mov	w0, w19
  43cddc:	bl	4459d0 <ferror@plt+0x41a40>
  43cde0:	mov	w21, w0
  43cde4:	mov	w0, w19
  43cde8:	bl	4283c8 <ferror@plt+0x24438>
  43cdec:	mov	x3, x0
  43cdf0:	mov	w2, w21
  43cdf4:	mov	x0, x24
  43cdf8:	mov	w1, w20
  43cdfc:	bl	409cc8 <ferror@plt+0x5d38>
  43ce00:	mov	w0, #0x0                   	// #0
  43ce04:	ldp	x19, x20, [sp, #16]
  43ce08:	ldp	x21, x22, [sp, #32]
  43ce0c:	ldp	x23, x24, [sp, #48]
  43ce10:	ldp	x29, x30, [sp], #64
  43ce14:	ret
  43ce18:	mov	w0, #0x1                   	// #1
  43ce1c:	str	x5, [x23]
  43ce20:	b	43ce04 <ferror@plt+0x38e74>
  43ce24:	nop
  43ce28:	stp	x29, x30, [sp, #-64]!
  43ce2c:	cmp	x2, #0x0
  43ce30:	mov	x29, sp
  43ce34:	stp	x19, x20, [sp, #16]
  43ce38:	stp	x21, x22, [sp, #32]
  43ce3c:	mov	x22, x0
  43ce40:	mov	x21, x1
  43ce44:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43ce48:	csel	x19, x2, x0, ge  // ge = tcont
  43ce4c:	stp	x23, x24, [sp, #48]
  43ce50:	mov	x23, x3
  43ce54:	mov	x24, x4
  43ce58:	ldr	w0, [x22, #112]
  43ce5c:	mov	x2, x19
  43ce60:	mov	x1, x21
  43ce64:	bl	403d50 <read@plt>
  43ce68:	cmp	x0, #0x0
  43ce6c:	b.ge	43ced8 <ferror@plt+0x38f48>  // b.tcont
  43ce70:	bl	403e80 <__errno_location@plt>
  43ce74:	ldr	w20, [x0]
  43ce78:	str	xzr, [x23]
  43ce7c:	cmp	w20, #0x4
  43ce80:	b.eq	43ce58 <ferror@plt+0x38ec8>  // b.none
  43ce84:	cmp	w20, #0xb
  43ce88:	mov	w0, #0x3                   	// #3
  43ce8c:	b.eq	43cec4 <ferror@plt+0x38f34>  // b.none
  43ce90:	bl	448d50 <ferror@plt+0x44dc0>
  43ce94:	mov	w19, w0
  43ce98:	mov	w0, w20
  43ce9c:	bl	4459d0 <ferror@plt+0x41a40>
  43cea0:	mov	w21, w0
  43cea4:	mov	w0, w20
  43cea8:	bl	4283c8 <ferror@plt+0x24438>
  43ceac:	mov	x3, x0
  43ceb0:	mov	w2, w21
  43ceb4:	mov	x0, x24
  43ceb8:	mov	w1, w19
  43cebc:	bl	409cc8 <ferror@plt+0x5d38>
  43cec0:	mov	w0, #0x0                   	// #0
  43cec4:	ldp	x19, x20, [sp, #16]
  43cec8:	ldp	x21, x22, [sp, #32]
  43cecc:	ldp	x23, x24, [sp, #48]
  43ced0:	ldp	x29, x30, [sp], #64
  43ced4:	ret
  43ced8:	cset	w1, eq  // eq = none
  43cedc:	str	x0, [x23]
  43cee0:	add	w0, w1, #0x1
  43cee4:	b	43cec4 <ferror@plt+0x38f34>
  43cee8:	stp	x29, x30, [sp, #-48]!
  43ceec:	mov	x29, sp
  43cef0:	stp	x19, x20, [sp, #16]
  43cef4:	mov	x19, x0
  43cef8:	mov	x20, x1
  43cefc:	ldr	x0, [x0, #104]
  43cf00:	str	x21, [sp, #32]
  43cf04:	mov	x21, x2
  43cf08:	bl	445978 <ferror@plt+0x419e8>
  43cf0c:	cbz	x20, 43cf3c <ferror@plt+0x38fac>
  43cf10:	ldrh	w3, [x19, #102]
  43cf14:	mov	x2, x21
  43cf18:	mov	x16, x20
  43cf1c:	orr	w1, w3, w0
  43cf20:	ldr	w3, [x19, #112]
  43cf24:	ldr	x21, [sp, #32]
  43cf28:	and	w1, w1, w3
  43cf2c:	ldr	x0, [x19, #104]
  43cf30:	ldp	x19, x20, [sp, #16]
  43cf34:	ldp	x29, x30, [sp], #48
  43cf38:	br	x16
  43cf3c:	mov	w1, #0x10                  	// #16
  43cf40:	adrp	x2, 488000 <ferror@plt+0x84070>
  43cf44:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43cf48:	add	x2, x2, #0xb78
  43cf4c:	add	x0, x0, #0xf78
  43cf50:	bl	4199b8 <ferror@plt+0x15a28>
  43cf54:	mov	w0, #0x0                   	// #0
  43cf58:	ldp	x19, x20, [sp, #16]
  43cf5c:	ldr	x21, [sp, #32]
  43cf60:	ldp	x29, x30, [sp], #48
  43cf64:	ret
  43cf68:	stp	x29, x30, [sp, #-32]!
  43cf6c:	mov	w1, #0x3                   	// #3
  43cf70:	mov	x29, sp
  43cf74:	str	x19, [sp, #16]
  43cf78:	mov	x19, x0
  43cf7c:	ldr	w0, [x0, #112]
  43cf80:	bl	403ca0 <fcntl@plt>
  43cf84:	cmn	w0, #0x1
  43cf88:	b.eq	43d02c <ferror@plt+0x3909c>  // b.none
  43cf8c:	mov	w1, w0
  43cf90:	ubfx	x0, x1, #10, #1
  43cf94:	tst	x1, #0x800
  43cf98:	orr	w2, w0, #0x2
  43cf9c:	and	w1, w1, #0x3
  43cfa0:	csel	w0, w2, w0, ne  // ne = any
  43cfa4:	cmp	w1, #0x1
  43cfa8:	b.eq	43d010 <ferror@plt+0x39080>  // b.none
  43cfac:	cmp	w1, #0x2
  43cfb0:	b.eq	43cff8 <ferror@plt+0x39068>  // b.none
  43cfb4:	cbz	w1, 43cfdc <ferror@plt+0x3904c>
  43cfb8:	adrp	x3, 488000 <ferror@plt+0x84070>
  43cfbc:	adrp	x1, 488000 <ferror@plt+0x84070>
  43cfc0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43cfc4:	add	x3, x3, #0xc60
  43cfc8:	add	x1, x1, #0xbf8
  43cfcc:	add	x0, x0, #0xf78
  43cfd0:	mov	x4, #0x0                   	// #0
  43cfd4:	mov	w2, #0x1b8                 	// #440
  43cfd8:	bl	430e98 <ferror@plt+0x2cf08>
  43cfdc:	ldrb	w1, [x19, #94]
  43cfe0:	and	w1, w1, #0xffffffe7
  43cfe4:	orr	w1, w1, #0x8
  43cfe8:	strb	w1, [x19, #94]
  43cfec:	ldr	x19, [sp, #16]
  43cff0:	ldp	x29, x30, [sp], #32
  43cff4:	ret
  43cff8:	ldrb	w1, [x19, #94]
  43cffc:	orr	w1, w1, #0x18
  43d000:	strb	w1, [x19, #94]
  43d004:	ldr	x19, [sp, #16]
  43d008:	ldp	x29, x30, [sp], #32
  43d00c:	ret
  43d010:	ldrb	w1, [x19, #94]
  43d014:	and	w1, w1, #0xffffffe7
  43d018:	orr	w1, w1, #0x10
  43d01c:	strb	w1, [x19, #94]
  43d020:	ldr	x19, [sp, #16]
  43d024:	ldp	x29, x30, [sp], #32
  43d028:	ret
  43d02c:	bl	403e80 <__errno_location@plt>
  43d030:	ldr	w19, [x0]
  43d034:	mov	w0, w19
  43d038:	bl	4283c8 <ferror@plt+0x24438>
  43d03c:	mov	w4, w19
  43d040:	mov	x3, x0
  43d044:	mov	w1, #0x10                  	// #16
  43d048:	adrp	x2, 488000 <ferror@plt+0x84070>
  43d04c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d050:	add	x2, x2, #0xbc0
  43d054:	add	x0, x0, #0xf78
  43d058:	bl	4199b8 <ferror@plt+0x15a28>
  43d05c:	mov	w0, #0x0                   	// #0
  43d060:	ldr	x19, [sp, #16]
  43d064:	ldp	x29, x30, [sp], #32
  43d068:	ret
  43d06c:	nop
  43d070:	stp	x29, x30, [sp, #-48]!
  43d074:	ands	w4, w1, #0x1
  43d078:	mov	x5, #0xc00                 	// #3072
  43d07c:	mov	x29, sp
  43d080:	mov	x3, #0x800                 	// #2048
  43d084:	csel	x3, x3, x5, eq  // eq = none
  43d088:	ldr	w0, [x0, #112]
  43d08c:	cmp	w4, #0x0
  43d090:	mov	x4, #0x400                 	// #1024
  43d094:	csel	x4, xzr, x4, eq  // eq = none
  43d098:	tst	x1, #0x2
  43d09c:	mov	w1, #0x4                   	// #4
  43d0a0:	stp	x19, x20, [sp, #16]
  43d0a4:	mov	x19, x2
  43d0a8:	csel	x2, x4, x3, eq  // eq = none
  43d0ac:	bl	403ca0 <fcntl@plt>
  43d0b0:	cmn	w0, #0x1
  43d0b4:	b.eq	43d0c8 <ferror@plt+0x39138>  // b.none
  43d0b8:	mov	w0, #0x1                   	// #1
  43d0bc:	ldp	x19, x20, [sp, #16]
  43d0c0:	ldp	x29, x30, [sp], #48
  43d0c4:	ret
  43d0c8:	stp	x21, x22, [sp, #32]
  43d0cc:	bl	403e80 <__errno_location@plt>
  43d0d0:	ldr	w22, [x0]
  43d0d4:	bl	448d50 <ferror@plt+0x44dc0>
  43d0d8:	mov	w20, w0
  43d0dc:	mov	w0, w22
  43d0e0:	bl	4459d0 <ferror@plt+0x41a40>
  43d0e4:	mov	w21, w0
  43d0e8:	mov	w0, w22
  43d0ec:	bl	4283c8 <ferror@plt+0x24438>
  43d0f0:	mov	x3, x0
  43d0f4:	mov	w2, w21
  43d0f8:	mov	w1, w20
  43d0fc:	mov	x0, x19
  43d100:	bl	409cc8 <ferror@plt+0x5d38>
  43d104:	mov	w0, #0x0                   	// #0
  43d108:	ldp	x19, x20, [sp, #16]
  43d10c:	ldp	x21, x22, [sp, #32]
  43d110:	ldp	x29, x30, [sp], #48
  43d114:	ret
  43d118:	stp	x29, x30, [sp, #-48]!
  43d11c:	cmp	w2, #0x2
  43d120:	mov	x29, sp
  43d124:	stp	x19, x20, [sp, #16]
  43d128:	b.hi	43d1ac <ferror@plt+0x3921c>  // b.pmore
  43d12c:	adrp	x4, 488000 <ferror@plt+0x84070>
  43d130:	add	x4, x4, #0xc60
  43d134:	add	x4, x4, #0x18
  43d138:	ldr	w0, [x0, #112]
  43d13c:	mov	x19, x3
  43d140:	ldr	w2, [x4, w2, uxtw #2]
  43d144:	bl	4036c0 <lseek@plt>
  43d148:	tbnz	x0, #63, 43d15c <ferror@plt+0x391cc>
  43d14c:	mov	w0, #0x1                   	// #1
  43d150:	ldp	x19, x20, [sp, #16]
  43d154:	ldp	x29, x30, [sp], #48
  43d158:	ret
  43d15c:	stp	x21, x22, [sp, #32]
  43d160:	bl	403e80 <__errno_location@plt>
  43d164:	ldr	w22, [x0]
  43d168:	bl	448d50 <ferror@plt+0x44dc0>
  43d16c:	mov	w20, w0
  43d170:	mov	w0, w22
  43d174:	bl	4459d0 <ferror@plt+0x41a40>
  43d178:	mov	w21, w0
  43d17c:	mov	w0, w22
  43d180:	bl	4283c8 <ferror@plt+0x24438>
  43d184:	mov	x3, x0
  43d188:	mov	w2, w21
  43d18c:	mov	w1, w20
  43d190:	mov	x0, x19
  43d194:	bl	409cc8 <ferror@plt+0x5d38>
  43d198:	mov	w0, #0x0                   	// #0
  43d19c:	ldp	x19, x20, [sp, #16]
  43d1a0:	ldp	x21, x22, [sp, #32]
  43d1a4:	ldp	x29, x30, [sp], #48
  43d1a8:	ret
  43d1ac:	adrp	x3, 488000 <ferror@plt+0x84070>
  43d1b0:	add	x3, x3, #0xc60
  43d1b4:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d1b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d1bc:	add	x3, x3, #0x28
  43d1c0:	add	x1, x1, #0xbf8
  43d1c4:	add	x0, x0, #0xf78
  43d1c8:	mov	x4, #0x0                   	// #0
  43d1cc:	mov	w2, #0x121                 	// #289
  43d1d0:	stp	x21, x22, [sp, #32]
  43d1d4:	bl	430e98 <ferror@plt+0x2cf08>
  43d1d8:	stp	x29, x30, [sp, #-48]!
  43d1dc:	mov	x29, sp
  43d1e0:	ldr	w0, [x0, #112]
  43d1e4:	stp	x19, x20, [sp, #16]
  43d1e8:	mov	x19, x1
  43d1ec:	bl	4039c0 <close@plt>
  43d1f0:	tbnz	w0, #31, 43d204 <ferror@plt+0x39274>
  43d1f4:	mov	w0, #0x1                   	// #1
  43d1f8:	ldp	x19, x20, [sp, #16]
  43d1fc:	ldp	x29, x30, [sp], #48
  43d200:	ret
  43d204:	stp	x21, x22, [sp, #32]
  43d208:	bl	403e80 <__errno_location@plt>
  43d20c:	ldr	w22, [x0]
  43d210:	bl	448d50 <ferror@plt+0x44dc0>
  43d214:	mov	w20, w0
  43d218:	mov	w0, w22
  43d21c:	bl	4459d0 <ferror@plt+0x41a40>
  43d220:	mov	w21, w0
  43d224:	mov	w0, w22
  43d228:	bl	4283c8 <ferror@plt+0x24438>
  43d22c:	mov	x3, x0
  43d230:	mov	w2, w21
  43d234:	mov	w1, w20
  43d238:	mov	x0, x19
  43d23c:	bl	409cc8 <ferror@plt+0x5d38>
  43d240:	mov	w0, #0x0                   	// #0
  43d244:	ldp	x19, x20, [sp, #16]
  43d248:	ldp	x21, x22, [sp, #32]
  43d24c:	ldp	x29, x30, [sp], #48
  43d250:	ret
  43d254:	nop
  43d258:	stp	x29, x30, [sp, #-192]!
  43d25c:	mov	x29, sp
  43d260:	stp	x19, x20, [sp, #16]
  43d264:	cbz	x0, 43d2fc <ferror@plt+0x3936c>
  43d268:	mov	x3, x1
  43d26c:	cbz	x1, 43d330 <ferror@plt+0x393a0>
  43d270:	mov	x20, x2
  43d274:	cbz	x2, 43d2b4 <ferror@plt+0x39324>
  43d278:	ldr	x1, [x2]
  43d27c:	cbz	x1, 43d2b4 <ferror@plt+0x39324>
  43d280:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d284:	add	x1, x1, #0xc60
  43d288:	add	x1, x1, #0x38
  43d28c:	mov	x19, #0x0                   	// #0
  43d290:	adrp	x2, 488000 <ferror@plt+0x84070>
  43d294:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d298:	add	x2, x2, #0xc18
  43d29c:	add	x0, x0, #0xf78
  43d2a0:	bl	419d28 <ferror@plt+0x15d98>
  43d2a4:	mov	x0, x19
  43d2a8:	ldp	x19, x20, [sp, #16]
  43d2ac:	ldp	x29, x30, [sp], #192
  43d2b0:	ret
  43d2b4:	ldrb	w1, [x3]
  43d2b8:	cmp	w1, #0x72
  43d2bc:	b.eq	43d4e4 <ferror@plt+0x39554>  // b.none
  43d2c0:	cmp	w1, #0x77
  43d2c4:	b.eq	43d364 <ferror@plt+0x393d4>  // b.none
  43d2c8:	cmp	w1, #0x61
  43d2cc:	b.eq	43d448 <ferror@plt+0x394b8>  // b.none
  43d2d0:	adrp	x2, 488000 <ferror@plt+0x84070>
  43d2d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d2d8:	add	x2, x2, #0xc40
  43d2dc:	add	x0, x0, #0xf78
  43d2e0:	mov	w1, #0x10                  	// #16
  43d2e4:	mov	x19, #0x0                   	// #0
  43d2e8:	bl	4199b8 <ferror@plt+0x15a28>
  43d2ec:	mov	x0, x19
  43d2f0:	ldp	x19, x20, [sp, #16]
  43d2f4:	ldp	x29, x30, [sp], #192
  43d2f8:	ret
  43d2fc:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d300:	add	x1, x1, #0xc60
  43d304:	add	x1, x1, #0x38
  43d308:	mov	x19, #0x0                   	// #0
  43d30c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  43d310:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d314:	add	x2, x2, #0x448
  43d318:	add	x0, x0, #0xf78
  43d31c:	bl	419d28 <ferror@plt+0x15d98>
  43d320:	mov	x0, x19
  43d324:	ldp	x19, x20, [sp, #16]
  43d328:	ldp	x29, x30, [sp], #192
  43d32c:	ret
  43d330:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d334:	add	x1, x1, #0xc60
  43d338:	add	x1, x1, #0x38
  43d33c:	mov	x19, #0x0                   	// #0
  43d340:	adrp	x2, 488000 <ferror@plt+0x84070>
  43d344:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d348:	add	x2, x2, #0xc08
  43d34c:	add	x0, x0, #0xf78
  43d350:	bl	419d28 <ferror@plt+0x15d98>
  43d354:	mov	x0, x19
  43d358:	ldp	x19, x20, [sp, #16]
  43d35c:	ldp	x29, x30, [sp], #192
  43d360:	ret
  43d364:	ldrb	w1, [x3, #1]
  43d368:	cbz	w1, 43d50c <ferror@plt+0x3957c>
  43d36c:	cmp	w1, #0x2b
  43d370:	b.ne	43d2d0 <ferror@plt+0x39340>  // b.any
  43d374:	stp	x21, x22, [sp, #32]
  43d378:	mov	w1, #0x242                 	// #578
  43d37c:	mov	w21, #0xa                   	// #10
  43d380:	ldrb	w2, [x3, #2]
  43d384:	cbnz	w2, 43d46c <ferror@plt+0x394dc>
  43d388:	mov	w2, #0x1b6                 	// #438
  43d38c:	bl	4037b0 <open@plt>
  43d390:	mov	w22, w0
  43d394:	cmn	w0, #0x1
  43d398:	b.eq	43d53c <ferror@plt+0x395ac>  // b.none
  43d39c:	mov	w1, w0
  43d3a0:	add	x2, sp, #0x40
  43d3a4:	mov	w0, #0x0                   	// #0
  43d3a8:	bl	403dc0 <__fxstat@plt>
  43d3ac:	cmn	w0, #0x1
  43d3b0:	b.eq	43d588 <ferror@plt+0x395f8>  // b.none
  43d3b4:	mov	x0, #0x78                  	// #120
  43d3b8:	bl	417c00 <ferror@plt+0x13c70>
  43d3bc:	ldr	w1, [sp, #80]
  43d3c0:	mov	x19, x0
  43d3c4:	mov	w2, #0xb000                	// #45056
  43d3c8:	and	w0, w1, #0xf000
  43d3cc:	and	w1, w1, w2
  43d3d0:	cmp	w0, #0x8, lsl #12
  43d3d4:	mov	w0, #0x2000                	// #8192
  43d3d8:	ccmp	w1, w0, #0x4, ne  // ne = any
  43d3dc:	ldrb	w0, [x19, #94]
  43d3e0:	cset	w1, eq  // eq = none
  43d3e4:	cmp	w21, #0x4
  43d3e8:	bfi	w0, w1, #5, #1
  43d3ec:	strb	w0, [x19, #94]
  43d3f0:	b.eq	43d47c <ferror@plt+0x394ec>  // b.none
  43d3f4:	b.hi	43d490 <ferror@plt+0x39500>  // b.pmore
  43d3f8:	cmp	w21, #0x1
  43d3fc:	b.ne	43d474 <ferror@plt+0x394e4>  // b.any
  43d400:	and	w0, w0, #0xffffffe7
  43d404:	orr	w0, w0, #0x8
  43d408:	strb	w0, [x19, #94]
  43d40c:	mov	x0, x19
  43d410:	bl	445120 <ferror@plt+0x41190>
  43d414:	ldrb	w1, [x19, #94]
  43d418:	adrp	x0, 4ac000 <ferror@plt+0xa8070>
  43d41c:	add	x0, x0, #0x888
  43d420:	str	w22, [x19, #112]
  43d424:	add	x0, x0, #0x30
  43d428:	orr	w1, w1, #0x4
  43d42c:	str	x0, [x19, #8]
  43d430:	mov	x0, x19
  43d434:	strb	w1, [x19, #94]
  43d438:	ldp	x19, x20, [sp, #16]
  43d43c:	ldp	x21, x22, [sp, #32]
  43d440:	ldp	x29, x30, [sp], #192
  43d444:	ret
  43d448:	ldrb	w1, [x3, #1]
  43d44c:	cbz	w1, 43d51c <ferror@plt+0x3958c>
  43d450:	cmp	w1, #0x2b
  43d454:	b.ne	43d2d0 <ferror@plt+0x39340>  // b.any
  43d458:	stp	x21, x22, [sp, #32]
  43d45c:	mov	w1, #0x442                 	// #1090
  43d460:	mov	w21, #0xc                   	// #12
  43d464:	ldrb	w2, [x3, #2]
  43d468:	cbz	w2, 43d388 <ferror@plt+0x393f8>
  43d46c:	ldp	x21, x22, [sp, #32]
  43d470:	b	43d2d0 <ferror@plt+0x39340>
  43d474:	cmp	w21, #0x2
  43d478:	b.ne	43d4a0 <ferror@plt+0x39510>  // b.any
  43d47c:	ldrb	w0, [x19, #94]
  43d480:	and	w0, w0, #0xffffffe7
  43d484:	orr	w0, w0, #0x10
  43d488:	strb	w0, [x19, #94]
  43d48c:	b	43d40c <ferror@plt+0x3947c>
  43d490:	cmp	w21, #0xa
  43d494:	b.hi	43d4cc <ferror@plt+0x3953c>  // b.pmore
  43d498:	cmp	w21, #0x8
  43d49c:	b.hi	43d4d4 <ferror@plt+0x39544>  // b.pmore
  43d4a0:	adrp	x3, 488000 <ferror@plt+0x84070>
  43d4a4:	add	x3, x3, #0xc60
  43d4a8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d4ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d4b0:	add	x3, x3, #0x50
  43d4b4:	add	x1, x1, #0xbf8
  43d4b8:	add	x0, x0, #0xf78
  43d4bc:	mov	x4, #0x0                   	// #0
  43d4c0:	mov	w2, #0x23d                 	// #573
  43d4c4:	str	x23, [sp, #48]
  43d4c8:	bl	430e98 <ferror@plt+0x2cf08>
  43d4cc:	cmp	w21, #0xc
  43d4d0:	b.ne	43d4a0 <ferror@plt+0x39510>  // b.any
  43d4d4:	ldrb	w0, [x19, #94]
  43d4d8:	orr	w0, w0, #0x18
  43d4dc:	strb	w0, [x19, #94]
  43d4e0:	b	43d40c <ferror@plt+0x3947c>
  43d4e4:	ldrb	w1, [x3, #1]
  43d4e8:	cbz	w1, 43d52c <ferror@plt+0x3959c>
  43d4ec:	cmp	w1, #0x2b
  43d4f0:	b.ne	43d2d0 <ferror@plt+0x39340>  // b.any
  43d4f4:	ldrb	w1, [x3, #2]
  43d4f8:	cbnz	w1, 43d2d0 <ferror@plt+0x39340>
  43d4fc:	mov	w1, #0x2                   	// #2
  43d500:	stp	x21, x22, [sp, #32]
  43d504:	mov	w21, #0x9                   	// #9
  43d508:	b	43d388 <ferror@plt+0x393f8>
  43d50c:	mov	w1, #0x241                 	// #577
  43d510:	stp	x21, x22, [sp, #32]
  43d514:	mov	w21, #0x2                   	// #2
  43d518:	b	43d388 <ferror@plt+0x393f8>
  43d51c:	mov	w1, #0x441                 	// #1089
  43d520:	stp	x21, x22, [sp, #32]
  43d524:	mov	w21, #0x4                   	// #4
  43d528:	b	43d388 <ferror@plt+0x393f8>
  43d52c:	mov	w1, #0x0                   	// #0
  43d530:	stp	x21, x22, [sp, #32]
  43d534:	mov	w21, #0x1                   	// #1
  43d538:	b	43d388 <ferror@plt+0x393f8>
  43d53c:	str	x23, [sp, #48]
  43d540:	bl	403e80 <__errno_location@plt>
  43d544:	ldr	w23, [x0]
  43d548:	mov	x19, #0x0                   	// #0
  43d54c:	bl	40b178 <ferror@plt+0x71e8>
  43d550:	mov	w21, w0
  43d554:	mov	w0, w23
  43d558:	bl	40b1b0 <ferror@plt+0x7220>
  43d55c:	mov	w22, w0
  43d560:	mov	w0, w23
  43d564:	bl	4283c8 <ferror@plt+0x24438>
  43d568:	mov	x3, x0
  43d56c:	mov	w2, w22
  43d570:	mov	w1, w21
  43d574:	mov	x0, x20
  43d578:	bl	409cc8 <ferror@plt+0x5d38>
  43d57c:	ldp	x21, x22, [sp, #32]
  43d580:	ldr	x23, [sp, #48]
  43d584:	b	43d2ec <ferror@plt+0x3935c>
  43d588:	str	x23, [sp, #48]
  43d58c:	bl	403e80 <__errno_location@plt>
  43d590:	mov	x1, x0
  43d594:	mov	x19, #0x0                   	// #0
  43d598:	mov	w0, w22
  43d59c:	ldr	w23, [x1]
  43d5a0:	bl	4039c0 <close@plt>
  43d5a4:	b	43d54c <ferror@plt+0x395bc>
  43d5a8:	stp	x29, x30, [sp, #-160]!
  43d5ac:	mov	x29, sp
  43d5b0:	stp	x19, x20, [sp, #16]
  43d5b4:	mov	w20, w0
  43d5b8:	mov	x0, #0x78                  	// #120
  43d5bc:	bl	417c00 <ferror@plt+0x13c70>
  43d5c0:	mov	x19, x0
  43d5c4:	bl	445120 <ferror@plt+0x41190>
  43d5c8:	adrp	x3, 4ac000 <ferror@plt+0xa8070>
  43d5cc:	add	x3, x3, #0x888
  43d5d0:	add	x3, x3, #0x30
  43d5d4:	mov	w1, w20
  43d5d8:	add	x2, sp, #0x20
  43d5dc:	mov	w0, #0x0                   	// #0
  43d5e0:	str	x3, [x19, #8]
  43d5e4:	str	w20, [x19, #112]
  43d5e8:	bl	403dc0 <__fxstat@plt>
  43d5ec:	cbnz	w0, 43d66c <ferror@plt+0x396dc>
  43d5f0:	ldr	w0, [sp, #48]
  43d5f4:	mov	w4, #0xb000                	// #45056
  43d5f8:	ldrb	w1, [x19, #94]
  43d5fc:	mov	w2, #0x2000                	// #8192
  43d600:	and	w3, w0, #0xf000
  43d604:	and	w0, w0, w4
  43d608:	cmp	w3, #0x8, lsl #12
  43d60c:	ccmp	w0, w2, #0x4, ne  // ne = any
  43d610:	cset	w0, eq  // eq = none
  43d614:	bfi	w1, w0, #5, #1
  43d618:	ldr	w0, [x19, #112]
  43d61c:	strb	w1, [x19, #94]
  43d620:	mov	w1, #0x3                   	// #3
  43d624:	bl	403ca0 <fcntl@plt>
  43d628:	cmn	w0, #0x1
  43d62c:	b.eq	43d68c <ferror@plt+0x396fc>  // b.none
  43d630:	and	w0, w0, #0x3
  43d634:	cmp	w0, #0x1
  43d638:	b.eq	43d708 <ferror@plt+0x39778>  // b.none
  43d63c:	cmp	w0, #0x2
  43d640:	b.eq	43d6ec <ferror@plt+0x3975c>  // b.none
  43d644:	cbz	w0, 43d6cc <ferror@plt+0x3973c>
  43d648:	adrp	x3, 488000 <ferror@plt+0x84070>
  43d64c:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d650:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d654:	add	x3, x3, #0xc60
  43d658:	add	x1, x1, #0xbf8
  43d65c:	add	x0, x0, #0xf78
  43d660:	mov	x4, #0x0                   	// #0
  43d664:	mov	w2, #0x1b8                 	// #440
  43d668:	bl	430e98 <ferror@plt+0x2cf08>
  43d66c:	ldrb	w0, [x19, #94]
  43d670:	mov	w1, #0x3                   	// #3
  43d674:	and	w0, w0, #0xffffffdf
  43d678:	strb	w0, [x19, #94]
  43d67c:	ldr	w0, [x19, #112]
  43d680:	bl	403ca0 <fcntl@plt>
  43d684:	cmn	w0, #0x1
  43d688:	b.ne	43d630 <ferror@plt+0x396a0>  // b.any
  43d68c:	bl	403e80 <__errno_location@plt>
  43d690:	ldr	w20, [x0]
  43d694:	mov	w0, w20
  43d698:	bl	4283c8 <ferror@plt+0x24438>
  43d69c:	mov	w4, w20
  43d6a0:	mov	x3, x0
  43d6a4:	mov	w1, #0x10                  	// #16
  43d6a8:	adrp	x2, 488000 <ferror@plt+0x84070>
  43d6ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43d6b0:	add	x2, x2, #0xbc0
  43d6b4:	add	x0, x0, #0xf78
  43d6b8:	bl	4199b8 <ferror@plt+0x15a28>
  43d6bc:	mov	x0, x19
  43d6c0:	ldp	x19, x20, [sp, #16]
  43d6c4:	ldp	x29, x30, [sp], #160
  43d6c8:	ret
  43d6cc:	ldrb	w0, [x19, #94]
  43d6d0:	and	w0, w0, #0xffffffe7
  43d6d4:	orr	w0, w0, #0x8
  43d6d8:	strb	w0, [x19, #94]
  43d6dc:	mov	x0, x19
  43d6e0:	ldp	x19, x20, [sp, #16]
  43d6e4:	ldp	x29, x30, [sp], #160
  43d6e8:	ret
  43d6ec:	ldrb	w0, [x19, #94]
  43d6f0:	orr	w0, w0, #0x18
  43d6f4:	strb	w0, [x19, #94]
  43d6f8:	mov	x0, x19
  43d6fc:	ldp	x19, x20, [sp, #16]
  43d700:	ldp	x29, x30, [sp], #160
  43d704:	ret
  43d708:	ldrb	w0, [x19, #94]
  43d70c:	and	w0, w0, #0xffffffe7
  43d710:	orr	w0, w0, #0x10
  43d714:	strb	w0, [x19, #94]
  43d718:	mov	x0, x19
  43d71c:	ldp	x19, x20, [sp, #16]
  43d720:	ldp	x29, x30, [sp], #160
  43d724:	ret
  43d728:	ldr	w0, [x0, #112]
  43d72c:	ret
  43d730:	stp	x29, x30, [sp, #-48]!
  43d734:	mov	x29, sp
  43d738:	stp	x19, x20, [sp, #16]
  43d73c:	mov	w20, w1
  43d740:	str	x21, [sp, #32]
  43d744:	mov	w21, w0
  43d748:	b	43d75c <ferror@plt+0x397cc>
  43d74c:	bl	403e80 <__errno_location@plt>
  43d750:	ldr	w2, [x0]
  43d754:	cmp	w2, #0x4
  43d758:	b.ne	43d770 <ferror@plt+0x397e0>  // b.any
  43d75c:	mov	w1, w20
  43d760:	mov	w0, w21
  43d764:	bl	403e00 <dup2@plt>
  43d768:	mov	w19, w0
  43d76c:	tbnz	w0, #31, 43d74c <ferror@plt+0x397bc>
  43d770:	mov	w0, w19
  43d774:	ldp	x19, x20, [sp, #16]
  43d778:	ldr	x21, [sp, #32]
  43d77c:	ldp	x29, x30, [sp], #48
  43d780:	ret
  43d784:	nop
  43d788:	stp	x29, x30, [sp, #-48]!
  43d78c:	mov	x5, x1
  43d790:	mov	x3, #0x1                   	// #1
  43d794:	mov	x29, sp
  43d798:	stp	x19, x20, [sp, #16]
  43d79c:	mov	x20, x1
  43d7a0:	ldr	x1, [x5], #-8
  43d7a4:	stp	x21, x22, [sp, #32]
  43d7a8:	mov	x22, x0
  43d7ac:	mov	x21, x2
  43d7b0:	cbz	x1, 43d864 <ferror@plt+0x398d4>
  43d7b4:	nop
  43d7b8:	mov	w19, w3
  43d7bc:	add	x3, x3, #0x1
  43d7c0:	ldr	x4, [x5, x3, lsl #3]
  43d7c4:	cbnz	x4, 43d7b8 <ferror@plt+0x39828>
  43d7c8:	add	w0, w19, #0x2
  43d7cc:	mov	x1, #0x8                   	// #8
  43d7d0:	sxtw	x0, w0
  43d7d4:	bl	417ed8 <ferror@plt+0x13f48>
  43d7d8:	sxtw	x4, w19
  43d7dc:	sub	w3, w19, #0x1
  43d7e0:	add	x4, x4, #0x1
  43d7e4:	mov	x19, x0
  43d7e8:	sxtw	x3, w3
  43d7ec:	adrp	x5, 488000 <ferror@plt+0x84070>
  43d7f0:	lsl	x4, x4, #3
  43d7f4:	add	x2, x3, #0x1
  43d7f8:	sub	x1, x4, #0x8
  43d7fc:	neg	x3, x3, lsl #3
  43d800:	add	x5, x5, #0xcc8
  43d804:	add	x1, x1, x3
  43d808:	add	x3, x3, x4
  43d80c:	stp	x5, x22, [x19]
  43d810:	add	x1, x20, x1
  43d814:	add	x0, x0, x3
  43d818:	lsl	x2, x2, #3
  43d81c:	bl	403460 <memcpy@plt>
  43d820:	ldr	x0, [x19]
  43d824:	cbz	x21, 43d848 <ferror@plt+0x398b8>
  43d828:	mov	x2, x21
  43d82c:	mov	x1, x19
  43d830:	bl	403c60 <execve@plt>
  43d834:	mov	x0, x19
  43d838:	ldp	x19, x20, [sp, #16]
  43d83c:	ldp	x21, x22, [sp, #32]
  43d840:	ldp	x29, x30, [sp], #48
  43d844:	b	417d40 <ferror@plt+0x13db0>
  43d848:	mov	x1, x19
  43d84c:	bl	403920 <execv@plt>
  43d850:	mov	x0, x19
  43d854:	ldp	x19, x20, [sp, #16]
  43d858:	ldp	x21, x22, [sp, #32]
  43d85c:	ldp	x29, x30, [sp], #48
  43d860:	b	417d40 <ferror@plt+0x13db0>
  43d864:	mov	x1, #0x8                   	// #8
  43d868:	mov	x0, #0x2                   	// #2
  43d86c:	bl	417ed8 <ferror@plt+0x13f48>
  43d870:	mov	x19, x0
  43d874:	adrp	x1, 488000 <ferror@plt+0x84070>
  43d878:	add	x1, x1, #0xcc8
  43d87c:	mov	x0, x1
  43d880:	stp	x1, x22, [x19]
  43d884:	b	43d824 <ferror@plt+0x39894>
  43d888:	stp	x29, x30, [sp, #-48]!
  43d88c:	mov	x29, sp
  43d890:	stp	x19, x20, [sp, #16]
  43d894:	mov	x20, x1
  43d898:	mov	x19, #0x4                   	// #4
  43d89c:	str	x21, [sp, #32]
  43d8a0:	mov	w21, w0
  43d8a4:	nop
  43d8a8:	mov	x2, x19
  43d8ac:	mov	x1, x20
  43d8b0:	mov	w0, w21
  43d8b4:	bl	403a20 <write@plt>
  43d8b8:	tbnz	x0, #63, 43d8dc <ferror@plt+0x3994c>
  43d8bc:	add	x20, x20, x0
  43d8c0:	subs	x19, x19, x0
  43d8c4:	b.ne	43d8a8 <ferror@plt+0x39918>  // b.any
  43d8c8:	mov	x0, #0x1                   	// #1
  43d8cc:	ldp	x19, x20, [sp, #16]
  43d8d0:	ldr	x21, [sp, #32]
  43d8d4:	ldp	x29, x30, [sp], #48
  43d8d8:	ret
  43d8dc:	bl	403e80 <__errno_location@plt>
  43d8e0:	ldr	w0, [x0]
  43d8e4:	cmp	w0, #0x4
  43d8e8:	b.eq	43d8a8 <ferror@plt+0x39918>  // b.none
  43d8ec:	mov	x0, #0x0                   	// #0
  43d8f0:	ldp	x19, x20, [sp, #16]
  43d8f4:	ldr	x21, [sp, #32]
  43d8f8:	ldp	x29, x30, [sp], #48
  43d8fc:	ret
  43d900:	stp	x29, x30, [sp, #-64]!
  43d904:	mov	x29, sp
  43d908:	str	x19, [sp, #16]
  43d90c:	mov	w19, w0
  43d910:	str	w1, [sp, #44]
  43d914:	bl	403e80 <__errno_location@plt>
  43d918:	mov	x2, x0
  43d91c:	add	x1, sp, #0x2c
  43d920:	mov	w0, w19
  43d924:	ldr	w2, [x2]
  43d928:	str	w2, [sp, #60]
  43d92c:	bl	43d888 <ferror@plt+0x398f8>
  43d930:	add	x1, sp, #0x3c
  43d934:	mov	w0, w19
  43d938:	bl	43d888 <ferror@plt+0x398f8>
  43d93c:	mov	w0, #0x1                   	// #1
  43d940:	bl	4034a0 <_exit@plt>
  43d944:	nop
  43d948:	stp	x29, x30, [sp, #-128]!
  43d94c:	mov	x29, sp
  43d950:	stp	x19, x20, [sp, #16]
  43d954:	mov	w20, w0
  43d958:	mov	w19, w7
  43d95c:	stp	x21, x22, [sp, #32]
  43d960:	mov	w21, w1
  43d964:	mov	x22, x5
  43d968:	stp	x23, x24, [sp, #48]
  43d96c:	mov	w23, w2
  43d970:	mov	w24, w3
  43d974:	stp	x25, x26, [sp, #64]
  43d978:	mov	x25, x6
  43d97c:	cbz	x4, 43d98c <ferror@plt+0x399fc>
  43d980:	mov	x0, x4
  43d984:	bl	403b80 <chdir@plt>
  43d988:	tbnz	w0, #31, 43dcb0 <ferror@plt+0x39d20>
  43d98c:	stp	x27, x28, [sp, #80]
  43d990:	cbnz	w19, 43da98 <ferror@plt+0x39b08>
  43d994:	tbz	w20, #31, 43db48 <ferror@plt+0x39bb8>
  43d998:	tbz	w21, #31, 43da74 <ferror@plt+0x39ae4>
  43d99c:	ldr	w0, [sp, #160]
  43d9a0:	cbz	w0, 43db5c <ferror@plt+0x39bcc>
  43d9a4:	tbz	w23, #31, 43da28 <ferror@plt+0x39a98>
  43d9a8:	ldr	w0, [sp, #144]
  43d9ac:	cbnz	w0, 43dcc0 <ferror@plt+0x39d30>
  43d9b0:	tbz	w24, #31, 43da48 <ferror@plt+0x39ab8>
  43d9b4:	ldr	w0, [sp, #152]
  43d9b8:	cbnz	w0, 43dd24 <ferror@plt+0x39d94>
  43d9bc:	ldr	x0, [sp, #176]
  43d9c0:	cbz	x0, 43d9cc <ferror@plt+0x39a3c>
  43d9c4:	ldp	x1, x0, [sp, #176]
  43d9c8:	blr	x1
  43d9cc:	ldr	w0, [sp, #168]
  43d9d0:	ldr	x26, [x22]
  43d9d4:	cbz	w0, 43d9dc <ferror@plt+0x39a4c>
  43d9d8:	add	x22, x22, #0x8
  43d9dc:	bl	403e80 <__errno_location@plt>
  43d9e0:	mov	x19, x0
  43d9e4:	ldrb	w1, [x26]
  43d9e8:	cbz	w1, 43dd18 <ferror@plt+0x39d88>
  43d9ec:	ldr	w0, [sp, #128]
  43d9f0:	ldr	w1, [sp, #136]
  43d9f4:	orr	w21, w0, w1
  43d9f8:	cbnz	w21, 43db98 <ferror@plt+0x39c08>
  43d9fc:	cbz	x25, 43dd08 <ferror@plt+0x39d78>
  43da00:	mov	x2, x25
  43da04:	mov	x1, x22
  43da08:	mov	x0, x26
  43da0c:	bl	403c60 <execve@plt>
  43da10:	ldr	w0, [x19]
  43da14:	cmp	w0, #0x8
  43da18:	b.eq	43de18 <ferror@plt+0x39e88>  // b.none
  43da1c:	mov	w0, w20
  43da20:	mov	w1, #0x1                   	// #1
  43da24:	bl	43d900 <ferror@plt+0x39970>
  43da28:	mov	w0, w23
  43da2c:	mov	w1, #0x1                   	// #1
  43da30:	bl	43d730 <ferror@plt+0x397a0>
  43da34:	tbnz	w0, #31, 43da68 <ferror@plt+0x39ad8>
  43da38:	mov	w0, w23
  43da3c:	mov	x1, #0x0                   	// #0
  43da40:	bl	4279e0 <ferror@plt+0x23a50>
  43da44:	tbnz	w24, #31, 43d9b4 <ferror@plt+0x39a24>
  43da48:	mov	w0, w24
  43da4c:	mov	w1, #0x2                   	// #2
  43da50:	bl	43d730 <ferror@plt+0x397a0>
  43da54:	tbnz	w0, #31, 43da68 <ferror@plt+0x39ad8>
  43da58:	mov	w0, w24
  43da5c:	mov	x1, #0x0                   	// #0
  43da60:	bl	4279e0 <ferror@plt+0x23a50>
  43da64:	b	43d9bc <ferror@plt+0x39a2c>
  43da68:	mov	w0, w20
  43da6c:	mov	w1, #0x2                   	// #2
  43da70:	bl	43d900 <ferror@plt+0x39970>
  43da74:	mov	w0, w21
  43da78:	mov	w1, #0x0                   	// #0
  43da7c:	bl	43d730 <ferror@plt+0x397a0>
  43da80:	tbnz	w0, #31, 43da68 <ferror@plt+0x39ad8>
  43da84:	mov	w0, w21
  43da88:	mov	x1, #0x0                   	// #0
  43da8c:	bl	4279e0 <ferror@plt+0x23a50>
  43da90:	tbnz	w23, #31, 43d9a8 <ferror@plt+0x39a18>
  43da94:	b	43da28 <ferror@plt+0x39a98>
  43da98:	adrp	x0, 488000 <ferror@plt+0x84070>
  43da9c:	add	x0, x0, #0xcd0
  43daa0:	bl	403610 <opendir@plt>
  43daa4:	mov	x26, x0
  43daa8:	cbz	x0, 43dd6c <ferror@plt+0x39ddc>
  43daac:	nop
  43dab0:	mov	x0, x26
  43dab4:	bl	403950 <readdir@plt>
  43dab8:	mov	x19, x0
  43dabc:	cbz	x0, 43db3c <ferror@plt+0x39bac>
  43dac0:	str	xzr, [sp, #112]
  43dac4:	ldrb	w0, [x19, #19]
  43dac8:	cmp	w0, #0x2e
  43dacc:	b.eq	43dab0 <ferror@plt+0x39b20>  // b.none
  43dad0:	bl	403e80 <__errno_location@plt>
  43dad4:	mov	x27, x0
  43dad8:	add	x1, sp, #0x70
  43dadc:	add	x0, x19, #0x13
  43dae0:	mov	w2, #0xa                   	// #10
  43dae4:	str	wzr, [x27]
  43dae8:	bl	403b40 <strtol@plt>
  43daec:	mov	x19, x0
  43daf0:	ldr	w1, [x27]
  43daf4:	cbnz	w1, 43dab0 <ferror@plt+0x39b20>
  43daf8:	ldr	x0, [sp, #112]
  43dafc:	cbz	x0, 43dab0 <ferror@plt+0x39b20>
  43db00:	ldrb	w0, [x0]
  43db04:	cbnz	w0, 43dab0 <ferror@plt+0x39b20>
  43db08:	cmp	x19, w19, sxtw
  43db0c:	b.ne	43dab0 <ferror@plt+0x39b20>  // b.any
  43db10:	mov	x0, x26
  43db14:	bl	403ce0 <dirfd@plt>
  43db18:	cmp	w0, w19
  43db1c:	b.eq	43dab0 <ferror@plt+0x39b20>  // b.none
  43db20:	cmp	w19, #0x2
  43db24:	b.le	43dab0 <ferror@plt+0x39b20>
  43db28:	mov	w0, w19
  43db2c:	mov	w2, #0x1                   	// #1
  43db30:	mov	w1, #0x2                   	// #2
  43db34:	bl	403ca0 <fcntl@plt>
  43db38:	b	43dab0 <ferror@plt+0x39b20>
  43db3c:	mov	x0, x26
  43db40:	bl	403990 <closedir@plt>
  43db44:	b	43d998 <ferror@plt+0x39a08>
  43db48:	mov	w0, w20
  43db4c:	mov	w2, #0x1                   	// #1
  43db50:	mov	w1, #0x2                   	// #2
  43db54:	bl	403ca0 <fcntl@plt>
  43db58:	b	43d998 <ferror@plt+0x39a08>
  43db5c:	adrp	x21, 452000 <ferror@plt+0x4e070>
  43db60:	mov	w1, #0x0                   	// #0
  43db64:	add	x0, x21, #0x358
  43db68:	bl	4037b0 <open@plt>
  43db6c:	mov	w19, w0
  43db70:	cmn	w0, #0x1
  43db74:	b.eq	43ddf0 <ferror@plt+0x39e60>  // b.none
  43db78:	mov	w1, #0x0                   	// #0
  43db7c:	bl	43d730 <ferror@plt+0x397a0>
  43db80:	tbnz	w19, #31, 43d9a4 <ferror@plt+0x39a14>
  43db84:	mov	w0, w19
  43db88:	mov	x1, #0x0                   	// #0
  43db8c:	bl	4279e0 <ferror@plt+0x23a50>
  43db90:	tbnz	w23, #31, 43d9a8 <ferror@plt+0x39a18>
  43db94:	b	43da28 <ferror@plt+0x39a98>
  43db98:	mov	x0, x26
  43db9c:	mov	w1, #0x2f                  	// #47
  43dba0:	bl	403c40 <strchr@plt>
  43dba4:	cbnz	x0, 43d9fc <ferror@plt+0x39a6c>
  43dba8:	ldr	w0, [sp, #136]
  43dbac:	adrp	x23, 488000 <ferror@plt+0x84070>
  43dbb0:	add	x23, x23, #0x340
  43dbb4:	cbnz	w0, 43decc <ferror@plt+0x39f3c>
  43dbb8:	mov	x0, x23
  43dbbc:	bl	4094c8 <ferror@plt+0x5538>
  43dbc0:	mov	x27, x0
  43dbc4:	cbz	x27, 43def4 <ferror@plt+0x39f64>
  43dbc8:	mov	x0, x26
  43dbcc:	bl	4034d0 <strlen@plt>
  43dbd0:	mov	x24, x0
  43dbd4:	mov	x0, x27
  43dbd8:	bl	4034d0 <strlen@plt>
  43dbdc:	add	x4, x0, #0x1
  43dbe0:	add	x24, x24, #0x1
  43dbe4:	mov	x28, x0
  43dbe8:	add	x0, x4, x24
  43dbec:	str	wzr, [sp, #100]
  43dbf0:	str	x4, [sp, #104]
  43dbf4:	bl	417c00 <ferror@plt+0x13c70>
  43dbf8:	ldr	x4, [sp, #104]
  43dbfc:	mov	x23, x0
  43dc00:	mov	x2, x24
  43dc04:	mov	x1, x26
  43dc08:	add	x24, x0, x4
  43dc0c:	add	x26, x0, x28
  43dc10:	mov	x0, x24
  43dc14:	bl	403460 <memcpy@plt>
  43dc18:	mov	w0, #0x2f                  	// #47
  43dc1c:	strb	w0, [x23, x28]
  43dc20:	ldrb	w0, [x27]
  43dc24:	mov	x28, x27
  43dc28:	cmp	w0, #0x3a
  43dc2c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43dc30:	b.eq	43de84 <ferror@plt+0x39ef4>  // b.none
  43dc34:	nop
  43dc38:	ldrb	w1, [x28, #1]!
  43dc3c:	cmp	w1, #0x3a
  43dc40:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43dc44:	b.ne	43dc38 <ferror@plt+0x39ca8>  // b.any
  43dc48:	cmp	x28, x27
  43dc4c:	b.eq	43de84 <ferror@plt+0x39ef4>  // b.none
  43dc50:	sub	x2, x28, x27
  43dc54:	mov	x1, x27
  43dc58:	sub	x0, x26, x2
  43dc5c:	bl	403460 <memcpy@plt>
  43dc60:	mov	x27, x0
  43dc64:	cbz	x25, 43dea4 <ferror@plt+0x39f14>
  43dc68:	mov	x2, x25
  43dc6c:	mov	x1, x22
  43dc70:	mov	x0, x27
  43dc74:	bl	403c60 <execve@plt>
  43dc78:	ldr	w1, [x19]
  43dc7c:	cmp	w1, #0x8
  43dc80:	b.eq	43deb4 <ferror@plt+0x39f24>  // b.none
  43dc84:	cmp	w1, #0xd
  43dc88:	b.eq	43de9c <ferror@plt+0x39f0c>  // b.none
  43dc8c:	b.le	43de78 <ferror@plt+0x39ee8>
  43dc90:	cmp	w1, #0x6e
  43dc94:	b.eq	43de58 <ferror@plt+0x39ec8>  // b.none
  43dc98:	b.le	43de4c <ferror@plt+0x39ebc>
  43dc9c:	cmp	w1, #0x74
  43dca0:	b.eq	43de58 <ferror@plt+0x39ec8>  // b.none
  43dca4:	mov	x0, x23
  43dca8:	bl	417d40 <ferror@plt+0x13db0>
  43dcac:	b	43da1c <ferror@plt+0x39a8c>
  43dcb0:	mov	w0, w20
  43dcb4:	mov	w1, #0x0                   	// #0
  43dcb8:	stp	x27, x28, [sp, #80]
  43dcbc:	bl	43d900 <ferror@plt+0x39970>
  43dcc0:	adrp	x21, 452000 <ferror@plt+0x4e070>
  43dcc4:	add	x21, x21, #0x358
  43dcc8:	b	43dcdc <ferror@plt+0x39d4c>
  43dccc:	bl	403e80 <__errno_location@plt>
  43dcd0:	ldr	w0, [x0]
  43dcd4:	cmp	w0, #0x4
  43dcd8:	b.ne	43ddc0 <ferror@plt+0x39e30>  // b.any
  43dcdc:	mov	x0, x21
  43dce0:	mov	w1, #0x1                   	// #1
  43dce4:	bl	4037b0 <open@plt>
  43dce8:	mov	w19, w0
  43dcec:	tbnz	w0, #31, 43dccc <ferror@plt+0x39d3c>
  43dcf0:	mov	w1, #0x1                   	// #1
  43dcf4:	bl	43d730 <ferror@plt+0x397a0>
  43dcf8:	mov	w0, w19
  43dcfc:	mov	x1, #0x0                   	// #0
  43dd00:	bl	4279e0 <ferror@plt+0x23a50>
  43dd04:	b	43d9b0 <ferror@plt+0x39a20>
  43dd08:	mov	x1, x22
  43dd0c:	mov	x0, x26
  43dd10:	bl	403920 <execv@plt>
  43dd14:	b	43da10 <ferror@plt+0x39a80>
  43dd18:	mov	w0, #0x2                   	// #2
  43dd1c:	str	w0, [x19]
  43dd20:	b	43da1c <ferror@plt+0x39a8c>
  43dd24:	adrp	x21, 452000 <ferror@plt+0x4e070>
  43dd28:	add	x21, x21, #0x358
  43dd2c:	b	43dd40 <ferror@plt+0x39db0>
  43dd30:	bl	403e80 <__errno_location@plt>
  43dd34:	ldr	w0, [x0]
  43dd38:	cmp	w0, #0x4
  43dd3c:	b.ne	43de8c <ferror@plt+0x39efc>  // b.any
  43dd40:	mov	x0, x21
  43dd44:	mov	w1, #0x1                   	// #1
  43dd48:	bl	4037b0 <open@plt>
  43dd4c:	mov	w19, w0
  43dd50:	tbnz	w0, #31, 43dd30 <ferror@plt+0x39da0>
  43dd54:	mov	w1, #0x2                   	// #2
  43dd58:	bl	43d730 <ferror@plt+0x397a0>
  43dd5c:	mov	w0, w19
  43dd60:	mov	x1, #0x0                   	// #0
  43dd64:	bl	4279e0 <ferror@plt+0x23a50>
  43dd68:	b	43d9bc <ferror@plt+0x39a2c>
  43dd6c:	add	x1, sp, #0x70
  43dd70:	mov	w0, #0x7                   	// #7
  43dd74:	bl	403d00 <getrlimit@plt>
  43dd78:	cbnz	w0, 43de3c <ferror@plt+0x39eac>
  43dd7c:	ldr	x26, [sp, #120]
  43dd80:	cmn	x26, #0x1
  43dd84:	b.eq	43de3c <ferror@plt+0x39eac>  // b.none
  43dd88:	cmp	w26, #0x0
  43dd8c:	b.le	43d998 <ferror@plt+0x39a08>
  43dd90:	cmp	w26, #0x1
  43dd94:	b.eq	43d998 <ferror@plt+0x39a08>  // b.none
  43dd98:	add	w19, w19, #0x1
  43dd9c:	cmp	w19, w26
  43dda0:	b.eq	43d998 <ferror@plt+0x39a08>  // b.none
  43dda4:	cmp	w19, #0x2
  43dda8:	b.le	43dd98 <ferror@plt+0x39e08>
  43ddac:	mov	w0, w19
  43ddb0:	mov	w2, #0x1                   	// #1
  43ddb4:	mov	w1, #0x2                   	// #2
  43ddb8:	bl	403ca0 <fcntl@plt>
  43ddbc:	b	43dd98 <ferror@plt+0x39e08>
  43ddc0:	cmn	w19, #0x1
  43ddc4:	b.ne	43de2c <ferror@plt+0x39e9c>  // b.any
  43ddc8:	adrp	x4, 488000 <ferror@plt+0x84070>
  43ddcc:	adrp	x3, 489000 <ferror@plt+0x85070>
  43ddd0:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ddd4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ddd8:	add	x4, x4, #0xd00
  43dddc:	add	x3, x3, #0x2a8
  43dde0:	add	x1, x1, #0xcf0
  43dde4:	add	x0, x0, #0xf78
  43dde8:	mov	w2, #0x4b5                 	// #1205
  43ddec:	bl	430e98 <ferror@plt+0x2cf08>
  43ddf0:	adrp	x4, 488000 <ferror@plt+0x84070>
  43ddf4:	adrp	x3, 489000 <ferror@plt+0x85070>
  43ddf8:	adrp	x1, 488000 <ferror@plt+0x84070>
  43ddfc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43de00:	add	x4, x4, #0xce0
  43de04:	add	x3, x3, #0x2a8
  43de08:	add	x1, x1, #0xcf0
  43de0c:	add	x0, x0, #0xf78
  43de10:	mov	w2, #0x4a2                 	// #1186
  43de14:	bl	430e98 <ferror@plt+0x2cf08>
  43de18:	mov	x2, x25
  43de1c:	mov	x1, x22
  43de20:	mov	x0, x26
  43de24:	bl	43d788 <ferror@plt+0x397f8>
  43de28:	b	43da1c <ferror@plt+0x39a8c>
  43de2c:	mov	w0, w19
  43de30:	mov	w1, #0x1                   	// #1
  43de34:	bl	43d730 <ferror@plt+0x397a0>
  43de38:	b	43d9b0 <ferror@plt+0x39a20>
  43de3c:	mov	w0, #0x4                   	// #4
  43de40:	bl	403d80 <sysconf@plt>
  43de44:	mov	w26, w0
  43de48:	b	43dd88 <ferror@plt+0x39df8>
  43de4c:	sub	w1, w1, #0x13
  43de50:	cmp	w1, #0x1
  43de54:	b.hi	43dca4 <ferror@plt+0x39d14>  // b.pmore
  43de58:	mov	x27, x28
  43de5c:	ldrb	w0, [x27], #1
  43de60:	cbnz	w0, 43dc20 <ferror@plt+0x39c90>
  43de64:	ldr	w0, [sp, #100]
  43de68:	cbz	w0, 43dca4 <ferror@plt+0x39d14>
  43de6c:	mov	w0, #0xd                   	// #13
  43de70:	str	w0, [x19]
  43de74:	b	43dca4 <ferror@plt+0x39d14>
  43de78:	cmp	w1, #0x2
  43de7c:	b.ne	43dca4 <ferror@plt+0x39d14>  // b.any
  43de80:	b	43de58 <ferror@plt+0x39ec8>
  43de84:	mov	x27, x24
  43de88:	b	43dc64 <ferror@plt+0x39cd4>
  43de8c:	mov	w0, w19
  43de90:	mov	w1, #0x2                   	// #2
  43de94:	bl	43d730 <ferror@plt+0x397a0>
  43de98:	b	43d9bc <ferror@plt+0x39a2c>
  43de9c:	str	w21, [sp, #100]
  43dea0:	b	43de58 <ferror@plt+0x39ec8>
  43dea4:	mov	x1, x22
  43dea8:	mov	x0, x27
  43deac:	bl	403920 <execv@plt>
  43deb0:	b	43dc78 <ferror@plt+0x39ce8>
  43deb4:	mov	x1, x22
  43deb8:	mov	x0, x27
  43debc:	mov	x2, x25
  43dec0:	bl	43d788 <ferror@plt+0x397f8>
  43dec4:	ldr	w1, [x19]
  43dec8:	b	43dc84 <ferror@plt+0x39cf4>
  43decc:	mov	x1, x23
  43ded0:	mov	x0, x25
  43ded4:	bl	409100 <ferror@plt+0x5170>
  43ded8:	cmp	x0, #0x0
  43dedc:	mov	x27, x0
  43dee0:	ldr	w0, [sp, #128]
  43dee4:	and	w0, w0, #0x1
  43dee8:	csel	w0, w0, wzr, eq  // eq = none
  43deec:	cbz	w0, 43dbc4 <ferror@plt+0x39c34>
  43def0:	b	43dbb8 <ferror@plt+0x39c28>
  43def4:	adrp	x3, 488000 <ferror@plt+0x84070>
  43def8:	add	x27, x3, #0x320
  43defc:	b	43dbc8 <ferror@plt+0x39c38>
  43df00:	mov	x12, #0x1030                	// #4144
  43df04:	sub	sp, sp, x12
  43df08:	stp	x29, x30, [sp]
  43df0c:	mov	x29, sp
  43df10:	stp	x19, x20, [sp, #16]
  43df14:	mov	w20, w1
  43df18:	stp	x21, x22, [sp, #32]
  43df1c:	mov	x21, x0
  43df20:	mov	x22, x2
  43df24:	b	43df3c <ferror@plt+0x39fac>
  43df28:	b.gt	43df70 <ferror@plt+0x39fe0>
  43df2c:	bl	403e80 <__errno_location@plt>
  43df30:	ldr	w19, [x0]
  43df34:	cmp	w19, #0x4
  43df38:	b.ne	43df9c <ferror@plt+0x3a00c>  // b.any
  43df3c:	add	x1, sp, #0x30
  43df40:	mov	w0, w20
  43df44:	mov	x2, #0x1000                	// #4096
  43df48:	bl	403d50 <read@plt>
  43df4c:	cmp	x0, #0x0
  43df50:	cbnz	x0, 43df28 <ferror@plt+0x39f98>
  43df54:	mov	w0, #0x2                   	// #2
  43df58:	mov	x12, #0x1030                	// #4144
  43df5c:	ldp	x29, x30, [sp]
  43df60:	ldp	x19, x20, [sp, #16]
  43df64:	ldp	x21, x22, [sp, #32]
  43df68:	add	sp, sp, x12
  43df6c:	ret
  43df70:	mov	x2, x0
  43df74:	add	x1, sp, #0x30
  43df78:	mov	x0, x21
  43df7c:	bl	42b388 <ferror@plt+0x273f8>
  43df80:	mov	w0, #0x1                   	// #1
  43df84:	mov	x12, #0x1030                	// #4144
  43df88:	ldp	x29, x30, [sp]
  43df8c:	ldp	x19, x20, [sp, #16]
  43df90:	ldp	x21, x22, [sp, #32]
  43df94:	add	sp, sp, x12
  43df98:	ret
  43df9c:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43dfa0:	ldr	w20, [x21, #112]
  43dfa4:	cbnz	w20, 43dfbc <ferror@plt+0x3a02c>
  43dfa8:	adrp	x0, 488000 <ferror@plt+0x84070>
  43dfac:	add	x0, x0, #0xd18
  43dfb0:	bl	421a88 <ferror@plt+0x1daf8>
  43dfb4:	mov	w20, w0
  43dfb8:	str	w0, [x21, #112]
  43dfbc:	mov	w0, w19
  43dfc0:	bl	4283c8 <ferror@plt+0x24438>
  43dfc4:	mov	w1, w20
  43dfc8:	mov	x4, x0
  43dfcc:	mov	w2, #0x1                   	// #1
  43dfd0:	mov	x0, x22
  43dfd4:	adrp	x3, 488000 <ferror@plt+0x84070>
  43dfd8:	add	x3, x3, #0xd30
  43dfdc:	bl	409b68 <ferror@plt+0x5bd8>
  43dfe0:	mov	w0, #0x0                   	// #0
  43dfe4:	mov	x12, #0x1030                	// #4144
  43dfe8:	ldp	x29, x30, [sp]
  43dfec:	ldp	x19, x20, [sp, #16]
  43dff0:	ldp	x21, x22, [sp, #32]
  43dff4:	add	sp, sp, x12
  43dff8:	ret
  43dffc:	nop
  43e000:	sub	sp, sp, #0xe0
  43e004:	mvni	v0.2s, #0x0
  43e008:	stp	x29, x30, [sp, #64]
  43e00c:	add	x29, sp, #0x40
  43e010:	stp	x19, x20, [sp, #80]
  43e014:	mov	w20, w0
  43e018:	add	x0, sp, #0xc8
  43e01c:	stp	x21, x22, [sp, #96]
  43e020:	mov	x22, x1
  43e024:	mov	x21, x2
  43e028:	stp	x23, x24, [sp, #112]
  43e02c:	mov	w24, w6
  43e030:	mov	w23, w7
  43e034:	stp	x25, x26, [sp, #128]
  43e038:	mov	x26, x3
  43e03c:	mov	w25, w5
  43e040:	stp	x27, x28, [sp, #144]
  43e044:	mov	w27, w4
  43e048:	stp	d0, d0, [sp, #176]
  43e04c:	stp	d0, d0, [sp, #192]
  43e050:	str	d0, [sp, #208]
  43e054:	bl	403600 <pipe@plt>
  43e058:	tbnz	w0, #31, 43e4e0 <ferror@plt+0x3a550>
  43e05c:	cbnz	w20, 43e360 <ferror@plt+0x3a3d0>
  43e060:	ldr	x0, [sp, #272]
  43e064:	cbz	x0, 43e074 <ferror@plt+0x3a0e4>
  43e068:	add	x0, sp, #0xb0
  43e06c:	bl	403600 <pipe@plt>
  43e070:	tbnz	w0, #31, 43e370 <ferror@plt+0x3a3e0>
  43e074:	ldr	x0, [sp, #280]
  43e078:	cbz	x0, 43e088 <ferror@plt+0x3a0f8>
  43e07c:	add	x0, sp, #0xb8
  43e080:	bl	403600 <pipe@plt>
  43e084:	tbnz	w0, #31, 43e370 <ferror@plt+0x3a3e0>
  43e088:	ldr	x0, [sp, #288]
  43e08c:	cbz	x0, 43e09c <ferror@plt+0x3a10c>
  43e090:	add	x0, sp, #0xc0
  43e094:	bl	403600 <pipe@plt>
  43e098:	tbnz	w0, #31, 43e370 <ferror@plt+0x3a3e0>
  43e09c:	bl	4036a0 <fork@plt>
  43e0a0:	mov	w19, w0
  43e0a4:	cmp	w0, #0x0
  43e0a8:	b.lt	43e6f0 <ferror@plt+0x3a760>  // b.tstop
  43e0ac:	b.eq	43e248 <ferror@plt+0x3a2b8>  // b.none
  43e0b0:	ldr	w0, [sp, #204]
  43e0b4:	tbnz	w0, #31, 43e0c8 <ferror@plt+0x3a138>
  43e0b8:	mov	x1, #0x0                   	// #0
  43e0bc:	bl	4279e0 <ferror@plt+0x23a50>
  43e0c0:	mov	w0, #0xffffffff            	// #-1
  43e0c4:	str	w0, [sp, #204]
  43e0c8:	ldr	w0, [sp, #212]
  43e0cc:	tbnz	w0, #31, 43e0e0 <ferror@plt+0x3a150>
  43e0d0:	mov	x1, #0x0                   	// #0
  43e0d4:	bl	4279e0 <ferror@plt+0x23a50>
  43e0d8:	mov	w0, #0xffffffff            	// #-1
  43e0dc:	str	w0, [sp, #212]
  43e0e0:	ldr	w0, [sp, #176]
  43e0e4:	tbnz	w0, #31, 43e0f8 <ferror@plt+0x3a168>
  43e0e8:	mov	x1, #0x0                   	// #0
  43e0ec:	bl	4279e0 <ferror@plt+0x23a50>
  43e0f0:	mov	w0, #0xffffffff            	// #-1
  43e0f4:	str	w0, [sp, #176]
  43e0f8:	ldr	w0, [sp, #188]
  43e0fc:	tbnz	w0, #31, 43e110 <ferror@plt+0x3a180>
  43e100:	mov	x1, #0x0                   	// #0
  43e104:	bl	4279e0 <ferror@plt+0x23a50>
  43e108:	mov	w0, #0xffffffff            	// #-1
  43e10c:	str	w0, [sp, #188]
  43e110:	ldr	w0, [sp, #196]
  43e114:	tbnz	w0, #31, 43e128 <ferror@plt+0x3a198>
  43e118:	mov	x1, #0x0                   	// #0
  43e11c:	bl	4279e0 <ferror@plt+0x23a50>
  43e120:	mov	w0, #0xffffffff            	// #-1
  43e124:	str	w0, [sp, #196]
  43e128:	cbnz	w20, 43e200 <ferror@plt+0x3a270>
  43e12c:	ldr	w26, [sp, #200]
  43e130:	mov	x27, #0x0                   	// #0
  43e134:	mov	x25, #0x8                   	// #8
  43e138:	add	x0, sp, #0xd8
  43e13c:	sub	x23, x25, x27
  43e140:	add	x24, x0, x27
  43e144:	b	43e158 <ferror@plt+0x3a1c8>
  43e148:	bl	403e80 <__errno_location@plt>
  43e14c:	ldr	w28, [x0]
  43e150:	cmp	w28, #0x4
  43e154:	b.ne	43e618 <ferror@plt+0x3a688>  // b.any
  43e158:	mov	x2, x23
  43e15c:	mov	x1, x24
  43e160:	mov	w0, w26
  43e164:	bl	403d50 <read@plt>
  43e168:	cmp	x0, #0x0
  43e16c:	b.lt	43e148 <ferror@plt+0x3a1b8>  // b.tstop
  43e170:	b.eq	43e180 <ferror@plt+0x3a1f0>  // b.none
  43e174:	add	x27, x27, x0
  43e178:	cmp	x27, #0x7
  43e17c:	b.ls	43e138 <ferror@plt+0x3a1a8>  // b.plast
  43e180:	lsr	x27, x27, #2
  43e184:	cmp	w27, #0x1
  43e188:	b.le	43e534 <ferror@plt+0x3a5a4>
  43e18c:	ldr	w2, [sp, #216]
  43e190:	adrp	x23, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e194:	cmp	w2, #0x2
  43e198:	ldr	w20, [x23, #112]
  43e19c:	b.eq	43e740 <ferror@plt+0x3a7b0>  // b.none
  43e1a0:	b.gt	43e6a8 <ferror@plt+0x3a718>
  43e1a4:	cbz	w2, 43e848 <ferror@plt+0x3a8b8>
  43e1a8:	cmp	w2, #0x1
  43e1ac:	b.ne	43e810 <ferror@plt+0x3a880>  // b.any
  43e1b0:	cbz	w20, 43e780 <ferror@plt+0x3a7f0>
  43e1b4:	ldr	w0, [sp, #220]
  43e1b8:	mov	w22, #0x13                  	// #19
  43e1bc:	sub	w2, w0, #0x1
  43e1c0:	cmp	w2, #0x4f
  43e1c4:	b.hi	43e1d8 <ferror@plt+0x3a248>  // b.pmore
  43e1c8:	adrp	x1, 489000 <ferror@plt+0x85070>
  43e1cc:	add	x1, x1, #0x2a8
  43e1d0:	add	x1, x1, #0x8
  43e1d4:	ldrsb	w22, [x1, w2, uxtw]
  43e1d8:	bl	4283c8 <ferror@plt+0x24438>
  43e1dc:	mov	x5, x0
  43e1e0:	ldr	x4, [x21]
  43e1e4:	mov	w2, w22
  43e1e8:	ldr	x0, [sp, #296]
  43e1ec:	mov	w1, w20
  43e1f0:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e1f4:	add	x3, x3, #0xe40
  43e1f8:	bl	409b68 <ferror@plt+0x5bd8>
  43e1fc:	b	43e660 <ferror@plt+0x3a6d0>
  43e200:	add	x1, sp, #0xac
  43e204:	mov	w0, w19
  43e208:	mov	w2, #0x0                   	// #0
  43e20c:	bl	403f00 <waitpid@plt>
  43e210:	tbz	w0, #31, 43e12c <ferror@plt+0x3a19c>
  43e214:	bl	403e80 <__errno_location@plt>
  43e218:	ldr	w0, [x0]
  43e21c:	cmp	w0, #0x4
  43e220:	b.eq	43e200 <ferror@plt+0x3a270>  // b.none
  43e224:	cmp	w0, #0xa
  43e228:	b.eq	43e12c <ferror@plt+0x3a19c>  // b.none
  43e22c:	adrp	x2, 488000 <ferror@plt+0x84070>
  43e230:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43e234:	add	x2, x2, #0xdb8
  43e238:	add	x0, x0, #0xf78
  43e23c:	mov	w1, #0x10                  	// #16
  43e240:	bl	4199b8 <ferror@plt+0x15a28>
  43e244:	b	43e12c <ferror@plt+0x3a19c>
  43e248:	mov	x1, #0x0                   	// #0
  43e24c:	mov	w0, #0x11                  	// #17
  43e250:	bl	403730 <signal@plt>
  43e254:	mov	x1, #0x0                   	// #0
  43e258:	mov	w0, #0x2                   	// #2
  43e25c:	bl	403730 <signal@plt>
  43e260:	mov	x1, #0x0                   	// #0
  43e264:	mov	w0, #0xf                   	// #15
  43e268:	bl	403730 <signal@plt>
  43e26c:	mov	x1, #0x0                   	// #0
  43e270:	mov	w0, #0x1                   	// #1
  43e274:	bl	403730 <signal@plt>
  43e278:	mov	x1, #0x0                   	// #0
  43e27c:	mov	w0, #0xd                   	// #13
  43e280:	bl	403730 <signal@plt>
  43e284:	ldr	w0, [sp, #200]
  43e288:	tbnz	w0, #31, 43e29c <ferror@plt+0x3a30c>
  43e28c:	mov	x1, #0x0                   	// #0
  43e290:	bl	4279e0 <ferror@plt+0x23a50>
  43e294:	mov	w0, #0xffffffff            	// #-1
  43e298:	str	w0, [sp, #200]
  43e29c:	ldr	w0, [sp, #208]
  43e2a0:	tbnz	w0, #31, 43e2b4 <ferror@plt+0x3a324>
  43e2a4:	mov	x1, #0x0                   	// #0
  43e2a8:	bl	4279e0 <ferror@plt+0x23a50>
  43e2ac:	mov	w0, #0xffffffff            	// #-1
  43e2b0:	str	w0, [sp, #208]
  43e2b4:	ldr	w0, [sp, #180]
  43e2b8:	tbnz	w0, #31, 43e2cc <ferror@plt+0x3a33c>
  43e2bc:	mov	x1, #0x0                   	// #0
  43e2c0:	bl	4279e0 <ferror@plt+0x23a50>
  43e2c4:	mov	w0, #0xffffffff            	// #-1
  43e2c8:	str	w0, [sp, #180]
  43e2cc:	ldr	w0, [sp, #184]
  43e2d0:	tbnz	w0, #31, 43e2e4 <ferror@plt+0x3a354>
  43e2d4:	mov	x1, #0x0                   	// #0
  43e2d8:	bl	4279e0 <ferror@plt+0x23a50>
  43e2dc:	mov	w0, #0xffffffff            	// #-1
  43e2e0:	str	w0, [sp, #184]
  43e2e4:	ldr	w0, [sp, #192]
  43e2e8:	tbnz	w0, #31, 43e2fc <ferror@plt+0x3a36c>
  43e2ec:	mov	x1, #0x0                   	// #0
  43e2f0:	bl	4279e0 <ferror@plt+0x23a50>
  43e2f4:	mov	w0, #0xffffffff            	// #-1
  43e2f8:	str	w0, [sp, #192]
  43e2fc:	cbz	w20, 43e8a4 <ferror@plt+0x3a914>
  43e300:	bl	4036a0 <fork@plt>
  43e304:	str	w0, [sp, #216]
  43e308:	cmp	w0, #0x0
  43e30c:	b.lt	43e8fc <ferror@plt+0x3a96c>  // b.tstop
  43e310:	ldr	w19, [sp, #212]
  43e314:	b.eq	43e88c <ferror@plt+0x3a8fc>  // b.none
  43e318:	add	x21, sp, #0xd8
  43e31c:	mov	x20, #0x4                   	// #4
  43e320:	mov	x2, x20
  43e324:	mov	x1, x21
  43e328:	mov	w0, w19
  43e32c:	bl	403a20 <write@plt>
  43e330:	tbnz	x0, #63, 43e4cc <ferror@plt+0x3a53c>
  43e334:	add	x21, x21, x0
  43e338:	subs	x20, x20, x0
  43e33c:	b.ne	43e320 <ferror@plt+0x3a390>  // b.any
  43e340:	ldr	w0, [sp, #212]
  43e344:	tbnz	w0, #31, 43e358 <ferror@plt+0x3a3c8>
  43e348:	mov	x1, #0x0                   	// #0
  43e34c:	bl	4279e0 <ferror@plt+0x23a50>
  43e350:	mov	w0, #0xffffffff            	// #-1
  43e354:	str	w0, [sp, #212]
  43e358:	mov	w0, #0x0                   	// #0
  43e35c:	bl	4034a0 <_exit@plt>
  43e360:	add	x0, sp, #0xd0
  43e364:	bl	403600 <pipe@plt>
  43e368:	tbz	w0, #31, 43e060 <ferror@plt+0x3a0d0>
  43e36c:	nop
  43e370:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e374:	bl	403e80 <__errno_location@plt>
  43e378:	ldr	w21, [x0]
  43e37c:	ldr	w19, [x20, #112]
  43e380:	cbnz	w19, 43e398 <ferror@plt+0x3a408>
  43e384:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e388:	add	x0, x0, #0xd18
  43e38c:	bl	421a88 <ferror@plt+0x1daf8>
  43e390:	mov	w19, w0
  43e394:	str	w0, [x20, #112]
  43e398:	mov	w0, w21
  43e39c:	bl	4283c8 <ferror@plt+0x24438>
  43e3a0:	mov	x4, x0
  43e3a4:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e3a8:	ldr	x0, [sp, #296]
  43e3ac:	mov	w1, w19
  43e3b0:	add	x3, x3, #0xd60
  43e3b4:	mov	w2, #0x13                  	// #19
  43e3b8:	bl	409b68 <ferror@plt+0x5bd8>
  43e3bc:	ldr	w0, [sp, #200]
  43e3c0:	tbnz	w0, #31, 43e3d4 <ferror@plt+0x3a444>
  43e3c4:	mov	x1, #0x0                   	// #0
  43e3c8:	bl	4279e0 <ferror@plt+0x23a50>
  43e3cc:	mov	w0, #0xffffffff            	// #-1
  43e3d0:	str	w0, [sp, #200]
  43e3d4:	ldr	w0, [sp, #204]
  43e3d8:	tbnz	w0, #31, 43e3ec <ferror@plt+0x3a45c>
  43e3dc:	mov	x1, #0x0                   	// #0
  43e3e0:	bl	4279e0 <ferror@plt+0x23a50>
  43e3e4:	mov	w0, #0xffffffff            	// #-1
  43e3e8:	str	w0, [sp, #204]
  43e3ec:	ldr	w0, [sp, #208]
  43e3f0:	tbnz	w0, #31, 43e404 <ferror@plt+0x3a474>
  43e3f4:	mov	x1, #0x0                   	// #0
  43e3f8:	bl	4279e0 <ferror@plt+0x23a50>
  43e3fc:	mov	w0, #0xffffffff            	// #-1
  43e400:	str	w0, [sp, #208]
  43e404:	ldr	w0, [sp, #212]
  43e408:	tbnz	w0, #31, 43e41c <ferror@plt+0x3a48c>
  43e40c:	mov	x1, #0x0                   	// #0
  43e410:	bl	4279e0 <ferror@plt+0x23a50>
  43e414:	mov	w0, #0xffffffff            	// #-1
  43e418:	str	w0, [sp, #212]
  43e41c:	ldr	w0, [sp, #176]
  43e420:	tbnz	w0, #31, 43e434 <ferror@plt+0x3a4a4>
  43e424:	mov	x1, #0x0                   	// #0
  43e428:	bl	4279e0 <ferror@plt+0x23a50>
  43e42c:	mov	w0, #0xffffffff            	// #-1
  43e430:	str	w0, [sp, #176]
  43e434:	ldr	w0, [sp, #180]
  43e438:	tbnz	w0, #31, 43e44c <ferror@plt+0x3a4bc>
  43e43c:	mov	x1, #0x0                   	// #0
  43e440:	bl	4279e0 <ferror@plt+0x23a50>
  43e444:	mov	w0, #0xffffffff            	// #-1
  43e448:	str	w0, [sp, #180]
  43e44c:	ldr	w0, [sp, #184]
  43e450:	tbnz	w0, #31, 43e464 <ferror@plt+0x3a4d4>
  43e454:	mov	x1, #0x0                   	// #0
  43e458:	bl	4279e0 <ferror@plt+0x23a50>
  43e45c:	mov	w0, #0xffffffff            	// #-1
  43e460:	str	w0, [sp, #184]
  43e464:	ldr	w0, [sp, #188]
  43e468:	tbnz	w0, #31, 43e47c <ferror@plt+0x3a4ec>
  43e46c:	mov	x1, #0x0                   	// #0
  43e470:	bl	4279e0 <ferror@plt+0x23a50>
  43e474:	mov	w0, #0xffffffff            	// #-1
  43e478:	str	w0, [sp, #188]
  43e47c:	ldr	w0, [sp, #192]
  43e480:	tbnz	w0, #31, 43e494 <ferror@plt+0x3a504>
  43e484:	mov	x1, #0x0                   	// #0
  43e488:	bl	4279e0 <ferror@plt+0x23a50>
  43e48c:	mov	w0, #0xffffffff            	// #-1
  43e490:	str	w0, [sp, #192]
  43e494:	ldr	w0, [sp, #196]
  43e498:	mov	w19, #0x0                   	// #0
  43e49c:	tbnz	w0, #31, 43e4a8 <ferror@plt+0x3a518>
  43e4a0:	mov	x1, #0x0                   	// #0
  43e4a4:	bl	4279e0 <ferror@plt+0x23a50>
  43e4a8:	mov	w0, w19
  43e4ac:	ldp	x29, x30, [sp, #64]
  43e4b0:	ldp	x19, x20, [sp, #80]
  43e4b4:	ldp	x21, x22, [sp, #96]
  43e4b8:	ldp	x23, x24, [sp, #112]
  43e4bc:	ldp	x25, x26, [sp, #128]
  43e4c0:	ldp	x27, x28, [sp, #144]
  43e4c4:	add	sp, sp, #0xe0
  43e4c8:	ret
  43e4cc:	bl	403e80 <__errno_location@plt>
  43e4d0:	ldr	w0, [x0]
  43e4d4:	cmp	w0, #0x4
  43e4d8:	b.eq	43e320 <ferror@plt+0x3a390>  // b.none
  43e4dc:	b	43e340 <ferror@plt+0x3a3b0>
  43e4e0:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e4e4:	bl	403e80 <__errno_location@plt>
  43e4e8:	ldr	w21, [x0]
  43e4ec:	ldr	w19, [x20, #112]
  43e4f0:	cbnz	w19, 43e508 <ferror@plt+0x3a578>
  43e4f4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e4f8:	add	x0, x0, #0xd18
  43e4fc:	bl	421a88 <ferror@plt+0x1daf8>
  43e500:	mov	w19, w0
  43e504:	str	w0, [x20, #112]
  43e508:	mov	w0, w21
  43e50c:	bl	4283c8 <ferror@plt+0x24438>
  43e510:	mov	x4, x0
  43e514:	mov	w1, w19
  43e518:	ldr	x0, [sp, #296]
  43e51c:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e520:	mov	w2, #0x13                  	// #19
  43e524:	add	x3, x3, #0xd60
  43e528:	mov	w19, #0x0                   	// #0
  43e52c:	bl	409b68 <ferror@plt+0x5bd8>
  43e530:	b	43e4a8 <ferror@plt+0x3a518>
  43e534:	cbz	w20, 43e5a0 <ferror@plt+0x3a610>
  43e538:	ldr	w23, [sp, #208]
  43e53c:	mov	x20, #0x0                   	// #0
  43e540:	mov	x24, #0x4                   	// #4
  43e544:	nop
  43e548:	add	x0, sp, #0xd8
  43e54c:	sub	x21, x24, x20
  43e550:	add	x22, x0, x20
  43e554:	b	43e568 <ferror@plt+0x3a5d8>
  43e558:	bl	403e80 <__errno_location@plt>
  43e55c:	ldr	w25, [x0]
  43e560:	cmp	w25, #0x4
  43e564:	b.ne	43e7e8 <ferror@plt+0x3a858>  // b.any
  43e568:	mov	x2, x21
  43e56c:	mov	x1, x22
  43e570:	mov	w0, w23
  43e574:	bl	403d50 <read@plt>
  43e578:	cmp	x0, #0x0
  43e57c:	b.lt	43e558 <ferror@plt+0x3a5c8>  // b.tstop
  43e580:	b.eq	43e590 <ferror@plt+0x3a600>  // b.none
  43e584:	add	x20, x20, x0
  43e588:	cmp	x20, #0x7
  43e58c:	b.ls	43e548 <ferror@plt+0x3a5b8>  // b.plast
  43e590:	lsr	x20, x20, #2
  43e594:	cmp	w20, #0x0
  43e598:	b.le	43e798 <ferror@plt+0x3a808>
  43e59c:	ldr	w19, [sp, #216]
  43e5a0:	ldr	w0, [sp, #200]
  43e5a4:	tbnz	w0, #31, 43e5b8 <ferror@plt+0x3a628>
  43e5a8:	mov	x1, #0x0                   	// #0
  43e5ac:	bl	4279e0 <ferror@plt+0x23a50>
  43e5b0:	mov	w0, #0xffffffff            	// #-1
  43e5b4:	str	w0, [sp, #200]
  43e5b8:	ldr	w0, [sp, #208]
  43e5bc:	tbnz	w0, #31, 43e5c8 <ferror@plt+0x3a638>
  43e5c0:	mov	x1, #0x0                   	// #0
  43e5c4:	bl	4279e0 <ferror@plt+0x23a50>
  43e5c8:	ldr	x0, [sp, #264]
  43e5cc:	cbz	x0, 43e5d4 <ferror@plt+0x3a644>
  43e5d0:	str	w19, [x0]
  43e5d4:	ldr	x0, [sp, #272]
  43e5d8:	cbz	x0, 43e5e8 <ferror@plt+0x3a658>
  43e5dc:	mov	x1, x0
  43e5e0:	ldr	w0, [sp, #180]
  43e5e4:	str	w0, [x1]
  43e5e8:	ldr	x0, [sp, #280]
  43e5ec:	cbz	x0, 43e5fc <ferror@plt+0x3a66c>
  43e5f0:	mov	x1, x0
  43e5f4:	ldr	w0, [sp, #184]
  43e5f8:	str	w0, [x1]
  43e5fc:	ldr	x0, [sp, #288]
  43e600:	cbz	x0, 43e610 <ferror@plt+0x3a680>
  43e604:	mov	x1, x0
  43e608:	ldr	w0, [sp, #192]
  43e60c:	str	w0, [x1]
  43e610:	mov	w19, #0x1                   	// #1
  43e614:	b	43e4a8 <ferror@plt+0x3a518>
  43e618:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e61c:	ldr	w20, [x21, #112]
  43e620:	cbnz	w20, 43e638 <ferror@plt+0x3a6a8>
  43e624:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e628:	add	x0, x0, #0xd18
  43e62c:	bl	421a88 <ferror@plt+0x1daf8>
  43e630:	mov	w20, w0
  43e634:	str	w0, [x21, #112]
  43e638:	mov	w0, w28
  43e63c:	bl	4283c8 <ferror@plt+0x24438>
  43e640:	mov	x4, x0
  43e644:	ldr	x0, [sp, #296]
  43e648:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e64c:	mov	w1, w20
  43e650:	add	x3, x3, #0xdf0
  43e654:	mov	w2, #0x13                  	// #19
  43e658:	bl	409b68 <ferror@plt+0x5bd8>
  43e65c:	nop
  43e660:	mov	w0, w19
  43e664:	mov	w2, #0x0                   	// #0
  43e668:	mov	x1, #0x0                   	// #0
  43e66c:	bl	403f00 <waitpid@plt>
  43e670:	tbz	w0, #31, 43e3bc <ferror@plt+0x3a42c>
  43e674:	bl	403e80 <__errno_location@plt>
  43e678:	ldr	w0, [x0]
  43e67c:	cmp	w0, #0x4
  43e680:	b.eq	43e660 <ferror@plt+0x3a6d0>  // b.none
  43e684:	cmp	w0, #0xa
  43e688:	b.eq	43e3bc <ferror@plt+0x3a42c>  // b.none
  43e68c:	adrp	x2, 488000 <ferror@plt+0x84070>
  43e690:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43e694:	add	x2, x2, #0xdb8
  43e698:	add	x0, x0, #0xf78
  43e69c:	mov	w1, #0x10                  	// #16
  43e6a0:	bl	4199b8 <ferror@plt+0x15a28>
  43e6a4:	b	43e3bc <ferror@plt+0x3a42c>
  43e6a8:	cmp	w2, #0x3
  43e6ac:	b.ne	43e810 <ferror@plt+0x3a880>  // b.any
  43e6b0:	cbnz	w20, 43e6c8 <ferror@plt+0x3a738>
  43e6b4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e6b8:	add	x0, x0, #0xd18
  43e6bc:	bl	421a88 <ferror@plt+0x1daf8>
  43e6c0:	mov	w20, w0
  43e6c4:	str	w0, [x23, #112]
  43e6c8:	ldr	w0, [sp, #220]
  43e6cc:	bl	4283c8 <ferror@plt+0x24438>
  43e6d0:	mov	x4, x0
  43e6d4:	ldr	x0, [sp, #296]
  43e6d8:	mov	w1, w20
  43e6dc:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e6e0:	mov	w2, #0x0                   	// #0
  43e6e4:	add	x3, x3, #0xeb0
  43e6e8:	bl	409b68 <ferror@plt+0x5bd8>
  43e6ec:	b	43e660 <ferror@plt+0x3a6d0>
  43e6f0:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e6f4:	bl	403e80 <__errno_location@plt>
  43e6f8:	ldr	w21, [x0]
  43e6fc:	ldr	w19, [x20, #112]
  43e700:	cbnz	w19, 43e718 <ferror@plt+0x3a788>
  43e704:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e708:	add	x0, x0, #0xd18
  43e70c:	bl	421a88 <ferror@plt+0x1daf8>
  43e710:	mov	w19, w0
  43e714:	str	w0, [x20, #112]
  43e718:	mov	w0, w21
  43e71c:	bl	4283c8 <ferror@plt+0x24438>
  43e720:	mov	x4, x0
  43e724:	mov	w1, w19
  43e728:	ldr	x0, [sp, #296]
  43e72c:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e730:	mov	w2, #0x0                   	// #0
  43e734:	add	x3, x3, #0xda0
  43e738:	bl	409b68 <ferror@plt+0x5bd8>
  43e73c:	b	43e3bc <ferror@plt+0x3a42c>
  43e740:	cbnz	w20, 43e758 <ferror@plt+0x3a7c8>
  43e744:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e748:	add	x0, x0, #0xd18
  43e74c:	bl	421a88 <ferror@plt+0x1daf8>
  43e750:	mov	w20, w0
  43e754:	str	w0, [x23, #112]
  43e758:	ldr	w0, [sp, #220]
  43e75c:	bl	4283c8 <ferror@plt+0x24438>
  43e760:	mov	x4, x0
  43e764:	ldr	x0, [sp, #296]
  43e768:	mov	w1, w20
  43e76c:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e770:	mov	w2, #0x13                  	// #19
  43e774:	add	x3, x3, #0xe70
  43e778:	bl	409b68 <ferror@plt+0x5bd8>
  43e77c:	b	43e660 <ferror@plt+0x3a6d0>
  43e780:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e784:	add	x0, x0, #0xd18
  43e788:	bl	421a88 <ferror@plt+0x1daf8>
  43e78c:	mov	w20, w0
  43e790:	str	w0, [x23, #112]
  43e794:	b	43e1b4 <ferror@plt+0x3a224>
  43e798:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e79c:	bl	403e80 <__errno_location@plt>
  43e7a0:	ldr	w22, [x0]
  43e7a4:	ldr	w20, [x21, #112]
  43e7a8:	cbnz	w20, 43e7c0 <ferror@plt+0x3a830>
  43e7ac:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e7b0:	add	x0, x0, #0xd18
  43e7b4:	bl	421a88 <ferror@plt+0x1daf8>
  43e7b8:	mov	w20, w0
  43e7bc:	str	w0, [x21, #112]
  43e7c0:	mov	w0, w22
  43e7c4:	bl	4283c8 <ferror@plt+0x24438>
  43e7c8:	mov	x4, x0
  43e7cc:	mov	w1, w20
  43e7d0:	ldr	x0, [sp, #296]
  43e7d4:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e7d8:	mov	w2, #0x13                  	// #19
  43e7dc:	add	x3, x3, #0xf08
  43e7e0:	bl	409b68 <ferror@plt+0x5bd8>
  43e7e4:	b	43e660 <ferror@plt+0x3a6d0>
  43e7e8:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e7ec:	ldr	w20, [x21, #112]
  43e7f0:	cbnz	w20, 43e808 <ferror@plt+0x3a878>
  43e7f4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e7f8:	add	x0, x0, #0xd18
  43e7fc:	bl	421a88 <ferror@plt+0x1daf8>
  43e800:	mov	w20, w0
  43e804:	str	w0, [x21, #112]
  43e808:	mov	w0, w25
  43e80c:	b	43e63c <ferror@plt+0x3a6ac>
  43e810:	cbnz	w20, 43e828 <ferror@plt+0x3a898>
  43e814:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e818:	add	x0, x0, #0xd18
  43e81c:	bl	421a88 <ferror@plt+0x1daf8>
  43e820:	mov	w20, w0
  43e824:	str	w0, [x23, #112]
  43e828:	ldr	x4, [x21]
  43e82c:	mov	w1, w20
  43e830:	ldr	x0, [sp, #296]
  43e834:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e838:	mov	w2, #0x13                  	// #19
  43e83c:	add	x3, x3, #0xed8
  43e840:	bl	409b68 <ferror@plt+0x5bd8>
  43e844:	b	43e660 <ferror@plt+0x3a6d0>
  43e848:	cbnz	w20, 43e860 <ferror@plt+0x3a8d0>
  43e84c:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e850:	add	x0, x0, #0xd18
  43e854:	bl	421a88 <ferror@plt+0x1daf8>
  43e858:	mov	w20, w0
  43e85c:	str	w0, [x23, #112]
  43e860:	ldr	w0, [sp, #220]
  43e864:	bl	4283c8 <ferror@plt+0x24438>
  43e868:	mov	x5, x0
  43e86c:	ldr	x0, [sp, #296]
  43e870:	mov	x4, x22
  43e874:	mov	w1, w20
  43e878:	adrp	x3, 488000 <ferror@plt+0x84070>
  43e87c:	mov	w2, #0x2                   	// #2
  43e880:	add	x3, x3, #0xe18
  43e884:	bl	409b68 <ferror@plt+0x5bd8>
  43e888:	b	43e660 <ferror@plt+0x3a6d0>
  43e88c:	tbnz	w19, #31, 43e8a4 <ferror@plt+0x3a914>
  43e890:	mov	w0, w19
  43e894:	mov	x1, #0x0                   	// #0
  43e898:	bl	4279e0 <ferror@plt+0x23a50>
  43e89c:	mov	w0, #0xffffffff            	// #-1
  43e8a0:	str	w0, [sp, #212]
  43e8a4:	ldr	w8, [sp, #224]
  43e8a8:	mov	w7, w27
  43e8ac:	str	w8, [sp, #24]
  43e8b0:	mov	x6, x26
  43e8b4:	ldr	w8, [sp, #232]
  43e8b8:	mov	x5, x21
  43e8bc:	str	w8, [sp, #32]
  43e8c0:	mov	x4, x22
  43e8c4:	ldr	w8, [sp, #240]
  43e8c8:	str	w8, [sp, #40]
  43e8cc:	ldr	x8, [sp, #248]
  43e8d0:	str	x8, [sp, #48]
  43e8d4:	ldr	w1, [sp, #176]
  43e8d8:	ldr	w2, [sp, #188]
  43e8dc:	ldr	w3, [sp, #196]
  43e8e0:	ldr	w0, [sp, #204]
  43e8e4:	ldr	x8, [sp, #256]
  43e8e8:	str	w25, [sp]
  43e8ec:	str	w24, [sp, #8]
  43e8f0:	str	w23, [sp, #16]
  43e8f4:	str	x8, [sp, #56]
  43e8f8:	bl	43d948 <ferror@plt+0x399b8>
  43e8fc:	ldr	w0, [sp, #212]
  43e900:	add	x1, sp, #0xd8
  43e904:	bl	43d888 <ferror@plt+0x398f8>
  43e908:	ldr	w0, [sp, #204]
  43e90c:	mov	w1, #0x3                   	// #3
  43e910:	bl	43d900 <ferror@plt+0x39970>
  43e914:	nop
  43e918:	stp	x29, x30, [sp, #-32]!
  43e91c:	mov	x29, sp
  43e920:	str	x19, [sp, #16]
  43e924:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e928:	ldr	w0, [x19, #112]
  43e92c:	cbnz	w0, 43e940 <ferror@plt+0x3a9b0>
  43e930:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e934:	add	x0, x0, #0xd18
  43e938:	bl	421a88 <ferror@plt+0x1daf8>
  43e93c:	str	w0, [x19, #112]
  43e940:	ldr	x19, [sp, #16]
  43e944:	ldp	x29, x30, [sp], #32
  43e948:	ret
  43e94c:	nop
  43e950:	stp	x29, x30, [sp, #-32]!
  43e954:	mov	x29, sp
  43e958:	str	x19, [sp, #16]
  43e95c:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43e960:	add	x19, x19, #0x70
  43e964:	ldr	w0, [x19, #4]
  43e968:	cbnz	w0, 43e97c <ferror@plt+0x3a9ec>
  43e96c:	adrp	x0, 488000 <ferror@plt+0x84070>
  43e970:	add	x0, x0, #0xf40
  43e974:	bl	421a88 <ferror@plt+0x1daf8>
  43e978:	str	w0, [x19, #4]
  43e97c:	ldr	x19, [sp, #16]
  43e980:	ldp	x29, x30, [sp], #32
  43e984:	ret
  43e988:	sub	sp, sp, #0x60
  43e98c:	mov	x9, x1
  43e990:	stp	x29, x30, [sp, #80]
  43e994:	add	x29, sp, #0x50
  43e998:	cbz	x1, 43ea04 <ferror@plt+0x3aa74>
  43e99c:	mov	w8, w3
  43e9a0:	mov	x10, x7
  43e9a4:	mov	x1, x0
  43e9a8:	mov	x3, x2
  43e9ac:	ubfx	x11, x8, #5, #1
  43e9b0:	ubfx	x2, x8, #6, #1
  43e9b4:	ubfx	x7, x8, #4, #1
  43e9b8:	eor	x0, x8, #0x2
  43e9bc:	str	w7, [sp]
  43e9c0:	mvn	w7, w8
  43e9c4:	str	w11, [sp, #8]
  43e9c8:	ubfx	w0, w0, #1, #1
  43e9cc:	str	w2, [sp, #16]
  43e9d0:	mov	x2, x9
  43e9d4:	stp	x4, x5, [sp, #24]
  43e9d8:	and	w4, w7, #0x1
  43e9dc:	ubfx	x5, x8, #2, #1
  43e9e0:	stp	x6, xzr, [sp, #40]
  43e9e4:	ubfx	x7, x8, #3, #1
  43e9e8:	ubfx	x6, x8, #7, #1
  43e9ec:	stp	xzr, xzr, [sp, #56]
  43e9f0:	str	x10, [sp, #72]
  43e9f4:	bl	43e000 <ferror@plt+0x3a070>
  43e9f8:	ldp	x29, x30, [sp, #80]
  43e9fc:	add	sp, sp, #0x60
  43ea00:	ret
  43ea04:	adrp	x1, 489000 <ferror@plt+0x85070>
  43ea08:	add	x1, x1, #0x2a8
  43ea0c:	add	x1, x1, #0x58
  43ea10:	adrp	x2, 452000 <ferror@plt+0x4e070>
  43ea14:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ea18:	add	x2, x2, #0x5c8
  43ea1c:	add	x0, x0, #0xf78
  43ea20:	bl	419d28 <ferror@plt+0x15d98>
  43ea24:	mov	w0, #0x0                   	// #0
  43ea28:	ldp	x29, x30, [sp, #80]
  43ea2c:	add	sp, sp, #0x60
  43ea30:	ret
  43ea34:	nop
  43ea38:	sub	sp, sp, #0x140
  43ea3c:	mov	w8, #0xffffffff            	// #-1
  43ea40:	mov	x9, x1
  43ea44:	stp	x29, x30, [sp, #80]
  43ea48:	add	x29, sp, #0x50
  43ea4c:	stp	x19, x20, [sp, #96]
  43ea50:	stp	x21, x22, [sp, #112]
  43ea54:	stp	w8, w8, [sp, #176]
  43ea58:	ldr	x22, [sp, #328]
  43ea5c:	cbz	x1, 43ed08 <ferror@plt+0x3ad78>
  43ea60:	mov	x1, x0
  43ea64:	mov	w8, w3
  43ea68:	and	w0, w3, #0x2
  43ea6c:	tbnz	w8, #1, 43ec48 <ferror@plt+0x3acb8>
  43ea70:	mov	x21, x6
  43ea74:	mov	x20, x7
  43ea78:	cbz	x6, 43ecc0 <ferror@plt+0x3ad30>
  43ea7c:	tbnz	w8, #3, 43ec84 <ferror@plt+0x3acf4>
  43ea80:	and	w3, w3, #0x10
  43ea84:	cbz	x7, 43ef5c <ferror@plt+0x3afcc>
  43ea88:	cbnz	w3, 43eccc <ferror@plt+0x3ad3c>
  43ea8c:	str	xzr, [x21]
  43ea90:	str	xzr, [x20]
  43ea94:	cmp	w0, #0x0
  43ea98:	add	x6, sp, #0xb0
  43ea9c:	cset	w11, ne  // ne = any
  43eaa0:	cmp	x21, #0x0
  43eaa4:	csel	x6, x6, xzr, ne  // ne = any
  43eaa8:	add	x0, sp, #0xb4
  43eaac:	cmp	x20, #0x0
  43eab0:	add	x10, sp, #0xb8
  43eab4:	ubfx	x7, x8, #5, #1
  43eab8:	csel	x0, x0, xzr, ne  // ne = any
  43eabc:	ubfx	x3, x8, #6, #1
  43eac0:	str	w11, [sp]
  43eac4:	str	w7, [sp, #8]
  43eac8:	mvn	w7, w8
  43eacc:	str	w3, [sp, #16]
  43ead0:	mov	x3, x2
  43ead4:	stp	x4, x5, [sp, #24]
  43ead8:	mov	x2, x9
  43eadc:	and	w4, w7, #0x1
  43eae0:	stp	x10, xzr, [sp, #40]
  43eae4:	ubfx	x7, x8, #3, #1
  43eae8:	ubfx	x5, x8, #2, #1
  43eaec:	stp	x6, x0, [sp, #56]
  43eaf0:	ubfx	x6, x8, #7, #1
  43eaf4:	mov	w0, #0x0                   	// #0
  43eaf8:	str	x22, [sp, #72]
  43eafc:	bl	43e000 <ferror@plt+0x3a070>
  43eb00:	cbz	w0, 43ee6c <ferror@plt+0x3aedc>
  43eb04:	ldr	w0, [sp, #176]
  43eb08:	stp	x23, x24, [sp, #128]
  43eb0c:	mov	x23, #0x0                   	// #0
  43eb10:	stp	x25, x26, [sp, #144]
  43eb14:	str	x27, [sp, #160]
  43eb18:	tbnz	w0, #31, 43eb28 <ferror@plt+0x3ab98>
  43eb1c:	mov	x0, #0x0                   	// #0
  43eb20:	bl	42aef0 <ferror@plt+0x26f60>
  43eb24:	mov	x23, x0
  43eb28:	ldr	w1, [sp, #180]
  43eb2c:	mov	x24, #0x0                   	// #0
  43eb30:	tbnz	w1, #31, 43eb44 <ferror@plt+0x3abb4>
  43eb34:	mov	x0, #0x0                   	// #0
  43eb38:	bl	42aef0 <ferror@plt+0x26f60>
  43eb3c:	ldr	w1, [sp, #180]
  43eb40:	mov	x24, x0
  43eb44:	add	x26, sp, #0xc0
  43eb48:	mov	x19, #0x1                   	// #1
  43eb4c:	mov	w25, #0xffffffff            	// #-1
  43eb50:	ldr	w2, [sp, #176]
  43eb54:	tbnz	w2, #31, 43ed44 <ferror@plt+0x3adb4>
  43eb58:	movi	v0.4s, #0x0
  43eb5c:	stp	q0, q0, [sp, #192]
  43eb60:	stp	q0, q0, [sp, #224]
  43eb64:	stp	q0, q0, [sp, #256]
  43eb68:	stp	q0, q0, [sp, #288]
  43eb6c:	tbnz	w2, #31, 43eb88 <ferror@plt+0x3abf8>
  43eb70:	asr	w0, w2, #6
  43eb74:	lsl	x3, x19, x2
  43eb78:	sxtw	x0, w0
  43eb7c:	ldr	x4, [x26, x0, lsl #3]
  43eb80:	orr	x3, x3, x4
  43eb84:	str	x3, [x26, x0, lsl #3]
  43eb88:	tbnz	w1, #31, 43eba4 <ferror@plt+0x3ac14>
  43eb8c:	asr	w0, w1, #6
  43eb90:	lsl	x3, x19, x1
  43eb94:	sxtw	x0, w0
  43eb98:	ldr	x4, [x26, x0, lsl #3]
  43eb9c:	orr	x3, x3, x4
  43eba0:	str	x3, [x26, x0, lsl #3]
  43eba4:	cmp	w1, w2
  43eba8:	mov	x4, #0x0                   	// #0
  43ebac:	csel	w2, w1, w2, ge  // ge = tcont
  43ebb0:	mov	x3, #0x0                   	// #0
  43ebb4:	add	w0, w2, #0x1
  43ebb8:	mov	x1, x26
  43ebbc:	mov	x2, #0x0                   	// #0
  43ebc0:	bl	403db0 <select@plt>
  43ebc4:	tbnz	w0, #31, 43ed58 <ferror@plt+0x3adc8>
  43ebc8:	ldr	w1, [sp, #176]
  43ebcc:	tbnz	w1, #31, 43ebe4 <ferror@plt+0x3ac54>
  43ebd0:	asr	w2, w1, #6
  43ebd4:	lsl	x0, x19, x1
  43ebd8:	ldr	x2, [x26, w2, sxtw #3]
  43ebdc:	tst	x0, x2
  43ebe0:	b.ne	43ef2c <ferror@plt+0x3af9c>  // b.any
  43ebe4:	ldr	w1, [sp, #180]
  43ebe8:	tbnz	w1, #31, 43eb50 <ferror@plt+0x3abc0>
  43ebec:	asr	w2, w1, #6
  43ebf0:	lsl	x0, x19, x1
  43ebf4:	ldr	x2, [x26, w2, sxtw #3]
  43ebf8:	tst	x0, x2
  43ebfc:	b.eq	43eb50 <ferror@plt+0x3abc0>  // b.none
  43ec00:	mov	x2, x22
  43ec04:	mov	x0, x24
  43ec08:	bl	43df00 <ferror@plt+0x39f70>
  43ec0c:	cbz	w0, 43edac <ferror@plt+0x3ae1c>
  43ec10:	movi	v0.4s, #0x0
  43ec14:	cmp	w0, #0x2
  43ec18:	b.ne	43ef0c <ferror@plt+0x3af7c>  // b.any
  43ec1c:	ldr	w0, [sp, #180]
  43ec20:	tbnz	w0, #31, 43ec30 <ferror@plt+0x3aca0>
  43ec24:	mov	x1, #0x0                   	// #0
  43ec28:	bl	4279e0 <ferror@plt+0x23a50>
  43ec2c:	movi	v0.4s, #0x0
  43ec30:	ldr	w2, [sp, #176]
  43ec34:	mov	w1, #0xffffffff            	// #-1
  43ec38:	str	w25, [sp, #180]
  43ec3c:	tbz	w2, #31, 43eb5c <ferror@plt+0x3abcc>
  43ec40:	mov	w25, #0x0                   	// #0
  43ec44:	b	43ede4 <ferror@plt+0x3ae54>
  43ec48:	adrp	x1, 489000 <ferror@plt+0x85070>
  43ec4c:	add	x1, x1, #0x2a8
  43ec50:	adrp	x2, 488000 <ferror@plt+0x84070>
  43ec54:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ec58:	add	x1, x1, #0x68
  43ec5c:	add	x2, x2, #0xf60
  43ec60:	add	x0, x0, #0xf78
  43ec64:	mov	w19, #0x0                   	// #0
  43ec68:	bl	419d28 <ferror@plt+0x15d98>
  43ec6c:	mov	w0, w19
  43ec70:	ldp	x29, x30, [sp, #80]
  43ec74:	ldp	x19, x20, [sp, #96]
  43ec78:	ldp	x21, x22, [sp, #112]
  43ec7c:	add	sp, sp, #0x140
  43ec80:	ret
  43ec84:	adrp	x1, 489000 <ferror@plt+0x85070>
  43ec88:	add	x1, x1, #0x2a8
  43ec8c:	add	x1, x1, #0x68
  43ec90:	mov	w19, #0x0                   	// #0
  43ec94:	adrp	x2, 488000 <ferror@plt+0x84070>
  43ec98:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ec9c:	add	x2, x2, #0xf88
  43eca0:	add	x0, x0, #0xf78
  43eca4:	bl	419d28 <ferror@plt+0x15d98>
  43eca8:	mov	w0, w19
  43ecac:	ldp	x29, x30, [sp, #80]
  43ecb0:	ldp	x19, x20, [sp, #96]
  43ecb4:	ldp	x21, x22, [sp, #112]
  43ecb8:	add	sp, sp, #0x140
  43ecbc:	ret
  43ecc0:	and	w3, w3, #0x10
  43ecc4:	cbz	x7, 43ed50 <ferror@plt+0x3adc0>
  43ecc8:	cbz	w3, 43ea90 <ferror@plt+0x3ab00>
  43eccc:	adrp	x1, 489000 <ferror@plt+0x85070>
  43ecd0:	add	x1, x1, #0x2a8
  43ecd4:	add	x1, x1, #0x68
  43ecd8:	mov	w19, #0x0                   	// #0
  43ecdc:	adrp	x2, 488000 <ferror@plt+0x84070>
  43ece0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ece4:	add	x2, x2, #0xfd0
  43ece8:	add	x0, x0, #0xf78
  43ecec:	bl	419d28 <ferror@plt+0x15d98>
  43ecf0:	mov	w0, w19
  43ecf4:	ldp	x29, x30, [sp, #80]
  43ecf8:	ldp	x19, x20, [sp, #96]
  43ecfc:	ldp	x21, x22, [sp, #112]
  43ed00:	add	sp, sp, #0x140
  43ed04:	ret
  43ed08:	adrp	x1, 489000 <ferror@plt+0x85070>
  43ed0c:	add	x1, x1, #0x2a8
  43ed10:	add	x1, x1, #0x68
  43ed14:	mov	w19, #0x0                   	// #0
  43ed18:	adrp	x2, 452000 <ferror@plt+0x4e070>
  43ed1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ed20:	add	x2, x2, #0x5c8
  43ed24:	add	x0, x0, #0xf78
  43ed28:	bl	419d28 <ferror@plt+0x15d98>
  43ed2c:	mov	w0, w19
  43ed30:	ldp	x29, x30, [sp, #80]
  43ed34:	ldp	x19, x20, [sp, #96]
  43ed38:	ldp	x21, x22, [sp, #112]
  43ed3c:	add	sp, sp, #0x140
  43ed40:	ret
  43ed44:	tbz	w1, #31, 43eb58 <ferror@plt+0x3abc8>
  43ed48:	mov	w25, #0x0                   	// #0
  43ed4c:	b	43ede4 <ferror@plt+0x3ae54>
  43ed50:	mov	w0, w3
  43ed54:	b	43ea94 <ferror@plt+0x3ab04>
  43ed58:	bl	403e80 <__errno_location@plt>
  43ed5c:	ldr	w27, [x0]
  43ed60:	cmp	w27, #0x4
  43ed64:	b.eq	43ef0c <ferror@plt+0x3af7c>  // b.none
  43ed68:	adrp	x25, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43ed6c:	ldr	w19, [x25, #112]
  43ed70:	cbnz	w19, 43ed88 <ferror@plt+0x3adf8>
  43ed74:	adrp	x0, 488000 <ferror@plt+0x84070>
  43ed78:	add	x0, x0, #0xd18
  43ed7c:	bl	421a88 <ferror@plt+0x1daf8>
  43ed80:	mov	w19, w0
  43ed84:	str	w0, [x25, #112]
  43ed88:	mov	w0, w27
  43ed8c:	bl	4283c8 <ferror@plt+0x24438>
  43ed90:	adrp	x3, 489000 <ferror@plt+0x85070>
  43ed94:	mov	x4, x0
  43ed98:	mov	w1, w19
  43ed9c:	add	x3, x3, #0x10
  43eda0:	mov	x0, x22
  43eda4:	mov	w2, #0x1                   	// #1
  43eda8:	bl	409b68 <ferror@plt+0x5bd8>
  43edac:	ldr	w0, [sp, #176]
  43edb0:	tbz	w0, #31, 43ef14 <ferror@plt+0x3af84>
  43edb4:	ldr	w0, [sp, #180]
  43edb8:	mov	w25, #0x1                   	// #1
  43edbc:	tbnz	w0, #31, 43ede4 <ferror@plt+0x3ae54>
  43edc0:	mov	x1, #0x0                   	// #0
  43edc4:	bl	4279e0 <ferror@plt+0x23a50>
  43edc8:	mov	w0, #0xffffffff            	// #-1
  43edcc:	str	w0, [sp, #180]
  43edd0:	b	43ede4 <ferror@plt+0x3ae54>
  43edd4:	bl	403e80 <__errno_location@plt>
  43edd8:	ldr	w19, [x0]
  43eddc:	cmp	w19, #0x4
  43ede0:	b.ne	43ee88 <ferror@plt+0x3aef8>  // b.any
  43ede4:	ldr	w0, [sp, #184]
  43ede8:	add	x1, sp, #0xbc
  43edec:	mov	w2, #0x0                   	// #0
  43edf0:	bl	403f00 <waitpid@plt>
  43edf4:	tbnz	w0, #31, 43edd4 <ferror@plt+0x3ae44>
  43edf8:	cbnz	w25, 43eed8 <ferror@plt+0x3af48>
  43edfc:	ldr	x0, [sp, #320]
  43ee00:	cbz	x0, 43ee10 <ferror@plt+0x3ae80>
  43ee04:	ldr	x1, [sp, #320]
  43ee08:	ldr	w0, [sp, #188]
  43ee0c:	str	w0, [x1]
  43ee10:	cbz	x21, 43ee24 <ferror@plt+0x3ae94>
  43ee14:	mov	x0, x23
  43ee18:	mov	w1, #0x0                   	// #0
  43ee1c:	bl	42a758 <ferror@plt+0x267c8>
  43ee20:	str	x0, [x21]
  43ee24:	mov	w19, #0x1                   	// #1
  43ee28:	cbz	x20, 43ef68 <ferror@plt+0x3afd8>
  43ee2c:	mov	x0, x24
  43ee30:	mov	w1, #0x0                   	// #0
  43ee34:	bl	42a758 <ferror@plt+0x267c8>
  43ee38:	ldp	x23, x24, [sp, #128]
  43ee3c:	ldp	x25, x26, [sp, #144]
  43ee40:	ldr	x27, [sp, #160]
  43ee44:	str	x0, [x20]
  43ee48:	mov	w0, w19
  43ee4c:	ldp	x29, x30, [sp, #80]
  43ee50:	ldp	x19, x20, [sp, #96]
  43ee54:	ldp	x21, x22, [sp, #112]
  43ee58:	add	sp, sp, #0x140
  43ee5c:	ret
  43ee60:	ldp	x23, x24, [sp, #128]
  43ee64:	ldp	x25, x26, [sp, #144]
  43ee68:	ldr	x27, [sp, #160]
  43ee6c:	mov	w19, #0x0                   	// #0
  43ee70:	mov	w0, w19
  43ee74:	ldp	x29, x30, [sp, #80]
  43ee78:	ldp	x19, x20, [sp, #96]
  43ee7c:	ldp	x21, x22, [sp, #112]
  43ee80:	add	sp, sp, #0x140
  43ee84:	ret
  43ee88:	cmp	w19, #0xa
  43ee8c:	b.eq	43ef78 <ferror@plt+0x3afe8>  // b.none
  43ee90:	cbnz	w25, 43eed8 <ferror@plt+0x3af48>
  43ee94:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43ee98:	ldr	w20, [x21, #112]
  43ee9c:	cbnz	w20, 43eeb4 <ferror@plt+0x3af24>
  43eea0:	adrp	x0, 488000 <ferror@plt+0x84070>
  43eea4:	add	x0, x0, #0xd18
  43eea8:	bl	421a88 <ferror@plt+0x1daf8>
  43eeac:	mov	w20, w0
  43eeb0:	str	w0, [x21, #112]
  43eeb4:	mov	w0, w19
  43eeb8:	bl	4283c8 <ferror@plt+0x24438>
  43eebc:	adrp	x3, 489000 <ferror@plt+0x85070>
  43eec0:	mov	x4, x0
  43eec4:	mov	w1, w20
  43eec8:	mov	x0, x22
  43eecc:	add	x3, x3, #0x1a0
  43eed0:	mov	w2, #0x1                   	// #1
  43eed4:	bl	409b68 <ferror@plt+0x5bd8>
  43eed8:	cbz	x23, 43eee8 <ferror@plt+0x3af58>
  43eedc:	mov	x0, x23
  43eee0:	mov	w1, #0x1                   	// #1
  43eee4:	bl	42a758 <ferror@plt+0x267c8>
  43eee8:	cbz	x24, 43ee60 <ferror@plt+0x3aed0>
  43eeec:	mov	x0, x24
  43eef0:	mov	w1, #0x1                   	// #1
  43eef4:	mov	w19, #0x0                   	// #0
  43eef8:	bl	42a758 <ferror@plt+0x267c8>
  43eefc:	ldp	x23, x24, [sp, #128]
  43ef00:	ldp	x25, x26, [sp, #144]
  43ef04:	ldr	x27, [sp, #160]
  43ef08:	b	43ec6c <ferror@plt+0x3acdc>
  43ef0c:	ldr	w1, [sp, #180]
  43ef10:	b	43eb50 <ferror@plt+0x3abc0>
  43ef14:	mov	x1, #0x0                   	// #0
  43ef18:	bl	4279e0 <ferror@plt+0x23a50>
  43ef1c:	mov	w1, #0xffffffff            	// #-1
  43ef20:	ldr	w0, [sp, #180]
  43ef24:	str	w1, [sp, #176]
  43ef28:	b	43edb8 <ferror@plt+0x3ae28>
  43ef2c:	mov	x2, x22
  43ef30:	mov	x0, x23
  43ef34:	bl	43df00 <ferror@plt+0x39f70>
  43ef38:	cbz	w0, 43edac <ferror@plt+0x3ae1c>
  43ef3c:	cmp	w0, #0x2
  43ef40:	b.ne	43ebe4 <ferror@plt+0x3ac54>  // b.any
  43ef44:	ldr	w0, [sp, #176]
  43ef48:	tbnz	w0, #31, 43ef54 <ferror@plt+0x3afc4>
  43ef4c:	mov	x1, #0x0                   	// #0
  43ef50:	bl	4279e0 <ferror@plt+0x23a50>
  43ef54:	str	w25, [sp, #176]
  43ef58:	b	43ebe4 <ferror@plt+0x3ac54>
  43ef5c:	mov	w0, w3
  43ef60:	str	xzr, [x6]
  43ef64:	b	43ea94 <ferror@plt+0x3ab04>
  43ef68:	ldp	x23, x24, [sp, #128]
  43ef6c:	ldp	x25, x26, [sp, #144]
  43ef70:	ldr	x27, [sp, #160]
  43ef74:	b	43ec6c <ferror@plt+0x3acdc>
  43ef78:	ldr	x0, [sp, #320]
  43ef7c:	cbz	x0, 43efa0 <ferror@plt+0x3b010>
  43ef80:	adrp	x2, 489000 <ferror@plt+0x85070>
  43ef84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ef88:	add	x2, x2, #0x58
  43ef8c:	add	x0, x0, #0xf78
  43ef90:	mov	w1, #0x10                  	// #16
  43ef94:	bl	4199b8 <ferror@plt+0x15a28>
  43ef98:	cbz	w25, 43ee04 <ferror@plt+0x3ae74>
  43ef9c:	b	43eed8 <ferror@plt+0x3af48>
  43efa0:	cbz	w25, 43ee10 <ferror@plt+0x3ae80>
  43efa4:	b	43eed8 <ferror@plt+0x3af48>
  43efa8:	sub	sp, sp, #0x60
  43efac:	mov	x9, x1
  43efb0:	stp	x29, x30, [sp, #80]
  43efb4:	add	x29, sp, #0x50
  43efb8:	ldp	x10, x11, [sp, #96]
  43efbc:	cbz	x1, 43f0d8 <ferror@plt+0x3b148>
  43efc0:	mov	w8, w3
  43efc4:	mov	x1, x0
  43efc8:	mov	x3, x2
  43efcc:	cbz	x10, 43efd4 <ferror@plt+0x3b044>
  43efd0:	tbnz	w8, #3, 43f048 <ferror@plt+0x3b0b8>
  43efd4:	cbz	x11, 43efdc <ferror@plt+0x3b04c>
  43efd8:	tbnz	w8, #4, 43f078 <ferror@plt+0x3b0e8>
  43efdc:	and	w0, w8, #0x20
  43efe0:	cbz	x7, 43efe8 <ferror@plt+0x3b058>
  43efe4:	cbnz	w0, 43f0a8 <ferror@plt+0x3b118>
  43efe8:	cmp	w0, #0x0
  43efec:	ubfx	x13, x8, #4, #1
  43eff0:	cset	w12, ne  // ne = any
  43eff4:	str	w12, [sp, #8]
  43eff8:	mvn	w12, w8
  43effc:	stp	x4, x5, [sp, #24]
  43f000:	ubfx	x2, x8, #6, #1
  43f004:	ldr	x5, [sp, #112]
  43f008:	eor	x0, x8, #0x2
  43f00c:	str	w13, [sp]
  43f010:	and	w4, w12, #0x1
  43f014:	str	w2, [sp, #16]
  43f018:	ubfx	w0, w0, #1, #1
  43f01c:	stp	x6, x7, [sp, #40]
  43f020:	mov	x2, x9
  43f024:	ubfx	x7, x8, #3, #1
  43f028:	stp	x10, x11, [sp, #56]
  43f02c:	ubfx	x6, x8, #7, #1
  43f030:	str	x5, [sp, #72]
  43f034:	ubfx	x5, x8, #2, #1
  43f038:	bl	43e000 <ferror@plt+0x3a070>
  43f03c:	ldp	x29, x30, [sp, #80]
  43f040:	add	sp, sp, #0x60
  43f044:	ret
  43f048:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f04c:	add	x1, x1, #0x2a8
  43f050:	add	x1, x1, #0x78
  43f054:	adrp	x2, 488000 <ferror@plt+0x84070>
  43f058:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f05c:	add	x2, x2, #0xf88
  43f060:	add	x0, x0, #0xf78
  43f064:	bl	419d28 <ferror@plt+0x15d98>
  43f068:	mov	w0, #0x0                   	// #0
  43f06c:	ldp	x29, x30, [sp, #80]
  43f070:	add	sp, sp, #0x60
  43f074:	ret
  43f078:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f07c:	add	x1, x1, #0x2a8
  43f080:	add	x1, x1, #0x78
  43f084:	adrp	x2, 488000 <ferror@plt+0x84070>
  43f088:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f08c:	add	x2, x2, #0xfd0
  43f090:	add	x0, x0, #0xf78
  43f094:	bl	419d28 <ferror@plt+0x15d98>
  43f098:	mov	w0, #0x0                   	// #0
  43f09c:	ldp	x29, x30, [sp, #80]
  43f0a0:	add	sp, sp, #0x60
  43f0a4:	ret
  43f0a8:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f0ac:	add	x1, x1, #0x2a8
  43f0b0:	add	x1, x1, #0x78
  43f0b4:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f0b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f0bc:	add	x2, x2, #0x1c8
  43f0c0:	add	x0, x0, #0xf78
  43f0c4:	bl	419d28 <ferror@plt+0x15d98>
  43f0c8:	mov	w0, #0x0                   	// #0
  43f0cc:	ldp	x29, x30, [sp, #80]
  43f0d0:	add	sp, sp, #0x60
  43f0d4:	ret
  43f0d8:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f0dc:	add	x1, x1, #0x2a8
  43f0e0:	add	x1, x1, #0x78
  43f0e4:	adrp	x2, 452000 <ferror@plt+0x4e070>
  43f0e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f0ec:	add	x2, x2, #0x5c8
  43f0f0:	add	x0, x0, #0xf78
  43f0f4:	bl	419d28 <ferror@plt+0x15d98>
  43f0f8:	mov	w0, #0x0                   	// #0
  43f0fc:	ldp	x29, x30, [sp, #80]
  43f100:	add	sp, sp, #0x60
  43f104:	ret
  43f108:	sub	sp, sp, #0x60
  43f10c:	stp	x29, x30, [sp, #16]
  43f110:	add	x29, sp, #0x10
  43f114:	stp	x19, x20, [sp, #32]
  43f118:	str	xzr, [sp, #88]
  43f11c:	cbz	x0, 43f1bc <ferror@plt+0x3b22c>
  43f120:	mov	x20, x4
  43f124:	stp	x21, x22, [sp, #48]
  43f128:	mov	x21, x1
  43f12c:	mov	x22, x2
  43f130:	mov	x1, #0x0                   	// #0
  43f134:	add	x2, sp, #0x58
  43f138:	str	x23, [sp, #64]
  43f13c:	mov	x23, x3
  43f140:	mov	x3, x4
  43f144:	bl	424ab0 <ferror@plt+0x20b20>
  43f148:	mov	w19, w0
  43f14c:	cbnz	w0, 43f16c <ferror@plt+0x3b1dc>
  43f150:	mov	w0, w19
  43f154:	ldp	x29, x30, [sp, #16]
  43f158:	ldp	x19, x20, [sp, #32]
  43f15c:	ldp	x21, x22, [sp, #48]
  43f160:	ldr	x23, [sp, #64]
  43f164:	add	sp, sp, #0x60
  43f168:	ret
  43f16c:	ldr	x1, [sp, #88]
  43f170:	stp	x23, x20, [sp]
  43f174:	mov	x7, x22
  43f178:	mov	x6, x21
  43f17c:	mov	x5, #0x0                   	// #0
  43f180:	mov	x4, #0x0                   	// #0
  43f184:	mov	w3, #0x4                   	// #4
  43f188:	mov	x2, #0x0                   	// #0
  43f18c:	mov	x0, #0x0                   	// #0
  43f190:	bl	43ea38 <ferror@plt+0x3aaa8>
  43f194:	mov	w19, w0
  43f198:	ldr	x0, [sp, #88]
  43f19c:	bl	429b98 <ferror@plt+0x25c08>
  43f1a0:	mov	w0, w19
  43f1a4:	ldp	x29, x30, [sp, #16]
  43f1a8:	ldp	x19, x20, [sp, #32]
  43f1ac:	ldp	x21, x22, [sp, #48]
  43f1b0:	ldr	x23, [sp, #64]
  43f1b4:	add	sp, sp, #0x60
  43f1b8:	ret
  43f1bc:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f1c0:	add	x1, x1, #0x2a8
  43f1c4:	add	x1, x1, #0x98
  43f1c8:	mov	w19, #0x0                   	// #0
  43f1cc:	adrp	x2, 451000 <ferror@plt+0x4d070>
  43f1d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f1d4:	add	x2, x2, #0x3c8
  43f1d8:	add	x0, x0, #0xf78
  43f1dc:	bl	419d28 <ferror@plt+0x15d98>
  43f1e0:	mov	w0, w19
  43f1e4:	ldp	x29, x30, [sp, #16]
  43f1e8:	ldp	x19, x20, [sp, #32]
  43f1ec:	add	sp, sp, #0x60
  43f1f0:	ret
  43f1f4:	nop
  43f1f8:	sub	sp, sp, #0x80
  43f1fc:	stp	x29, x30, [sp, #80]
  43f200:	add	x29, sp, #0x50
  43f204:	stp	x19, x20, [sp, #96]
  43f208:	str	xzr, [sp, #120]
  43f20c:	cbz	x0, 43f2a4 <ferror@plt+0x3b314>
  43f210:	mov	x3, x1
  43f214:	mov	x20, x1
  43f218:	add	x2, sp, #0x78
  43f21c:	mov	x1, #0x0                   	// #0
  43f220:	bl	424ab0 <ferror@plt+0x20b20>
  43f224:	mov	w19, w0
  43f228:	cbnz	w0, 43f240 <ferror@plt+0x3b2b0>
  43f22c:	mov	w0, w19
  43f230:	ldp	x29, x30, [sp, #80]
  43f234:	ldp	x19, x20, [sp, #96]
  43f238:	add	sp, sp, #0x80
  43f23c:	ret
  43f240:	ldr	x2, [sp, #120]
  43f244:	cbz	x2, 43f2dc <ferror@plt+0x3b34c>
  43f248:	str	wzr, [sp]
  43f24c:	mov	w5, #0x1                   	// #1
  43f250:	str	wzr, [sp, #8]
  43f254:	mov	w4, w5
  43f258:	str	wzr, [sp, #16]
  43f25c:	mov	w0, w5
  43f260:	stp	xzr, xzr, [sp, #24]
  43f264:	mov	w7, #0x0                   	// #0
  43f268:	mov	w6, #0x0                   	// #0
  43f26c:	stp	xzr, xzr, [sp, #40]
  43f270:	mov	x3, #0x0                   	// #0
  43f274:	mov	x1, #0x0                   	// #0
  43f278:	stp	xzr, xzr, [sp, #56]
  43f27c:	str	x20, [sp, #72]
  43f280:	bl	43e000 <ferror@plt+0x3a070>
  43f284:	mov	w19, w0
  43f288:	ldr	x0, [sp, #120]
  43f28c:	bl	429b98 <ferror@plt+0x25c08>
  43f290:	mov	w0, w19
  43f294:	ldp	x29, x30, [sp, #80]
  43f298:	ldp	x19, x20, [sp, #96]
  43f29c:	add	sp, sp, #0x80
  43f2a0:	ret
  43f2a4:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f2a8:	add	x1, x1, #0x2a8
  43f2ac:	add	x1, x1, #0xb8
  43f2b0:	mov	w19, #0x0                   	// #0
  43f2b4:	adrp	x2, 451000 <ferror@plt+0x4d070>
  43f2b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f2bc:	add	x2, x2, #0x3c8
  43f2c0:	add	x0, x0, #0xf78
  43f2c4:	bl	419d28 <ferror@plt+0x15d98>
  43f2c8:	mov	w0, w19
  43f2cc:	ldp	x29, x30, [sp, #80]
  43f2d0:	ldp	x19, x20, [sp, #96]
  43f2d4:	add	sp, sp, #0x80
  43f2d8:	ret
  43f2dc:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f2e0:	add	x1, x1, #0x2a8
  43f2e4:	add	x1, x1, #0x58
  43f2e8:	adrp	x2, 452000 <ferror@plt+0x4e070>
  43f2ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f2f0:	add	x2, x2, #0x5c8
  43f2f4:	add	x0, x0, #0xf78
  43f2f8:	mov	w19, #0x0                   	// #0
  43f2fc:	bl	419d28 <ferror@plt+0x15d98>
  43f300:	b	43f288 <ferror@plt+0x3b2f8>
  43f304:	nop
  43f308:	stp	x29, x30, [sp, #-48]!
  43f30c:	mov	x29, sp
  43f310:	stp	x19, x20, [sp, #16]
  43f314:	mov	w19, w0
  43f318:	and	w20, w0, #0x7f
  43f31c:	stp	x21, x22, [sp, #32]
  43f320:	mov	x21, x1
  43f324:	cbnz	w20, 43f348 <ferror@plt+0x3b3b8>
  43f328:	ubfx	x19, x19, #8, #8
  43f32c:	cbnz	w19, 43f3b4 <ferror@plt+0x3b424>
  43f330:	mov	w20, #0x1                   	// #1
  43f334:	mov	w0, w20
  43f338:	ldp	x19, x20, [sp, #16]
  43f33c:	ldp	x21, x22, [sp, #32]
  43f340:	ldp	x29, x30, [sp], #48
  43f344:	ret
  43f348:	add	w2, w20, #0x1
  43f34c:	mov	w22, w20
  43f350:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43f354:	sbfx	x2, x2, #1, #7
  43f358:	ldr	w1, [x20, #112]
  43f35c:	cmp	w2, #0x0
  43f360:	b.gt	43f404 <ferror@plt+0x3b474>
  43f364:	and	w0, w0, #0xff
  43f368:	cmp	w0, #0x7f
  43f36c:	b.eq	43f44c <ferror@plt+0x3b4bc>  // b.none
  43f370:	cbnz	w1, 43f388 <ferror@plt+0x3b3f8>
  43f374:	adrp	x0, 488000 <ferror@plt+0x84070>
  43f378:	add	x0, x0, #0xd18
  43f37c:	bl	421a88 <ferror@plt+0x1daf8>
  43f380:	mov	w1, w0
  43f384:	str	w0, [x20, #112]
  43f388:	mov	x0, x21
  43f38c:	mov	w2, #0x13                  	// #19
  43f390:	mov	w20, #0x0                   	// #0
  43f394:	adrp	x3, 489000 <ferror@plt+0x85070>
  43f398:	add	x3, x3, #0x288
  43f39c:	bl	409b68 <ferror@plt+0x5bd8>
  43f3a0:	mov	w0, w20
  43f3a4:	ldp	x19, x20, [sp, #16]
  43f3a8:	ldp	x21, x22, [sp, #32]
  43f3ac:	ldp	x29, x30, [sp], #48
  43f3b0:	ret
  43f3b4:	adrp	x22, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43f3b8:	add	x22, x22, #0x70
  43f3bc:	ldr	w1, [x22, #4]
  43f3c0:	cbnz	w1, 43f3d8 <ferror@plt+0x3b448>
  43f3c4:	adrp	x0, 488000 <ferror@plt+0x84070>
  43f3c8:	add	x0, x0, #0xf40
  43f3cc:	bl	421a88 <ferror@plt+0x1daf8>
  43f3d0:	mov	w1, w0
  43f3d4:	str	w0, [x22, #4]
  43f3d8:	mov	x0, x21
  43f3dc:	and	x4, x19, #0xff
  43f3e0:	mov	w2, w19
  43f3e4:	adrp	x3, 489000 <ferror@plt+0x85070>
  43f3e8:	add	x3, x3, #0x210
  43f3ec:	bl	409b68 <ferror@plt+0x5bd8>
  43f3f0:	mov	w0, w20
  43f3f4:	ldp	x19, x20, [sp, #16]
  43f3f8:	ldp	x21, x22, [sp, #32]
  43f3fc:	ldp	x29, x30, [sp], #48
  43f400:	ret
  43f404:	cbnz	w1, 43f41c <ferror@plt+0x3b48c>
  43f408:	adrp	x0, 488000 <ferror@plt+0x84070>
  43f40c:	add	x0, x0, #0xd18
  43f410:	bl	421a88 <ferror@plt+0x1daf8>
  43f414:	mov	w1, w0
  43f418:	str	w0, [x20, #112]
  43f41c:	and	x4, x22, #0x7f
  43f420:	mov	x0, x21
  43f424:	mov	w2, #0x13                  	// #19
  43f428:	mov	w20, #0x0                   	// #0
  43f42c:	adrp	x3, 489000 <ferror@plt+0x85070>
  43f430:	add	x3, x3, #0x238
  43f434:	bl	409b68 <ferror@plt+0x5bd8>
  43f438:	mov	w0, w20
  43f43c:	ldp	x19, x20, [sp, #16]
  43f440:	ldp	x21, x22, [sp, #32]
  43f444:	ldp	x29, x30, [sp], #48
  43f448:	ret
  43f44c:	cbnz	w1, 43f464 <ferror@plt+0x3b4d4>
  43f450:	adrp	x0, 488000 <ferror@plt+0x84070>
  43f454:	add	x0, x0, #0xd18
  43f458:	bl	421a88 <ferror@plt+0x1daf8>
  43f45c:	mov	w1, w0
  43f460:	str	w0, [x20, #112]
  43f464:	ubfx	x4, x19, #8, #8
  43f468:	mov	x0, x21
  43f46c:	mov	w2, #0x13                  	// #19
  43f470:	mov	w20, #0x0                   	// #0
  43f474:	adrp	x3, 489000 <ferror@plt+0x85070>
  43f478:	add	x3, x3, #0x260
  43f47c:	bl	409b68 <ferror@plt+0x5bd8>
  43f480:	mov	w0, w20
  43f484:	ldp	x19, x20, [sp, #16]
  43f488:	ldp	x21, x22, [sp, #32]
  43f48c:	ldp	x29, x30, [sp], #48
  43f490:	ret
  43f494:	nop
  43f498:	ret
  43f49c:	nop
  43f4a0:	stp	x29, x30, [sp, #-32]!
  43f4a4:	mov	x29, sp
  43f4a8:	stp	x19, x20, [sp, #16]
  43f4ac:	mov	x19, x0
  43f4b0:	ldr	w2, [x0, #8]
  43f4b4:	ldrb	w0, [x0, #20]
  43f4b8:	add	w1, w1, w2
  43f4bc:	and	w2, w0, #0x1
  43f4c0:	ldp	w0, w3, [x19, #12]
  43f4c4:	add	w2, w1, w2
  43f4c8:	mul	w2, w2, w3
  43f4cc:	cmp	w0, w2
  43f4d0:	b.cs	43f534 <ferror@plt+0x3b5a4>  // b.hs, b.nlast
  43f4d4:	cmp	w2, #0x1
  43f4d8:	b.ls	43f540 <ferror@plt+0x3b5b0>  // b.plast
  43f4dc:	mov	w1, #0x1                   	// #1
  43f4e0:	lsl	w1, w1, #1
  43f4e4:	cmp	w1, #0x0
  43f4e8:	ccmp	w2, w1, #0x0, ne  // ne = any
  43f4ec:	b.hi	43f4e0 <ferror@plt+0x3b550>  // b.pmore
  43f4f0:	cbnz	w1, 43f54c <ferror@plt+0x3b5bc>
  43f4f4:	cmp	w2, #0x10
  43f4f8:	mov	w1, #0x10                  	// #16
  43f4fc:	csel	w20, w2, w1, cs  // cs = hs, nlast
  43f500:	csel	w1, w2, w1, cs  // cs = hs, nlast
  43f504:	ldr	x0, [x19]
  43f508:	bl	417cc8 <ferror@plt+0x13d38>
  43f50c:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43f510:	ldr	w1, [x1, #156]
  43f514:	str	x0, [x19]
  43f518:	cbz	w1, 43f530 <ferror@plt+0x3b5a0>
  43f51c:	ldr	w3, [x19, #12]
  43f520:	mov	w1, #0x0                   	// #0
  43f524:	sub	w2, w20, w3
  43f528:	add	x0, x0, w3, uxtw
  43f52c:	bl	403880 <memset@plt>
  43f530:	str	w20, [x19, #12]
  43f534:	ldp	x19, x20, [sp, #16]
  43f538:	ldp	x29, x30, [sp], #32
  43f53c:	ret
  43f540:	mov	x1, #0x10                  	// #16
  43f544:	mov	w20, w1
  43f548:	b	43f504 <ferror@plt+0x3b574>
  43f54c:	cmp	w1, #0x10
  43f550:	mov	w2, #0x10                  	// #16
  43f554:	csel	w20, w1, w2, cs  // cs = hs, nlast
  43f558:	csel	w1, w1, w2, cs  // cs = hs, nlast
  43f55c:	b	43f504 <ferror@plt+0x3b574>
  43f560:	stp	x29, x30, [sp, #-48]!
  43f564:	mov	x29, sp
  43f568:	stp	x19, x20, [sp, #16]
  43f56c:	cbnz	w2, 43f5a0 <ferror@plt+0x3b610>
  43f570:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f574:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f578:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f57c:	add	x2, x2, #0x380
  43f580:	add	x1, x1, #0x418
  43f584:	add	x0, x0, #0xf78
  43f588:	mov	x19, #0x0                   	// #0
  43f58c:	bl	419d28 <ferror@plt+0x15d98>
  43f590:	mov	x0, x19
  43f594:	ldp	x19, x20, [sp, #16]
  43f598:	ldp	x29, x30, [sp], #48
  43f59c:	ret
  43f5a0:	mov	w20, w2
  43f5a4:	stp	x21, x22, [sp, #32]
  43f5a8:	mov	w22, w1
  43f5ac:	mov	w21, w0
  43f5b0:	mov	x0, #0x28                  	// #40
  43f5b4:	bl	426140 <ferror@plt+0x221b0>
  43f5b8:	ldrb	w2, [x0, #20]
  43f5bc:	cmp	w22, #0x0
  43f5c0:	mov	w3, #0x1                   	// #1
  43f5c4:	cset	w1, ne  // ne = any
  43f5c8:	cmp	w21, #0x0
  43f5cc:	cset	w4, ne  // ne = any
  43f5d0:	and	w2, w2, #0xfffffffc
  43f5d4:	orr	w1, w4, w1, lsl #1
  43f5d8:	str	xzr, [x0]
  43f5dc:	orr	w1, w1, w2
  43f5e0:	str	xzr, [x0, #8]
  43f5e4:	str	w20, [x0, #16]
  43f5e8:	mov	x19, x0
  43f5ec:	strb	w1, [x0, #20]
  43f5f0:	str	w3, [x0, #24]
  43f5f4:	str	xzr, [x0, #32]
  43f5f8:	tbnz	w1, #0, 43f610 <ferror@plt+0x3b680>
  43f5fc:	mov	x0, x19
  43f600:	ldp	x19, x20, [sp, #16]
  43f604:	ldp	x21, x22, [sp, #32]
  43f608:	ldp	x29, x30, [sp], #48
  43f60c:	ret
  43f610:	mov	w1, #0x0                   	// #0
  43f614:	bl	43f4a0 <ferror@plt+0x3b510>
  43f618:	ldrb	w0, [x19, #20]
  43f61c:	tbz	w0, #0, 43f5fc <ferror@plt+0x3b66c>
  43f620:	ldr	w3, [x19, #16]
  43f624:	mov	w1, #0x0                   	// #0
  43f628:	ldr	w4, [x19, #8]
  43f62c:	mov	w2, w3
  43f630:	ldr	x0, [x19]
  43f634:	mul	w3, w3, w4
  43f638:	add	x0, x0, x3
  43f63c:	bl	403880 <memset@plt>
  43f640:	ldp	x21, x22, [sp, #32]
  43f644:	b	43f590 <ferror@plt+0x3b600>
  43f648:	stp	x29, x30, [sp, #-64]!
  43f64c:	mov	x29, sp
  43f650:	stp	x19, x20, [sp, #16]
  43f654:	cbnz	w2, 43f68c <ferror@plt+0x3b6fc>
  43f658:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f65c:	add	x1, x1, #0x418
  43f660:	add	x1, x1, #0x10
  43f664:	mov	x19, #0x0                   	// #0
  43f668:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f66c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f670:	add	x2, x2, #0x380
  43f674:	add	x0, x0, #0xf78
  43f678:	bl	419d28 <ferror@plt+0x15d98>
  43f67c:	mov	x0, x19
  43f680:	ldp	x19, x20, [sp, #16]
  43f684:	ldp	x29, x30, [sp], #64
  43f688:	ret
  43f68c:	mov	w20, w2
  43f690:	stp	x21, x22, [sp, #32]
  43f694:	mov	w21, w3
  43f698:	mov	w22, w0
  43f69c:	mov	x0, #0x28                  	// #40
  43f6a0:	str	x23, [sp, #48]
  43f6a4:	mov	w23, w1
  43f6a8:	bl	426140 <ferror@plt+0x221b0>
  43f6ac:	ldrb	w1, [x0, #20]
  43f6b0:	cmp	w23, #0x0
  43f6b4:	mov	w2, #0x1                   	// #1
  43f6b8:	cset	w4, ne  // ne = any
  43f6bc:	cmp	w22, #0x0
  43f6c0:	cset	w3, ne  // ne = any
  43f6c4:	and	w1, w1, #0xfffffffc
  43f6c8:	orr	w4, w3, w4, lsl #1
  43f6cc:	str	xzr, [x0]
  43f6d0:	orr	w4, w4, w1
  43f6d4:	str	xzr, [x0, #8]
  43f6d8:	str	w20, [x0, #16]
  43f6dc:	cmp	w21, #0x0
  43f6e0:	strb	w4, [x0, #20]
  43f6e4:	and	w4, w4, w2
  43f6e8:	str	w2, [x0, #24]
  43f6ec:	mov	x19, x0
  43f6f0:	str	xzr, [x0, #32]
  43f6f4:	csel	w4, w4, w2, eq  // eq = none
  43f6f8:	cbz	w4, 43f70c <ferror@plt+0x3b77c>
  43f6fc:	mov	w1, w21
  43f700:	bl	43f4a0 <ferror@plt+0x3b510>
  43f704:	ldrb	w0, [x19, #20]
  43f708:	tbnz	w0, #0, 43f724 <ferror@plt+0x3b794>
  43f70c:	mov	x0, x19
  43f710:	ldp	x19, x20, [sp, #16]
  43f714:	ldp	x21, x22, [sp, #32]
  43f718:	ldr	x23, [sp, #48]
  43f71c:	ldp	x29, x30, [sp], #64
  43f720:	ret
  43f724:	ldr	w4, [x19, #8]
  43f728:	mov	w1, #0x0                   	// #0
  43f72c:	ldr	w3, [x19, #16]
  43f730:	ldr	x0, [x19]
  43f734:	mov	w2, w3
  43f738:	mul	w3, w3, w4
  43f73c:	add	x0, x0, x3
  43f740:	bl	403880 <memset@plt>
  43f744:	mov	x0, x19
  43f748:	ldp	x19, x20, [sp, #16]
  43f74c:	ldp	x21, x22, [sp, #32]
  43f750:	ldr	x23, [sp, #48]
  43f754:	ldp	x29, x30, [sp], #64
  43f758:	ret
  43f75c:	nop
  43f760:	cbz	x0, 43f76c <ferror@plt+0x3b7dc>
  43f764:	str	x1, [x0, #32]
  43f768:	ret
  43f76c:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f770:	add	x1, x1, #0x418
  43f774:	add	x1, x1, #0x28
  43f778:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f77c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f780:	add	x2, x2, #0x390
  43f784:	add	x0, x0, #0xf78
  43f788:	b	419d28 <ferror@plt+0x15d98>
  43f78c:	nop
  43f790:	stp	x29, x30, [sp, #-32]!
  43f794:	mov	x29, sp
  43f798:	str	x19, [sp, #16]
  43f79c:	mov	x19, x0
  43f7a0:	cbz	x0, 43f7cc <ferror@plt+0x3b83c>
  43f7a4:	add	x0, x0, #0x18
  43f7a8:	ldxr	w1, [x0]
  43f7ac:	add	w1, w1, #0x1
  43f7b0:	stlxr	w2, w1, [x0]
  43f7b4:	cbnz	w2, 43f7a8 <ferror@plt+0x3b818>
  43f7b8:	mov	x0, x19
  43f7bc:	dmb	ish
  43f7c0:	ldr	x19, [sp, #16]
  43f7c4:	ldp	x29, x30, [sp], #32
  43f7c8:	ret
  43f7cc:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f7d0:	add	x1, x1, #0x418
  43f7d4:	add	x1, x1, #0x40
  43f7d8:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f7dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f7e0:	add	x2, x2, #0x3a0
  43f7e4:	add	x0, x0, #0xf78
  43f7e8:	bl	419d28 <ferror@plt+0x15d98>
  43f7ec:	mov	x0, x19
  43f7f0:	ldr	x19, [sp, #16]
  43f7f4:	ldp	x29, x30, [sp], #32
  43f7f8:	ret
  43f7fc:	nop
  43f800:	cbz	x0, 43f840 <ferror@plt+0x3b8b0>
  43f804:	stp	x29, x30, [sp, #-32]!
  43f808:	mov	x29, sp
  43f80c:	stp	x19, x20, [sp, #16]
  43f810:	mov	x19, x0
  43f814:	add	x0, x0, #0x18
  43f818:	ldxr	w1, [x0]
  43f81c:	sub	w2, w1, #0x1
  43f820:	stlxr	w3, w2, [x0]
  43f824:	cbnz	w3, 43f818 <ferror@plt+0x3b888>
  43f828:	dmb	ish
  43f82c:	cmp	w1, #0x1
  43f830:	b.eq	43f860 <ferror@plt+0x3b8d0>  // b.none
  43f834:	ldp	x19, x20, [sp, #16]
  43f838:	ldp	x29, x30, [sp], #32
  43f83c:	ret
  43f840:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f844:	add	x1, x1, #0x418
  43f848:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f84c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f850:	add	x1, x1, #0x50
  43f854:	add	x2, x2, #0x3a0
  43f858:	add	x0, x0, #0xf78
  43f85c:	b	419d28 <ferror@plt+0x15d98>
  43f860:	ldr	x1, [x19, #32]
  43f864:	cbz	x1, 43f8a0 <ferror@plt+0x3b910>
  43f868:	ldr	w0, [x19, #8]
  43f86c:	cbz	w0, 43f8a0 <ferror@plt+0x3b910>
  43f870:	mov	w20, #0x0                   	// #0
  43f874:	b	43f87c <ferror@plt+0x3b8ec>
  43f878:	ldr	x1, [x19, #32]
  43f87c:	ldr	w0, [x19, #16]
  43f880:	ldr	x2, [x19]
  43f884:	mul	w0, w20, w0
  43f888:	add	w20, w20, #0x1
  43f88c:	add	x0, x2, x0
  43f890:	blr	x1
  43f894:	ldr	w0, [x19, #8]
  43f898:	cmp	w20, w0
  43f89c:	b.cc	43f878 <ferror@plt+0x3b8e8>  // b.lo, b.ul, b.last
  43f8a0:	ldr	x0, [x19]
  43f8a4:	bl	417d40 <ferror@plt+0x13db0>
  43f8a8:	mov	x1, x19
  43f8ac:	mov	x0, #0x28                  	// #40
  43f8b0:	ldp	x19, x20, [sp, #16]
  43f8b4:	ldp	x29, x30, [sp], #32
  43f8b8:	b	426730 <ferror@plt+0x227a0>
  43f8bc:	nop
  43f8c0:	cbz	x0, 43f8cc <ferror@plt+0x3b93c>
  43f8c4:	ldr	w0, [x0, #16]
  43f8c8:	ret
  43f8cc:	stp	x29, x30, [sp, #-16]!
  43f8d0:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f8d4:	add	x1, x1, #0x418
  43f8d8:	mov	x29, sp
  43f8dc:	add	x1, x1, #0x60
  43f8e0:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f8e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f8e8:	add	x2, x2, #0x3a0
  43f8ec:	add	x0, x0, #0xf78
  43f8f0:	bl	419d28 <ferror@plt+0x15d98>
  43f8f4:	mov	w0, #0x0                   	// #0
  43f8f8:	ldp	x29, x30, [sp], #16
  43f8fc:	ret
  43f900:	stp	x29, x30, [sp, #-48]!
  43f904:	mov	x29, sp
  43f908:	stp	x19, x20, [sp, #16]
  43f90c:	cbz	x0, 43f974 <ferror@plt+0x3b9e4>
  43f910:	mov	x19, x0
  43f914:	add	x0, x0, #0x18
  43f918:	ldxr	w2, [x0]
  43f91c:	sub	w3, w2, #0x1
  43f920:	stlxr	w4, w3, [x0]
  43f924:	cbnz	w4, 43f918 <ferror@plt+0x3b988>
  43f928:	dmb	ish
  43f92c:	cmp	w2, #0x1
  43f930:	ldr	x20, [x19]
  43f934:	b.eq	43f954 <ferror@plt+0x3b9c4>  // b.none
  43f938:	cbnz	w1, 43f9a8 <ferror@plt+0x3ba18>
  43f93c:	str	xzr, [x19]
  43f940:	mov	x0, x20
  43f944:	str	xzr, [x19, #8]
  43f948:	ldp	x19, x20, [sp, #16]
  43f94c:	ldp	x29, x30, [sp], #48
  43f950:	ret
  43f954:	cbnz	w1, 43fa08 <ferror@plt+0x3ba78>
  43f958:	mov	x1, x19
  43f95c:	mov	x0, #0x28                  	// #40
  43f960:	bl	426730 <ferror@plt+0x227a0>
  43f964:	mov	x0, x20
  43f968:	ldp	x19, x20, [sp, #16]
  43f96c:	ldp	x29, x30, [sp], #48
  43f970:	ret
  43f974:	adrp	x1, 489000 <ferror@plt+0x85070>
  43f978:	add	x1, x1, #0x418
  43f97c:	add	x1, x1, #0x80
  43f980:	mov	x20, #0x0                   	// #0
  43f984:	adrp	x2, 489000 <ferror@plt+0x85070>
  43f988:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43f98c:	add	x2, x2, #0x3a0
  43f990:	add	x0, x0, #0xf78
  43f994:	bl	419d28 <ferror@plt+0x15d98>
  43f998:	mov	x0, x20
  43f99c:	ldp	x19, x20, [sp, #16]
  43f9a0:	ldp	x29, x30, [sp], #48
  43f9a4:	ret
  43f9a8:	ldr	x1, [x19, #32]
  43f9ac:	stp	x21, x22, [sp, #32]
  43f9b0:	mov	w22, #0x2                   	// #2
  43f9b4:	cbz	x1, 43fa34 <ferror@plt+0x3baa4>
  43f9b8:	ldr	w0, [x19, #8]
  43f9bc:	cbz	w0, 43f9f0 <ferror@plt+0x3ba60>
  43f9c0:	mov	w21, #0x0                   	// #0
  43f9c4:	b	43f9cc <ferror@plt+0x3ba3c>
  43f9c8:	ldr	x1, [x19, #32]
  43f9cc:	ldr	w0, [x19, #16]
  43f9d0:	mul	w0, w21, w0
  43f9d4:	add	w21, w21, #0x1
  43f9d8:	add	x0, x20, x0
  43f9dc:	blr	x1
  43f9e0:	ldr	w0, [x19, #8]
  43f9e4:	ldr	x20, [x19]
  43f9e8:	cmp	w21, w0
  43f9ec:	b.cc	43f9c8 <ferror@plt+0x3ba38>  // b.lo, b.ul, b.last
  43f9f0:	mov	x0, x20
  43f9f4:	mov	x20, #0x0                   	// #0
  43f9f8:	bl	417d40 <ferror@plt+0x13db0>
  43f9fc:	cbz	w22, 43fa2c <ferror@plt+0x3ba9c>
  43fa00:	ldp	x21, x22, [sp, #32]
  43fa04:	b	43f93c <ferror@plt+0x3b9ac>
  43fa08:	ldr	x1, [x19, #32]
  43fa0c:	stp	x21, x22, [sp, #32]
  43fa10:	mov	w22, #0x0                   	// #0
  43fa14:	cbnz	x1, 43f9b8 <ferror@plt+0x3ba28>
  43fa18:	mov	x0, x20
  43fa1c:	mov	x20, #0x0                   	// #0
  43fa20:	bl	417d40 <ferror@plt+0x13db0>
  43fa24:	ldp	x21, x22, [sp, #32]
  43fa28:	b	43f958 <ferror@plt+0x3b9c8>
  43fa2c:	ldp	x21, x22, [sp, #32]
  43fa30:	b	43f958 <ferror@plt+0x3b9c8>
  43fa34:	mov	x0, x20
  43fa38:	mov	x20, #0x0                   	// #0
  43fa3c:	bl	417d40 <ferror@plt+0x13db0>
  43fa40:	ldp	x21, x22, [sp, #32]
  43fa44:	b	43f93c <ferror@plt+0x3b9ac>
  43fa48:	stp	x29, x30, [sp, #-48]!
  43fa4c:	mov	x29, sp
  43fa50:	stp	x19, x20, [sp, #16]
  43fa54:	mov	x19, x0
  43fa58:	cbz	x0, 43fb40 <ferror@plt+0x3bbb0>
  43fa5c:	mov	w20, w2
  43fa60:	stp	x21, x22, [sp, #32]
  43fa64:	mov	x21, x1
  43fa68:	ldp	w5, w2, [x0, #8]
  43fa6c:	ldrb	w1, [x0, #20]
  43fa70:	ldr	w4, [x0, #16]
  43fa74:	add	w3, w20, w5
  43fa78:	and	w1, w1, #0x1
  43fa7c:	add	w3, w3, w1
  43fa80:	ldr	x0, [x0]
  43fa84:	mul	w3, w3, w4
  43fa88:	cmp	w3, w2
  43fa8c:	b.hi	43facc <ferror@plt+0x3bb3c>  // b.pmore
  43fa90:	mul	w2, w20, w4
  43fa94:	mov	x1, x21
  43fa98:	mul	w4, w4, w5
  43fa9c:	add	x0, x0, x4
  43faa0:	bl	403460 <memcpy@plt>
  43faa4:	ldr	w0, [x19, #8]
  43faa8:	ldrb	w1, [x19, #20]
  43faac:	add	w20, w20, w0
  43fab0:	str	w20, [x19, #8]
  43fab4:	tbnz	w1, #0, 43fb70 <ferror@plt+0x3bbe0>
  43fab8:	mov	x0, x19
  43fabc:	ldp	x19, x20, [sp, #16]
  43fac0:	ldp	x21, x22, [sp, #32]
  43fac4:	ldp	x29, x30, [sp], #48
  43fac8:	ret
  43facc:	mov	x1, #0x10                  	// #16
  43fad0:	cmp	w3, #0x1
  43fad4:	mov	w22, w1
  43fad8:	mov	w2, #0x1                   	// #1
  43fadc:	b.ls	43fb04 <ferror@plt+0x3bb74>  // b.plast
  43fae0:	lsl	w2, w2, #1
  43fae4:	cmp	w2, #0x0
  43fae8:	ccmp	w3, w2, #0x0, ne  // ne = any
  43faec:	b.hi	43fae0 <ferror@plt+0x3bb50>  // b.pmore
  43faf0:	cbnz	w2, 43fba0 <ferror@plt+0x3bc10>
  43faf4:	cmp	w3, #0x10
  43faf8:	mov	w1, #0x10                  	// #16
  43fafc:	csel	w22, w3, w1, cs  // cs = hs, nlast
  43fb00:	csel	w1, w3, w1, cs  // cs = hs, nlast
  43fb04:	bl	417cc8 <ferror@plt+0x13d38>
  43fb08:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43fb0c:	ldr	w1, [x1, #156]
  43fb10:	str	x0, [x19]
  43fb14:	cbz	w1, 43fb30 <ferror@plt+0x3bba0>
  43fb18:	ldr	w3, [x19, #12]
  43fb1c:	mov	w1, #0x0                   	// #0
  43fb20:	sub	w2, w22, w3
  43fb24:	add	x0, x0, w3, uxtw
  43fb28:	bl	403880 <memset@plt>
  43fb2c:	ldr	x0, [x19]
  43fb30:	str	w22, [x19, #12]
  43fb34:	ldr	w5, [x19, #8]
  43fb38:	ldr	w4, [x19, #16]
  43fb3c:	b	43fa90 <ferror@plt+0x3bb00>
  43fb40:	adrp	x1, 489000 <ferror@plt+0x85070>
  43fb44:	add	x1, x1, #0x418
  43fb48:	add	x1, x1, #0x90
  43fb4c:	adrp	x2, 489000 <ferror@plt+0x85070>
  43fb50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43fb54:	add	x2, x2, #0x3a0
  43fb58:	add	x0, x0, #0xf78
  43fb5c:	bl	419d28 <ferror@plt+0x15d98>
  43fb60:	mov	x0, x19
  43fb64:	ldp	x19, x20, [sp, #16]
  43fb68:	ldp	x29, x30, [sp], #48
  43fb6c:	ret
  43fb70:	ldr	w3, [x19, #16]
  43fb74:	mov	w1, #0x0                   	// #0
  43fb78:	ldr	x0, [x19]
  43fb7c:	mov	w2, w3
  43fb80:	mul	w20, w20, w3
  43fb84:	add	x0, x0, x20
  43fb88:	bl	403880 <memset@plt>
  43fb8c:	mov	x0, x19
  43fb90:	ldp	x19, x20, [sp, #16]
  43fb94:	ldp	x21, x22, [sp, #32]
  43fb98:	ldp	x29, x30, [sp], #48
  43fb9c:	ret
  43fba0:	cmp	w2, #0x10
  43fba4:	mov	w3, #0x10                  	// #16
  43fba8:	csel	w22, w2, w3, cs  // cs = hs, nlast
  43fbac:	csel	w1, w2, w3, cs  // cs = hs, nlast
  43fbb0:	b	43fb04 <ferror@plt+0x3bb74>
  43fbb4:	nop
  43fbb8:	stp	x29, x30, [sp, #-48]!
  43fbbc:	mov	x29, sp
  43fbc0:	stp	x19, x20, [sp, #16]
  43fbc4:	mov	x19, x0
  43fbc8:	cbz	x0, 43fc38 <ferror@plt+0x3bca8>
  43fbcc:	mov	w20, w2
  43fbd0:	str	x21, [sp, #32]
  43fbd4:	mov	x21, x1
  43fbd8:	mov	w1, w2
  43fbdc:	bl	43f4a0 <ferror@plt+0x3b510>
  43fbe0:	ldr	w0, [x19, #16]
  43fbe4:	ldr	w2, [x19, #8]
  43fbe8:	ldr	x1, [x19]
  43fbec:	mul	w2, w0, w2
  43fbf0:	mul	w0, w0, w20
  43fbf4:	add	x0, x1, x0
  43fbf8:	bl	403480 <memmove@plt>
  43fbfc:	ldr	w2, [x19, #16]
  43fc00:	mov	x1, x21
  43fc04:	ldr	x0, [x19]
  43fc08:	mul	w2, w20, w2
  43fc0c:	bl	403460 <memcpy@plt>
  43fc10:	ldr	w0, [x19, #8]
  43fc14:	ldrb	w1, [x19, #20]
  43fc18:	add	w20, w20, w0
  43fc1c:	str	w20, [x19, #8]
  43fc20:	tbnz	w1, #0, 43fc68 <ferror@plt+0x3bcd8>
  43fc24:	mov	x0, x19
  43fc28:	ldp	x19, x20, [sp, #16]
  43fc2c:	ldr	x21, [sp, #32]
  43fc30:	ldp	x29, x30, [sp], #48
  43fc34:	ret
  43fc38:	adrp	x1, 489000 <ferror@plt+0x85070>
  43fc3c:	add	x1, x1, #0x418
  43fc40:	add	x1, x1, #0xa8
  43fc44:	adrp	x2, 489000 <ferror@plt+0x85070>
  43fc48:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43fc4c:	add	x2, x2, #0x3a0
  43fc50:	add	x0, x0, #0xf78
  43fc54:	bl	419d28 <ferror@plt+0x15d98>
  43fc58:	mov	x0, x19
  43fc5c:	ldp	x19, x20, [sp, #16]
  43fc60:	ldp	x29, x30, [sp], #48
  43fc64:	ret
  43fc68:	ldr	w3, [x19, #16]
  43fc6c:	mov	w1, #0x0                   	// #0
  43fc70:	ldr	x0, [x19]
  43fc74:	mov	w2, w3
  43fc78:	mul	w20, w20, w3
  43fc7c:	add	x0, x0, x20
  43fc80:	bl	403880 <memset@plt>
  43fc84:	mov	x0, x19
  43fc88:	ldp	x19, x20, [sp, #16]
  43fc8c:	ldr	x21, [sp, #32]
  43fc90:	ldp	x29, x30, [sp], #48
  43fc94:	ret
  43fc98:	stp	x29, x30, [sp, #-48]!
  43fc9c:	mov	x29, sp
  43fca0:	stp	x19, x20, [sp, #16]
  43fca4:	mov	x19, x0
  43fca8:	cbz	x0, 43fd34 <ferror@plt+0x3bda4>
  43fcac:	mov	w20, w3
  43fcb0:	stp	x21, x22, [sp, #32]
  43fcb4:	mov	w21, w1
  43fcb8:	mov	x22, x2
  43fcbc:	mov	w1, w3
  43fcc0:	bl	43f4a0 <ferror@plt+0x3b510>
  43fcc4:	ldr	w2, [x19, #8]
  43fcc8:	add	w3, w20, w21
  43fccc:	ldr	w0, [x19, #16]
  43fcd0:	sub	w2, w2, w21
  43fcd4:	ldr	x4, [x19]
  43fcd8:	mul	w2, w2, w0
  43fcdc:	mul	w1, w0, w21
  43fce0:	mul	w0, w3, w0
  43fce4:	add	x1, x4, x1
  43fce8:	add	x0, x4, x0
  43fcec:	bl	403480 <memmove@plt>
  43fcf0:	ldr	w3, [x19, #16]
  43fcf4:	mov	x1, x22
  43fcf8:	ldr	x0, [x19]
  43fcfc:	mul	w2, w3, w20
  43fd00:	mul	w21, w3, w21
  43fd04:	add	x0, x0, x21
  43fd08:	bl	403460 <memcpy@plt>
  43fd0c:	ldr	w0, [x19, #8]
  43fd10:	ldrb	w1, [x19, #20]
  43fd14:	add	w20, w20, w0
  43fd18:	str	w20, [x19, #8]
  43fd1c:	tbnz	w1, #0, 43fd64 <ferror@plt+0x3bdd4>
  43fd20:	mov	x0, x19
  43fd24:	ldp	x19, x20, [sp, #16]
  43fd28:	ldp	x21, x22, [sp, #32]
  43fd2c:	ldp	x29, x30, [sp], #48
  43fd30:	ret
  43fd34:	adrp	x1, 489000 <ferror@plt+0x85070>
  43fd38:	add	x1, x1, #0x418
  43fd3c:	add	x1, x1, #0xc0
  43fd40:	adrp	x2, 489000 <ferror@plt+0x85070>
  43fd44:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43fd48:	add	x2, x2, #0x3a0
  43fd4c:	add	x0, x0, #0xf78
  43fd50:	bl	419d28 <ferror@plt+0x15d98>
  43fd54:	mov	x0, x19
  43fd58:	ldp	x19, x20, [sp, #16]
  43fd5c:	ldp	x29, x30, [sp], #48
  43fd60:	ret
  43fd64:	ldr	w3, [x19, #16]
  43fd68:	mov	w1, #0x0                   	// #0
  43fd6c:	ldr	x0, [x19]
  43fd70:	mov	w2, w3
  43fd74:	mul	w20, w20, w3
  43fd78:	add	x0, x0, x20
  43fd7c:	bl	403880 <memset@plt>
  43fd80:	mov	x0, x19
  43fd84:	ldp	x19, x20, [sp, #16]
  43fd88:	ldp	x21, x22, [sp, #32]
  43fd8c:	ldp	x29, x30, [sp], #48
  43fd90:	ret
  43fd94:	nop
  43fd98:	stp	x29, x30, [sp, #-32]!
  43fd9c:	mov	x29, sp
  43fda0:	stp	x19, x20, [sp, #16]
  43fda4:	mov	x19, x0
  43fda8:	cbz	x0, 43feb4 <ferror@plt+0x3bf24>
  43fdac:	ldr	w2, [x0, #8]
  43fdb0:	mov	w20, w1
  43fdb4:	cmp	w2, w1
  43fdb8:	b.ls	43fe3c <ferror@plt+0x3beac>  // b.plast
  43fdbc:	ldr	x1, [x0, #32]
  43fdc0:	cbz	x1, 43fddc <ferror@plt+0x3be4c>
  43fdc4:	ldr	w0, [x0, #16]
  43fdc8:	ldr	x2, [x19]
  43fdcc:	mul	w0, w20, w0
  43fdd0:	add	x0, x2, x0
  43fdd4:	blr	x1
  43fdd8:	ldr	w2, [x19, #8]
  43fddc:	sub	w0, w2, #0x1
  43fde0:	cmp	w0, w20
  43fde4:	b.ne	43fe70 <ferror@plt+0x3bee0>  // b.any
  43fde8:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43fdec:	str	w20, [x19, #8]
  43fdf0:	ldr	w0, [x0, #156]
  43fdf4:	cbz	w0, 43fe24 <ferror@plt+0x3be94>
  43fdf8:	ldr	w3, [x19, #16]
  43fdfc:	mov	w1, #0x0                   	// #0
  43fe00:	ldr	x0, [x19]
  43fe04:	mov	w2, w3
  43fe08:	mul	w20, w3, w20
  43fe0c:	add	x0, x0, x20
  43fe10:	bl	403880 <memset@plt>
  43fe14:	mov	x0, x19
  43fe18:	ldp	x19, x20, [sp, #16]
  43fe1c:	ldp	x29, x30, [sp], #32
  43fe20:	ret
  43fe24:	ldrb	w0, [x19, #20]
  43fe28:	tbnz	w0, #0, 43fdf8 <ferror@plt+0x3be68>
  43fe2c:	mov	x0, x19
  43fe30:	ldp	x19, x20, [sp, #16]
  43fe34:	ldp	x29, x30, [sp], #32
  43fe38:	ret
  43fe3c:	adrp	x1, 489000 <ferror@plt+0x85070>
  43fe40:	add	x1, x1, #0x418
  43fe44:	add	x1, x1, #0xd8
  43fe48:	mov	x19, #0x0                   	// #0
  43fe4c:	adrp	x2, 489000 <ferror@plt+0x85070>
  43fe50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43fe54:	add	x2, x2, #0x3a8
  43fe58:	add	x0, x0, #0xf78
  43fe5c:	bl	419d28 <ferror@plt+0x15d98>
  43fe60:	mov	x0, x19
  43fe64:	ldp	x19, x20, [sp, #16]
  43fe68:	ldp	x29, x30, [sp], #32
  43fe6c:	ret
  43fe70:	ldr	w1, [x19, #16]
  43fe74:	mvn	w0, w20
  43fe78:	add	w2, w0, w2
  43fe7c:	ldr	x0, [x19]
  43fe80:	mul	w2, w2, w1
  43fe84:	mul	w20, w1, w20
  43fe88:	add	w1, w1, w20
  43fe8c:	add	x1, x0, x1
  43fe90:	add	x0, x0, w20, uxtw
  43fe94:	bl	403480 <memmove@plt>
  43fe98:	ldr	w20, [x19, #8]
  43fe9c:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43fea0:	sub	w20, w20, #0x1
  43fea4:	str	w20, [x19, #8]
  43fea8:	ldr	w0, [x0, #156]
  43feac:	cbnz	w0, 43fdf8 <ferror@plt+0x3be68>
  43feb0:	b	43fe24 <ferror@plt+0x3be94>
  43feb4:	adrp	x1, 489000 <ferror@plt+0x85070>
  43feb8:	add	x1, x1, #0x418
  43febc:	add	x1, x1, #0xd8
  43fec0:	adrp	x2, 489000 <ferror@plt+0x85070>
  43fec4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43fec8:	add	x2, x2, #0x3a0
  43fecc:	add	x0, x0, #0xf78
  43fed0:	bl	419d28 <ferror@plt+0x15d98>
  43fed4:	mov	x0, x19
  43fed8:	ldp	x19, x20, [sp, #16]
  43fedc:	ldp	x29, x30, [sp], #32
  43fee0:	ret
  43fee4:	nop
  43fee8:	stp	x29, x30, [sp, #-32]!
  43feec:	mov	x29, sp
  43fef0:	stp	x19, x20, [sp, #16]
  43fef4:	mov	x19, x0
  43fef8:	cbz	x0, 43fffc <ferror@plt+0x3c06c>
  43fefc:	mov	w20, w1
  43ff00:	ldr	w1, [x0, #8]
  43ff04:	cmp	w1, w20
  43ff08:	b.ls	43ff8c <ferror@plt+0x3bffc>  // b.plast
  43ff0c:	ldr	x2, [x0, #32]
  43ff10:	cbz	x2, 43ff2c <ferror@plt+0x3bf9c>
  43ff14:	ldr	w0, [x0, #16]
  43ff18:	ldr	x1, [x19]
  43ff1c:	mul	w0, w20, w0
  43ff20:	add	x0, x1, x0
  43ff24:	blr	x2
  43ff28:	ldr	w1, [x19, #8]
  43ff2c:	sub	w1, w1, #0x1
  43ff30:	cmp	w1, w20
  43ff34:	b.ne	43ffc0 <ferror@plt+0x3c030>  // b.any
  43ff38:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43ff3c:	str	w20, [x19, #8]
  43ff40:	ldr	w0, [x0, #156]
  43ff44:	cbz	w0, 43ff74 <ferror@plt+0x3bfe4>
  43ff48:	ldr	w3, [x19, #16]
  43ff4c:	mov	w1, #0x0                   	// #0
  43ff50:	ldr	x0, [x19]
  43ff54:	mov	w2, w3
  43ff58:	mul	w20, w3, w20
  43ff5c:	add	x0, x0, x20
  43ff60:	bl	403880 <memset@plt>
  43ff64:	mov	x0, x19
  43ff68:	ldp	x19, x20, [sp, #16]
  43ff6c:	ldp	x29, x30, [sp], #32
  43ff70:	ret
  43ff74:	ldrb	w0, [x19, #20]
  43ff78:	tbnz	w0, #0, 43ff48 <ferror@plt+0x3bfb8>
  43ff7c:	mov	x0, x19
  43ff80:	ldp	x19, x20, [sp, #16]
  43ff84:	ldp	x29, x30, [sp], #32
  43ff88:	ret
  43ff8c:	adrp	x1, 489000 <ferror@plt+0x85070>
  43ff90:	add	x1, x1, #0x418
  43ff94:	add	x1, x1, #0xf0
  43ff98:	mov	x19, #0x0                   	// #0
  43ff9c:	adrp	x2, 489000 <ferror@plt+0x85070>
  43ffa0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  43ffa4:	add	x2, x2, #0x3a8
  43ffa8:	add	x0, x0, #0xf78
  43ffac:	bl	419d28 <ferror@plt+0x15d98>
  43ffb0:	mov	x0, x19
  43ffb4:	ldp	x19, x20, [sp, #16]
  43ffb8:	ldp	x29, x30, [sp], #32
  43ffbc:	ret
  43ffc0:	ldr	w3, [x19, #16]
  43ffc4:	ldr	x4, [x19]
  43ffc8:	mov	w2, w3
  43ffcc:	mul	w0, w3, w20
  43ffd0:	mul	w1, w1, w3
  43ffd4:	add	x0, x4, x0
  43ffd8:	add	x1, x4, x1
  43ffdc:	bl	403460 <memcpy@plt>
  43ffe0:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  43ffe4:	ldr	w20, [x19, #8]
  43ffe8:	ldr	w0, [x0, #156]
  43ffec:	sub	w20, w20, #0x1
  43fff0:	str	w20, [x19, #8]
  43fff4:	cbnz	w0, 43ff48 <ferror@plt+0x3bfb8>
  43fff8:	b	43ff74 <ferror@plt+0x3bfe4>
  43fffc:	adrp	x1, 489000 <ferror@plt+0x85070>
  440000:	add	x1, x1, #0x418
  440004:	add	x1, x1, #0xf0
  440008:	adrp	x2, 489000 <ferror@plt+0x85070>
  44000c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440010:	add	x2, x2, #0x3a0
  440014:	add	x0, x0, #0xf78
  440018:	bl	419d28 <ferror@plt+0x15d98>
  44001c:	mov	x0, x19
  440020:	ldp	x19, x20, [sp, #16]
  440024:	ldp	x29, x30, [sp], #32
  440028:	ret
  44002c:	nop
  440030:	stp	x29, x30, [sp, #-64]!
  440034:	mov	x29, sp
  440038:	stp	x19, x20, [sp, #16]
  44003c:	mov	x19, x0
  440040:	cbz	x0, 4401d4 <ferror@plt+0x3c244>
  440044:	ldr	w0, [x0, #8]
  440048:	str	x23, [sp, #48]
  44004c:	mov	w23, w1
  440050:	cmp	w0, w1
  440054:	b.hi	440090 <ferror@plt+0x3c100>  // b.pmore
  440058:	adrp	x1, 489000 <ferror@plt+0x85070>
  44005c:	add	x1, x1, #0x418
  440060:	add	x1, x1, #0x110
  440064:	adrp	x2, 489000 <ferror@plt+0x85070>
  440068:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44006c:	add	x2, x2, #0x3a8
  440070:	add	x0, x0, #0xf78
  440074:	bl	419d28 <ferror@plt+0x15d98>
  440078:	ldr	x23, [sp, #48]
  44007c:	mov	x19, #0x0                   	// #0
  440080:	mov	x0, x19
  440084:	ldp	x19, x20, [sp, #16]
  440088:	ldp	x29, x30, [sp], #64
  44008c:	ret
  440090:	stp	x21, x22, [sp, #32]
  440094:	add	w21, w1, w2
  440098:	mov	w22, w2
  44009c:	cmp	w0, w21
  4400a0:	b.cc	440150 <ferror@plt+0x3c1c0>  // b.lo, b.ul, b.last
  4400a4:	ldr	x3, [x19, #32]
  4400a8:	cbz	x3, 4400e0 <ferror@plt+0x3c150>
  4400ac:	cbz	w2, 440180 <ferror@plt+0x3c1f0>
  4400b0:	mov	w20, w1
  4400b4:	b	4400bc <ferror@plt+0x3c12c>
  4400b8:	ldr	x3, [x19, #32]
  4400bc:	ldr	w0, [x19, #16]
  4400c0:	ldr	x1, [x19]
  4400c4:	mul	w0, w20, w0
  4400c8:	add	w20, w20, #0x1
  4400cc:	add	x0, x1, x0
  4400d0:	blr	x3
  4400d4:	cmp	w21, w20
  4400d8:	b.ne	4400b8 <ferror@plt+0x3c128>  // b.any
  4400dc:	ldr	w0, [x19, #8]
  4400e0:	cmp	w21, w0
  4400e4:	b.ne	440180 <ferror@plt+0x3c1f0>  // b.any
  4400e8:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4400ec:	sub	w0, w0, w22
  4400f0:	str	w0, [x19, #8]
  4400f4:	ldr	w1, [x1, #156]
  4400f8:	cbz	w1, 440130 <ferror@plt+0x3c1a0>
  4400fc:	ldr	w3, [x19, #16]
  440100:	mov	w1, #0x0                   	// #0
  440104:	ldr	x4, [x19]
  440108:	mul	w2, w3, w22
  44010c:	mul	w0, w0, w3
  440110:	add	x0, x4, x0
  440114:	bl	403880 <memset@plt>
  440118:	mov	x0, x19
  44011c:	ldp	x19, x20, [sp, #16]
  440120:	ldp	x21, x22, [sp, #32]
  440124:	ldr	x23, [sp, #48]
  440128:	ldp	x29, x30, [sp], #64
  44012c:	ret
  440130:	ldrb	w1, [x19, #20]
  440134:	tbnz	w1, #0, 4401c0 <ferror@plt+0x3c230>
  440138:	mov	x0, x19
  44013c:	ldp	x19, x20, [sp, #16]
  440140:	ldp	x21, x22, [sp, #32]
  440144:	ldr	x23, [sp, #48]
  440148:	ldp	x29, x30, [sp], #64
  44014c:	ret
  440150:	adrp	x1, 489000 <ferror@plt+0x85070>
  440154:	add	x1, x1, #0x418
  440158:	add	x1, x1, #0x110
  44015c:	adrp	x2, 489000 <ferror@plt+0x85070>
  440160:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440164:	add	x2, x2, #0x3c0
  440168:	add	x0, x0, #0xf78
  44016c:	mov	x19, #0x0                   	// #0
  440170:	bl	419d28 <ferror@plt+0x15d98>
  440174:	ldp	x21, x22, [sp, #32]
  440178:	ldr	x23, [sp, #48]
  44017c:	b	440080 <ferror@plt+0x3c0f0>
  440180:	ldr	w3, [x19, #16]
  440184:	sub	w0, w0, w21
  440188:	ldr	x4, [x19]
  44018c:	mul	w2, w0, w3
  440190:	mul	w1, w21, w3
  440194:	mul	w23, w3, w23
  440198:	add	x1, x4, x1
  44019c:	add	x0, x4, x23
  4401a0:	bl	403480 <memmove@plt>
  4401a4:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4401a8:	ldr	w0, [x19, #8]
  4401ac:	ldr	w1, [x1, #156]
  4401b0:	sub	w0, w0, w22
  4401b4:	str	w0, [x19, #8]
  4401b8:	cbnz	w1, 4400fc <ferror@plt+0x3c16c>
  4401bc:	b	440130 <ferror@plt+0x3c1a0>
  4401c0:	ldr	w3, [x19, #16]
  4401c4:	mov	w1, #0x0                   	// #0
  4401c8:	ldr	x4, [x19]
  4401cc:	mov	w2, w3
  4401d0:	b	44010c <ferror@plt+0x3c17c>
  4401d4:	adrp	x1, 489000 <ferror@plt+0x85070>
  4401d8:	add	x1, x1, #0x418
  4401dc:	add	x1, x1, #0x110
  4401e0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4401e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4401e8:	add	x2, x2, #0x3a0
  4401ec:	add	x0, x0, #0xf78
  4401f0:	bl	419d28 <ferror@plt+0x15d98>
  4401f4:	b	440080 <ferror@plt+0x3c0f0>
  4401f8:	stp	x29, x30, [sp, #-32]!
  4401fc:	mov	x29, sp
  440200:	stp	x19, x20, [sp, #16]
  440204:	mov	x19, x0
  440208:	cbz	x0, 44023c <ferror@plt+0x3c2ac>
  44020c:	ldr	w2, [x0, #8]
  440210:	mov	w20, w1
  440214:	cmp	w2, w1
  440218:	b.cc	44026c <ferror@plt+0x3c2dc>  // b.lo, b.ul, b.last
  44021c:	b.hi	4402d4 <ferror@plt+0x3c344>  // b.pmore
  440220:	ldrb	w0, [x19, #20]
  440224:	str	w20, [x19, #8]
  440228:	tbnz	w0, #0, 4402a8 <ferror@plt+0x3c318>
  44022c:	mov	x0, x19
  440230:	ldp	x19, x20, [sp, #16]
  440234:	ldp	x29, x30, [sp], #32
  440238:	ret
  44023c:	adrp	x1, 489000 <ferror@plt+0x85070>
  440240:	add	x1, x1, #0x418
  440244:	add	x1, x1, #0x128
  440248:	adrp	x2, 489000 <ferror@plt+0x85070>
  44024c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440250:	add	x2, x2, #0x3a0
  440254:	add	x0, x0, #0xf78
  440258:	bl	419d28 <ferror@plt+0x15d98>
  44025c:	mov	x0, x19
  440260:	ldp	x19, x20, [sp, #16]
  440264:	ldp	x29, x30, [sp], #32
  440268:	ret
  44026c:	sub	w1, w1, w2
  440270:	bl	43f4a0 <ferror@plt+0x3b510>
  440274:	ldrb	w0, [x19, #20]
  440278:	tbz	w0, #1, 440224 <ferror@plt+0x3c294>
  44027c:	ldr	w4, [x19, #8]
  440280:	mov	w1, #0x0                   	// #0
  440284:	ldr	w3, [x19, #16]
  440288:	sub	w2, w20, w4
  44028c:	ldr	x0, [x19]
  440290:	mul	w2, w2, w3
  440294:	mul	w3, w3, w4
  440298:	add	x0, x0, x3
  44029c:	bl	403880 <memset@plt>
  4402a0:	ldrb	w0, [x19, #20]
  4402a4:	b	440224 <ferror@plt+0x3c294>
  4402a8:	ldr	w3, [x19, #16]
  4402ac:	mov	w1, #0x0                   	// #0
  4402b0:	ldr	x0, [x19]
  4402b4:	mov	w2, w3
  4402b8:	mul	w20, w3, w20
  4402bc:	add	x0, x0, x20
  4402c0:	bl	403880 <memset@plt>
  4402c4:	mov	x0, x19
  4402c8:	ldp	x19, x20, [sp, #16]
  4402cc:	ldp	x29, x30, [sp], #32
  4402d0:	ret
  4402d4:	sub	w2, w2, w1
  4402d8:	bl	440030 <ferror@plt+0x3c0a0>
  4402dc:	b	440220 <ferror@plt+0x3c290>
  4402e0:	mov	x3, x1
  4402e4:	cbz	x0, 4402fc <ferror@plt+0x3c36c>
  4402e8:	ldr	w1, [x0, #8]
  4402ec:	mov	x4, #0x0                   	// #0
  4402f0:	ldr	w2, [x0, #16]
  4402f4:	ldr	x0, [x0]
  4402f8:	b	44ac28 <ferror@plt+0x46c98>
  4402fc:	adrp	x1, 489000 <ferror@plt+0x85070>
  440300:	add	x1, x1, #0x418
  440304:	add	x1, x1, #0x140
  440308:	adrp	x2, 489000 <ferror@plt+0x85070>
  44030c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440310:	add	x2, x2, #0x390
  440314:	add	x0, x0, #0xf78
  440318:	b	419d28 <ferror@plt+0x15d98>
  44031c:	nop
  440320:	mov	x3, x1
  440324:	mov	x4, x2
  440328:	cbz	x0, 44033c <ferror@plt+0x3c3ac>
  44032c:	ldr	w1, [x0, #8]
  440330:	ldr	w2, [x0, #16]
  440334:	ldr	x0, [x0]
  440338:	b	44ac28 <ferror@plt+0x46c98>
  44033c:	adrp	x1, 489000 <ferror@plt+0x85070>
  440340:	add	x1, x1, #0x418
  440344:	add	x1, x1, #0x150
  440348:	adrp	x2, 489000 <ferror@plt+0x85070>
  44034c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440350:	add	x2, x2, #0x390
  440354:	add	x0, x0, #0xf78
  440358:	b	419d28 <ferror@plt+0x15d98>
  44035c:	nop
  440360:	stp	x29, x30, [sp, #-16]!
  440364:	mov	x0, #0x20                  	// #32
  440368:	mov	x29, sp
  44036c:	bl	426140 <ferror@plt+0x221b0>
  440370:	str	xzr, [x0]
  440374:	mov	w2, #0x1                   	// #1
  440378:	str	xzr, [x0, #8]
  44037c:	str	w2, [x0, #16]
  440380:	str	xzr, [x0, #24]
  440384:	ldp	x29, x30, [sp], #16
  440388:	ret
  44038c:	nop
  440390:	stp	x29, x30, [sp, #-32]!
  440394:	mov	x29, sp
  440398:	stp	x19, x20, [sp, #16]
  44039c:	mov	w20, w0
  4403a0:	mov	x0, #0x20                  	// #32
  4403a4:	bl	426140 <ferror@plt+0x221b0>
  4403a8:	str	xzr, [x0]
  4403ac:	mov	w2, #0x1                   	// #1
  4403b0:	str	xzr, [x0, #8]
  4403b4:	str	w2, [x0, #16]
  4403b8:	mov	x19, x0
  4403bc:	str	xzr, [x0, #24]
  4403c0:	cbnz	w20, 4403d4 <ferror@plt+0x3c444>
  4403c4:	mov	x0, x19
  4403c8:	ldp	x19, x20, [sp, #16]
  4403cc:	ldp	x29, x30, [sp], #32
  4403d0:	ret
  4403d4:	cmp	w20, w2
  4403d8:	b.ls	440478 <ferror@plt+0x3c4e8>  // b.plast
  4403dc:	nop
  4403e0:	lsl	w2, w2, #1
  4403e4:	cmp	w2, #0x0
  4403e8:	ccmp	w20, w2, #0x0, ne  // ne = any
  4403ec:	b.hi	4403e0 <ferror@plt+0x3c450>  // b.pmore
  4403f0:	cbnz	w2, 440460 <ferror@plt+0x3c4d0>
  4403f4:	cmp	w20, #0x10
  4403f8:	mov	w2, #0x10                  	// #16
  4403fc:	csel	w1, w20, w2, cs  // cs = hs, nlast
  440400:	csel	w20, w20, w2, cs  // cs = hs, nlast
  440404:	lsl	x1, x1, #3
  440408:	mov	x0, #0x0                   	// #0
  44040c:	str	w20, [x19, #12]
  440410:	bl	417cc8 <ferror@plt+0x13d38>
  440414:	str	x0, [x19]
  440418:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44041c:	ldr	w1, [x1, #156]
  440420:	cbz	w1, 4403c4 <ferror@plt+0x3c434>
  440424:	ldr	w1, [x19, #12]
  440428:	cbz	w1, 4403c4 <ferror@plt+0x3c434>
  44042c:	str	xzr, [x0]
  440430:	cmp	w1, #0x1
  440434:	b.ls	4403c4 <ferror@plt+0x3c434>  // b.plast
  440438:	sub	w0, w1, #0x2
  44043c:	mov	x1, #0x8                   	// #8
  440440:	add	x0, x0, #0x2
  440444:	lsl	x0, x0, #3
  440448:	ldr	x2, [x19]
  44044c:	str	xzr, [x2, x1]
  440450:	add	x1, x1, #0x8
  440454:	cmp	x1, x0
  440458:	b.ne	440448 <ferror@plt+0x3c4b8>  // b.any
  44045c:	b	4403c4 <ferror@plt+0x3c434>
  440460:	cmp	w2, #0x10
  440464:	mov	w20, #0x10                  	// #16
  440468:	csel	w1, w2, w20, cs  // cs = hs, nlast
  44046c:	csel	w20, w2, w20, cs  // cs = hs, nlast
  440470:	lsl	x1, x1, #3
  440474:	b	440408 <ferror@plt+0x3c478>
  440478:	mov	x1, #0x80                  	// #128
  44047c:	mov	w20, #0x10                  	// #16
  440480:	b	440408 <ferror@plt+0x3c478>
  440484:	nop
  440488:	stp	x29, x30, [sp, #-32]!
  44048c:	mov	x29, sp
  440490:	str	x19, [sp, #16]
  440494:	mov	x19, x0
  440498:	mov	x0, #0x20                  	// #32
  44049c:	bl	426140 <ferror@plt+0x221b0>
  4404a0:	mov	w2, #0x1                   	// #1
  4404a4:	str	xzr, [x0]
  4404a8:	str	xzr, [x0, #8]
  4404ac:	str	w2, [x0, #16]
  4404b0:	str	x19, [x0, #24]
  4404b4:	ldr	x19, [sp, #16]
  4404b8:	ldp	x29, x30, [sp], #32
  4404bc:	ret
  4404c0:	stp	x29, x30, [sp, #-48]!
  4404c4:	mov	x29, sp
  4404c8:	stp	x19, x20, [sp, #16]
  4404cc:	mov	w20, w0
  4404d0:	mov	x0, #0x20                  	// #32
  4404d4:	str	x21, [sp, #32]
  4404d8:	mov	x21, x1
  4404dc:	bl	426140 <ferror@plt+0x221b0>
  4404e0:	str	xzr, [x0]
  4404e4:	mov	w2, #0x1                   	// #1
  4404e8:	str	xzr, [x0, #8]
  4404ec:	str	w2, [x0, #16]
  4404f0:	mov	x19, x0
  4404f4:	str	xzr, [x0, #24]
  4404f8:	cbnz	w20, 440514 <ferror@plt+0x3c584>
  4404fc:	mov	x0, x19
  440500:	str	x21, [x19, #24]
  440504:	ldp	x19, x20, [sp, #16]
  440508:	ldr	x21, [sp, #32]
  44050c:	ldp	x29, x30, [sp], #48
  440510:	ret
  440514:	cmp	w20, w2
  440518:	b.ls	4405b8 <ferror@plt+0x3c628>  // b.plast
  44051c:	nop
  440520:	lsl	w2, w2, #1
  440524:	cmp	w2, #0x0
  440528:	ccmp	w20, w2, #0x0, ne  // ne = any
  44052c:	b.hi	440520 <ferror@plt+0x3c590>  // b.pmore
  440530:	cbnz	w2, 4405a0 <ferror@plt+0x3c610>
  440534:	cmp	w20, #0x10
  440538:	mov	w2, #0x10                  	// #16
  44053c:	csel	w1, w20, w2, cs  // cs = hs, nlast
  440540:	csel	w20, w20, w2, cs  // cs = hs, nlast
  440544:	lsl	x1, x1, #3
  440548:	mov	x0, #0x0                   	// #0
  44054c:	str	w20, [x19, #12]
  440550:	bl	417cc8 <ferror@plt+0x13d38>
  440554:	str	x0, [x19]
  440558:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44055c:	ldr	w1, [x1, #156]
  440560:	cbz	w1, 4404fc <ferror@plt+0x3c56c>
  440564:	ldr	w1, [x19, #12]
  440568:	cbz	w1, 4404fc <ferror@plt+0x3c56c>
  44056c:	str	xzr, [x0]
  440570:	cmp	w1, #0x1
  440574:	b.ls	4404fc <ferror@plt+0x3c56c>  // b.plast
  440578:	sub	w0, w1, #0x2
  44057c:	mov	x1, #0x8                   	// #8
  440580:	add	x0, x0, #0x2
  440584:	lsl	x0, x0, #3
  440588:	ldr	x2, [x19]
  44058c:	str	xzr, [x2, x1]
  440590:	add	x1, x1, #0x8
  440594:	cmp	x1, x0
  440598:	b.ne	440588 <ferror@plt+0x3c5f8>  // b.any
  44059c:	b	4404fc <ferror@plt+0x3c56c>
  4405a0:	cmp	w2, #0x10
  4405a4:	mov	w20, #0x10                  	// #16
  4405a8:	csel	w1, w2, w20, cs  // cs = hs, nlast
  4405ac:	csel	w20, w2, w20, cs  // cs = hs, nlast
  4405b0:	lsl	x1, x1, #3
  4405b4:	b	440548 <ferror@plt+0x3c5b8>
  4405b8:	mov	x1, #0x80                  	// #128
  4405bc:	mov	w20, #0x10                  	// #16
  4405c0:	b	440548 <ferror@plt+0x3c5b8>
  4405c4:	nop
  4405c8:	cbz	x0, 4405d4 <ferror@plt+0x3c644>
  4405cc:	str	x1, [x0, #24]
  4405d0:	ret
  4405d4:	adrp	x1, 489000 <ferror@plt+0x85070>
  4405d8:	add	x1, x1, #0x418
  4405dc:	add	x1, x1, #0x168
  4405e0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4405e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4405e8:	add	x2, x2, #0x3a0
  4405ec:	add	x0, x0, #0xf78
  4405f0:	b	419d28 <ferror@plt+0x15d98>
  4405f4:	nop
  4405f8:	stp	x29, x30, [sp, #-32]!
  4405fc:	mov	x29, sp
  440600:	str	x19, [sp, #16]
  440604:	mov	x19, x0
  440608:	cbz	x0, 440634 <ferror@plt+0x3c6a4>
  44060c:	add	x0, x0, #0x10
  440610:	ldxr	w1, [x0]
  440614:	add	w1, w1, #0x1
  440618:	stlxr	w2, w1, [x0]
  44061c:	cbnz	w2, 440610 <ferror@plt+0x3c680>
  440620:	mov	x0, x19
  440624:	dmb	ish
  440628:	ldr	x19, [sp, #16]
  44062c:	ldp	x29, x30, [sp], #32
  440630:	ret
  440634:	adrp	x1, 489000 <ferror@plt+0x85070>
  440638:	add	x1, x1, #0x418
  44063c:	add	x1, x1, #0x188
  440640:	adrp	x2, 489000 <ferror@plt+0x85070>
  440644:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440648:	add	x2, x2, #0x3a0
  44064c:	add	x0, x0, #0xf78
  440650:	bl	419d28 <ferror@plt+0x15d98>
  440654:	mov	x0, x19
  440658:	ldr	x19, [sp, #16]
  44065c:	ldp	x29, x30, [sp], #32
  440660:	ret
  440664:	nop
  440668:	cbz	x0, 4406a8 <ferror@plt+0x3c718>
  44066c:	stp	x29, x30, [sp, #-48]!
  440670:	mov	x29, sp
  440674:	stp	x19, x20, [sp, #16]
  440678:	mov	x19, x0
  44067c:	add	x0, x0, #0x10
  440680:	ldxr	w1, [x0]
  440684:	sub	w2, w1, #0x1
  440688:	stlxr	w3, w2, [x0]
  44068c:	cbnz	w3, 440680 <ferror@plt+0x3c6f0>
  440690:	dmb	ish
  440694:	cmp	w1, #0x1
  440698:	b.eq	4406c8 <ferror@plt+0x3c738>  // b.none
  44069c:	ldp	x19, x20, [sp, #16]
  4406a0:	ldp	x29, x30, [sp], #48
  4406a4:	ret
  4406a8:	adrp	x1, 489000 <ferror@plt+0x85070>
  4406ac:	add	x1, x1, #0x418
  4406b0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4406b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4406b8:	add	x1, x1, #0x198
  4406bc:	add	x2, x2, #0x3a0
  4406c0:	add	x0, x0, #0xf78
  4406c4:	b	419d28 <ferror@plt+0x15d98>
  4406c8:	str	x21, [sp, #32]
  4406cc:	ldr	x21, [x19, #24]
  4406d0:	cbz	x21, 440700 <ferror@plt+0x3c770>
  4406d4:	ldr	w0, [x19, #8]
  4406d8:	cbz	w0, 440700 <ferror@plt+0x3c770>
  4406dc:	mov	w20, #0x0                   	// #0
  4406e0:	ldr	x0, [x19]
  4406e4:	mov	x1, #0x0                   	// #0
  4406e8:	ldr	x0, [x0, w20, uxtw #3]
  4406ec:	add	w20, w20, #0x1
  4406f0:	blr	x21
  4406f4:	ldr	w0, [x19, #8]
  4406f8:	cmp	w20, w0
  4406fc:	b.cc	4406e0 <ferror@plt+0x3c750>  // b.lo, b.ul, b.last
  440700:	ldr	x0, [x19]
  440704:	bl	417d40 <ferror@plt+0x13db0>
  440708:	mov	x1, x19
  44070c:	mov	x0, #0x20                  	// #32
  440710:	ldp	x19, x20, [sp, #16]
  440714:	ldr	x21, [sp, #32]
  440718:	ldp	x29, x30, [sp], #48
  44071c:	b	426730 <ferror@plt+0x227a0>
  440720:	stp	x29, x30, [sp, #-64]!
  440724:	mov	x29, sp
  440728:	stp	x19, x20, [sp, #16]
  44072c:	cbz	x0, 440794 <ferror@plt+0x3c804>
  440730:	mov	x19, x0
  440734:	add	x0, x0, #0x10
  440738:	ldxr	w2, [x0]
  44073c:	sub	w3, w2, #0x1
  440740:	stlxr	w4, w3, [x0]
  440744:	cbnz	w4, 440738 <ferror@plt+0x3c7a8>
  440748:	dmb	ish
  44074c:	cmp	w2, #0x1
  440750:	ldr	x20, [x19]
  440754:	b.eq	440774 <ferror@plt+0x3c7e4>  // b.none
  440758:	cbnz	w1, 4407c8 <ferror@plt+0x3c838>
  44075c:	str	xzr, [x19]
  440760:	mov	x0, x20
  440764:	str	xzr, [x19, #8]
  440768:	ldp	x19, x20, [sp, #16]
  44076c:	ldp	x29, x30, [sp], #64
  440770:	ret
  440774:	cbnz	w1, 440824 <ferror@plt+0x3c894>
  440778:	mov	x1, x19
  44077c:	mov	x0, #0x20                  	// #32
  440780:	bl	426730 <ferror@plt+0x227a0>
  440784:	mov	x0, x20
  440788:	ldp	x19, x20, [sp, #16]
  44078c:	ldp	x29, x30, [sp], #64
  440790:	ret
  440794:	adrp	x1, 489000 <ferror@plt+0x85070>
  440798:	add	x1, x1, #0x418
  44079c:	add	x1, x1, #0x1b0
  4407a0:	mov	x20, #0x0                   	// #0
  4407a4:	adrp	x2, 489000 <ferror@plt+0x85070>
  4407a8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4407ac:	add	x2, x2, #0x3a0
  4407b0:	add	x0, x0, #0xf78
  4407b4:	bl	419d28 <ferror@plt+0x15d98>
  4407b8:	mov	x0, x20
  4407bc:	ldp	x19, x20, [sp, #16]
  4407c0:	ldp	x29, x30, [sp], #64
  4407c4:	ret
  4407c8:	stp	x21, x22, [sp, #32]
  4407cc:	ldr	x22, [x19, #24]
  4407d0:	str	x23, [sp, #48]
  4407d4:	mov	w23, #0x2                   	// #2
  4407d8:	cbz	x22, 440850 <ferror@plt+0x3c8c0>
  4407dc:	ldr	w0, [x19, #8]
  4407e0:	cbz	w0, 440808 <ferror@plt+0x3c878>
  4407e4:	mov	w21, #0x0                   	// #0
  4407e8:	ldr	x0, [x20, w21, uxtw #3]
  4407ec:	mov	x1, #0x0                   	// #0
  4407f0:	add	w21, w21, #0x1
  4407f4:	blr	x22
  4407f8:	ldr	w0, [x19, #8]
  4407fc:	ldr	x20, [x19]
  440800:	cmp	w21, w0
  440804:	b.cc	4407e8 <ferror@plt+0x3c858>  // b.lo, b.ul, b.last
  440808:	mov	x0, x20
  44080c:	mov	x20, #0x0                   	// #0
  440810:	bl	417d40 <ferror@plt+0x13db0>
  440814:	ldp	x21, x22, [sp, #32]
  440818:	cbz	w23, 440868 <ferror@plt+0x3c8d8>
  44081c:	ldr	x23, [sp, #48]
  440820:	b	44075c <ferror@plt+0x3c7cc>
  440824:	stp	x21, x22, [sp, #32]
  440828:	ldr	x22, [x19, #24]
  44082c:	str	x23, [sp, #48]
  440830:	mov	w23, #0x0                   	// #0
  440834:	cbnz	x22, 4407dc <ferror@plt+0x3c84c>
  440838:	mov	x0, x20
  44083c:	mov	x20, #0x0                   	// #0
  440840:	bl	417d40 <ferror@plt+0x13db0>
  440844:	ldp	x21, x22, [sp, #32]
  440848:	ldr	x23, [sp, #48]
  44084c:	b	440778 <ferror@plt+0x3c7e8>
  440850:	mov	x0, x20
  440854:	mov	x20, #0x0                   	// #0
  440858:	bl	417d40 <ferror@plt+0x13db0>
  44085c:	ldp	x21, x22, [sp, #32]
  440860:	ldr	x23, [sp, #48]
  440864:	b	44075c <ferror@plt+0x3c7cc>
  440868:	ldr	x23, [sp, #48]
  44086c:	b	440778 <ferror@plt+0x3c7e8>
  440870:	stp	x29, x30, [sp, #-48]!
  440874:	mov	x29, sp
  440878:	stp	x21, x22, [sp, #32]
  44087c:	cbz	x0, 440978 <ferror@plt+0x3c9e8>
  440880:	ldr	w2, [x0, #8]
  440884:	stp	x19, x20, [sp, #16]
  440888:	mov	x20, x0
  44088c:	mov	w19, w1
  440890:	cmp	w2, w1
  440894:	b.ls	4408f0 <ferror@plt+0x3c960>  // b.plast
  440898:	ldr	x0, [x0]
  44089c:	ubfiz	x22, x19, #3, #32
  4408a0:	ldr	x1, [x20, #24]
  4408a4:	ldr	x21, [x0, w19, uxtw #3]
  4408a8:	cbz	x1, 4408b8 <ferror@plt+0x3c928>
  4408ac:	mov	x0, x21
  4408b0:	blr	x1
  4408b4:	ldr	w2, [x20, #8]
  4408b8:	sub	w0, w2, #0x1
  4408bc:	cmp	w0, w19
  4408c0:	b.ne	44093c <ferror@plt+0x3c9ac>  // b.any
  4408c4:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4408c8:	str	w19, [x20, #8]
  4408cc:	ldr	w0, [x0, #156]
  4408d0:	cbz	w0, 440928 <ferror@plt+0x3c998>
  4408d4:	ldr	x0, [x20]
  4408d8:	str	xzr, [x0, w19, uxtw #3]
  4408dc:	mov	x0, x21
  4408e0:	ldp	x19, x20, [sp, #16]
  4408e4:	ldp	x21, x22, [sp, #32]
  4408e8:	ldp	x29, x30, [sp], #48
  4408ec:	ret
  4408f0:	adrp	x1, 489000 <ferror@plt+0x85070>
  4408f4:	add	x1, x1, #0x418
  4408f8:	add	x1, x1, #0x1c8
  4408fc:	mov	x21, #0x0                   	// #0
  440900:	adrp	x2, 489000 <ferror@plt+0x85070>
  440904:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440908:	add	x2, x2, #0x3a8
  44090c:	add	x0, x0, #0xf78
  440910:	bl	419d28 <ferror@plt+0x15d98>
  440914:	mov	x0, x21
  440918:	ldp	x19, x20, [sp, #16]
  44091c:	ldp	x21, x22, [sp, #32]
  440920:	ldp	x29, x30, [sp], #48
  440924:	ret
  440928:	mov	x0, x21
  44092c:	ldp	x19, x20, [sp, #16]
  440930:	ldp	x21, x22, [sp, #32]
  440934:	ldp	x29, x30, [sp], #48
  440938:	ret
  44093c:	mvn	w19, w19
  440940:	add	x1, x22, #0x8
  440944:	ldr	x0, [x20]
  440948:	add	w2, w19, w2
  44094c:	add	x1, x0, x1
  440950:	lsl	x2, x2, #3
  440954:	add	x0, x0, x22
  440958:	bl	403480 <memmove@plt>
  44095c:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  440960:	ldr	w19, [x20, #8]
  440964:	ldr	w0, [x0, #156]
  440968:	sub	w19, w19, #0x1
  44096c:	str	w19, [x20, #8]
  440970:	cbz	w0, 440928 <ferror@plt+0x3c998>
  440974:	b	4408d4 <ferror@plt+0x3c944>
  440978:	adrp	x1, 489000 <ferror@plt+0x85070>
  44097c:	add	x1, x1, #0x418
  440980:	add	x1, x1, #0x1c8
  440984:	mov	x21, #0x0                   	// #0
  440988:	adrp	x2, 489000 <ferror@plt+0x85070>
  44098c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440990:	add	x2, x2, #0x3a0
  440994:	add	x0, x0, #0xf78
  440998:	bl	419d28 <ferror@plt+0x15d98>
  44099c:	mov	x0, x21
  4409a0:	ldp	x21, x22, [sp, #32]
  4409a4:	ldp	x29, x30, [sp], #48
  4409a8:	ret
  4409ac:	nop
  4409b0:	stp	x29, x30, [sp, #-48]!
  4409b4:	mov	x29, sp
  4409b8:	stp	x21, x22, [sp, #32]
  4409bc:	cbz	x0, 440a88 <ferror@plt+0x3caf8>
  4409c0:	stp	x19, x20, [sp, #16]
  4409c4:	mov	x19, x0
  4409c8:	ldr	w0, [x0, #8]
  4409cc:	mov	w20, w1
  4409d0:	cmp	w0, w1
  4409d4:	b.ls	440a3c <ferror@plt+0x3caac>  // b.plast
  4409d8:	mov	w22, w1
  4409dc:	ldr	x2, [x19]
  4409e0:	ldr	x1, [x19, #24]
  4409e4:	ldr	x21, [x2, x22, lsl #3]
  4409e8:	cbz	x1, 4409f8 <ferror@plt+0x3ca68>
  4409ec:	mov	x0, x21
  4409f0:	blr	x1
  4409f4:	ldr	w0, [x19, #8]
  4409f8:	sub	w0, w0, #0x1
  4409fc:	cmp	w0, w20
  440a00:	b.eq	440a10 <ferror@plt+0x3ca80>  // b.none
  440a04:	ldr	x1, [x19]
  440a08:	ldr	x2, [x1, w0, uxtw #3]
  440a0c:	str	x2, [x1, x22, lsl #3]
  440a10:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  440a14:	str	w0, [x19, #8]
  440a18:	ldr	w1, [x1, #156]
  440a1c:	cbz	w1, 440a74 <ferror@plt+0x3cae4>
  440a20:	ldr	x1, [x19]
  440a24:	ldp	x19, x20, [sp, #16]
  440a28:	str	xzr, [x1, w0, uxtw #3]
  440a2c:	mov	x0, x21
  440a30:	ldp	x21, x22, [sp, #32]
  440a34:	ldp	x29, x30, [sp], #48
  440a38:	ret
  440a3c:	adrp	x1, 489000 <ferror@plt+0x85070>
  440a40:	add	x1, x1, #0x418
  440a44:	add	x1, x1, #0x1e8
  440a48:	mov	x21, #0x0                   	// #0
  440a4c:	adrp	x2, 489000 <ferror@plt+0x85070>
  440a50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440a54:	add	x2, x2, #0x3a8
  440a58:	add	x0, x0, #0xf78
  440a5c:	bl	419d28 <ferror@plt+0x15d98>
  440a60:	mov	x0, x21
  440a64:	ldp	x19, x20, [sp, #16]
  440a68:	ldp	x21, x22, [sp, #32]
  440a6c:	ldp	x29, x30, [sp], #48
  440a70:	ret
  440a74:	mov	x0, x21
  440a78:	ldp	x19, x20, [sp, #16]
  440a7c:	ldp	x21, x22, [sp, #32]
  440a80:	ldp	x29, x30, [sp], #48
  440a84:	ret
  440a88:	adrp	x1, 489000 <ferror@plt+0x85070>
  440a8c:	add	x1, x1, #0x418
  440a90:	add	x1, x1, #0x1e8
  440a94:	mov	x21, #0x0                   	// #0
  440a98:	adrp	x2, 489000 <ferror@plt+0x85070>
  440a9c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440aa0:	add	x2, x2, #0x3a0
  440aa4:	add	x0, x0, #0xf78
  440aa8:	bl	419d28 <ferror@plt+0x15d98>
  440aac:	mov	x0, x21
  440ab0:	ldp	x21, x22, [sp, #32]
  440ab4:	ldp	x29, x30, [sp], #48
  440ab8:	ret
  440abc:	nop
  440ac0:	cbz	x0, 440c24 <ferror@plt+0x3cc94>
  440ac4:	stp	x29, x30, [sp, #-64]!
  440ac8:	mov	x29, sp
  440acc:	stp	x19, x20, [sp, #16]
  440ad0:	mov	x20, x0
  440ad4:	stp	x21, x22, [sp, #32]
  440ad8:	mov	w22, w1
  440adc:	stp	x23, x24, [sp, #48]
  440ae0:	mov	w23, w2
  440ae4:	ldr	w2, [x0, #8]
  440ae8:	cmp	w2, w1
  440aec:	b.hi	440b20 <ferror@plt+0x3cb90>  // b.pmore
  440af0:	ldp	x19, x20, [sp, #16]
  440af4:	adrp	x1, 489000 <ferror@plt+0x85070>
  440af8:	ldp	x21, x22, [sp, #32]
  440afc:	add	x1, x1, #0x418
  440b00:	ldp	x23, x24, [sp, #48]
  440b04:	add	x1, x1, #0x208
  440b08:	ldp	x29, x30, [sp], #64
  440b0c:	adrp	x2, 489000 <ferror@plt+0x85070>
  440b10:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440b14:	add	x2, x2, #0x3a8
  440b18:	add	x0, x0, #0xf78
  440b1c:	b	419d28 <ferror@plt+0x15d98>
  440b20:	add	w24, w1, w23
  440b24:	cmp	w2, w24
  440b28:	b.cc	440bc0 <ferror@plt+0x3cc30>  // b.lo, b.ul, b.last
  440b2c:	ldr	x3, [x0, #24]
  440b30:	cbz	x3, 440b78 <ferror@plt+0x3cbe8>
  440b34:	cmp	w24, w1
  440b38:	b.ls	440b78 <ferror@plt+0x3cbe8>  // b.plast
  440b3c:	mov	w0, w1
  440b40:	sub	w21, w23, #0x1
  440b44:	add	x0, x0, #0x1
  440b48:	ubfiz	x19, x22, #3, #32
  440b4c:	add	x21, x0, x21
  440b50:	lsl	x21, x21, #3
  440b54:	b	440b5c <ferror@plt+0x3cbcc>
  440b58:	ldr	x3, [x20, #24]
  440b5c:	ldr	x0, [x20]
  440b60:	ldr	x0, [x0, x19]
  440b64:	add	x19, x19, #0x8
  440b68:	blr	x3
  440b6c:	cmp	x21, x19
  440b70:	b.ne	440b58 <ferror@plt+0x3cbc8>  // b.any
  440b74:	ldr	w2, [x20, #8]
  440b78:	cmp	w24, w2
  440b7c:	b.ne	440bf0 <ferror@plt+0x3cc60>  // b.any
  440b80:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  440b84:	sub	w0, w2, w23
  440b88:	str	w0, [x20, #8]
  440b8c:	ldr	w1, [x1, #156]
  440b90:	cbz	w1, 440bac <ferror@plt+0x3cc1c>
  440b94:	cbz	w23, 440bac <ferror@plt+0x3cc1c>
  440b98:	ldr	x1, [x20]
  440b9c:	str	xzr, [x1, w0, uxtw #3]
  440ba0:	add	w0, w0, #0x1
  440ba4:	cmp	w2, w0
  440ba8:	b.ne	440b98 <ferror@plt+0x3cc08>  // b.any
  440bac:	ldp	x19, x20, [sp, #16]
  440bb0:	ldp	x21, x22, [sp, #32]
  440bb4:	ldp	x23, x24, [sp, #48]
  440bb8:	ldp	x29, x30, [sp], #64
  440bbc:	ret
  440bc0:	ldp	x19, x20, [sp, #16]
  440bc4:	adrp	x1, 489000 <ferror@plt+0x85070>
  440bc8:	ldp	x21, x22, [sp, #32]
  440bcc:	add	x1, x1, #0x418
  440bd0:	ldp	x23, x24, [sp, #48]
  440bd4:	add	x1, x1, #0x208
  440bd8:	ldp	x29, x30, [sp], #64
  440bdc:	adrp	x2, 489000 <ferror@plt+0x85070>
  440be0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440be4:	add	x2, x2, #0x3c0
  440be8:	add	x0, x0, #0xf78
  440bec:	b	419d28 <ferror@plt+0x15d98>
  440bf0:	ldr	x0, [x20]
  440bf4:	sub	w2, w2, w24
  440bf8:	lsl	x2, x2, #3
  440bfc:	add	x1, x0, w24, uxtw #3
  440c00:	add	x0, x0, w22, uxtw #3
  440c04:	bl	403480 <memmove@plt>
  440c08:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  440c0c:	ldr	w2, [x20, #8]
  440c10:	ldr	w1, [x1, #156]
  440c14:	sub	w0, w2, w23
  440c18:	str	w0, [x20, #8]
  440c1c:	cbz	w1, 440bac <ferror@plt+0x3cc1c>
  440c20:	b	440b94 <ferror@plt+0x3cc04>
  440c24:	adrp	x1, 489000 <ferror@plt+0x85070>
  440c28:	add	x1, x1, #0x418
  440c2c:	adrp	x2, 489000 <ferror@plt+0x85070>
  440c30:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440c34:	add	x1, x1, #0x208
  440c38:	add	x2, x2, #0x3a0
  440c3c:	add	x0, x0, #0xf78
  440c40:	b	419d28 <ferror@plt+0x15d98>
  440c44:	nop
  440c48:	cbz	x0, 440c80 <ferror@plt+0x3ccf0>
  440c4c:	stp	x29, x30, [sp, #-64]!
  440c50:	mov	x29, sp
  440c54:	ldr	w2, [x0, #8]
  440c58:	stp	x19, x20, [sp, #16]
  440c5c:	mov	x19, x0
  440c60:	mov	w20, w1
  440c64:	cmp	w2, w1
  440c68:	b.cc	440ca0 <ferror@plt+0x3cd10>  // b.lo, b.ul, b.last
  440c6c:	b.hi	440d60 <ferror@plt+0x3cdd0>  // b.pmore
  440c70:	str	w20, [x19, #8]
  440c74:	ldp	x19, x20, [sp, #16]
  440c78:	ldp	x29, x30, [sp], #64
  440c7c:	ret
  440c80:	adrp	x1, 489000 <ferror@plt+0x85070>
  440c84:	add	x1, x1, #0x418
  440c88:	adrp	x2, 489000 <ferror@plt+0x85070>
  440c8c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440c90:	add	x1, x1, #0x228
  440c94:	add	x2, x2, #0x3a0
  440c98:	add	x0, x0, #0xf78
  440c9c:	b	419d28 <ferror@plt+0x15d98>
  440ca0:	str	x21, [sp, #32]
  440ca4:	ldr	w21, [x0, #12]
  440ca8:	cmp	w1, w21
  440cac:	b.ls	440d10 <ferror@plt+0x3cd80>  // b.plast
  440cb0:	cmp	w1, #0x1
  440cb4:	b.ls	440de0 <ferror@plt+0x3ce50>  // b.plast
  440cb8:	mov	w0, #0x1                   	// #1
  440cbc:	nop
  440cc0:	lsl	w0, w0, #1
  440cc4:	cmp	w0, #0x0
  440cc8:	ccmp	w20, w0, #0x0, ne  // ne = any
  440ccc:	b.hi	440cc0 <ferror@plt+0x3cd30>  // b.pmore
  440cd0:	cbnz	w0, 440dc8 <ferror@plt+0x3ce38>
  440cd4:	cmp	w20, #0x10
  440cd8:	mov	w0, #0x10                  	// #16
  440cdc:	csel	w1, w20, w0, cs  // cs = hs, nlast
  440ce0:	csel	w2, w20, w0, cs  // cs = hs, nlast
  440ce4:	lsl	x1, x1, #3
  440ce8:	ldr	x0, [x19]
  440cec:	str	w2, [x19, #12]
  440cf0:	bl	417cc8 <ferror@plt+0x13d38>
  440cf4:	str	x0, [sp, #56]
  440cf8:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  440cfc:	ldr	x1, [sp, #56]
  440d00:	ldr	w0, [x0, #156]
  440d04:	str	x1, [x19]
  440d08:	cbnz	w0, 440d78 <ferror@plt+0x3cde8>
  440d0c:	ldr	w2, [x19, #8]
  440d10:	cmp	w20, w2
  440d14:	b.le	440d4c <ferror@plt+0x3cdbc>
  440d18:	sxtw	x0, w2
  440d1c:	sub	w1, w20, #0x1
  440d20:	sub	w1, w1, w2
  440d24:	add	x0, x0, #0x1
  440d28:	add	x1, x1, x0
  440d2c:	sbfiz	x2, x2, #3, #32
  440d30:	lsl	x1, x1, #3
  440d34:	nop
  440d38:	ldr	x0, [x19]
  440d3c:	str	xzr, [x0, x2]
  440d40:	add	x2, x2, #0x8
  440d44:	cmp	x1, x2
  440d48:	b.ne	440d38 <ferror@plt+0x3cda8>  // b.any
  440d4c:	ldr	x21, [sp, #32]
  440d50:	str	w20, [x19, #8]
  440d54:	ldp	x19, x20, [sp, #16]
  440d58:	ldp	x29, x30, [sp], #64
  440d5c:	ret
  440d60:	sub	w2, w2, w1
  440d64:	bl	440ac0 <ferror@plt+0x3cb30>
  440d68:	str	w20, [x19, #8]
  440d6c:	ldp	x19, x20, [sp, #16]
  440d70:	ldp	x29, x30, [sp], #64
  440d74:	ret
  440d78:	ldp	w2, w0, [x19, #8]
  440d7c:	cmp	w0, w21
  440d80:	b.ls	440d10 <ferror@plt+0x3cd80>  // b.plast
  440d84:	str	xzr, [x1, w21, uxtw #3]
  440d88:	add	w1, w21, #0x1
  440d8c:	cmp	w0, w1
  440d90:	b.ls	440d10 <ferror@plt+0x3cd80>  // b.plast
  440d94:	mov	w3, w1
  440d98:	sub	w0, w0, #0x2
  440d9c:	sub	w0, w0, w21
  440da0:	add	x3, x3, #0x1
  440da4:	add	x0, x0, x3
  440da8:	ubfiz	x1, x1, #3, #32
  440dac:	lsl	x0, x0, #3
  440db0:	ldr	x3, [x19]
  440db4:	str	xzr, [x3, x1]
  440db8:	add	x1, x1, #0x8
  440dbc:	cmp	x0, x1
  440dc0:	b.ne	440db0 <ferror@plt+0x3ce20>  // b.any
  440dc4:	b	440d10 <ferror@plt+0x3cd80>
  440dc8:	cmp	w0, #0x10
  440dcc:	mov	w2, #0x10                  	// #16
  440dd0:	csel	w1, w0, w2, cs  // cs = hs, nlast
  440dd4:	csel	w2, w0, w2, cs  // cs = hs, nlast
  440dd8:	lsl	x1, x1, #3
  440ddc:	b	440ce8 <ferror@plt+0x3cd58>
  440de0:	mov	x1, #0x80                  	// #128
  440de4:	mov	w2, #0x10                  	// #16
  440de8:	b	440ce8 <ferror@plt+0x3cd58>
  440dec:	nop
  440df0:	stp	x29, x30, [sp, #-16]!
  440df4:	mov	x29, sp
  440df8:	cbz	x0, 440e48 <ferror@plt+0x3ceb8>
  440dfc:	ldr	w4, [x0, #8]
  440e00:	cbz	w4, 440e3c <ferror@plt+0x3ceac>
  440e04:	mov	x3, x1
  440e08:	mov	x1, #0x0                   	// #0
  440e0c:	ldr	x5, [x0]
  440e10:	b	440e20 <ferror@plt+0x3ce90>
  440e14:	add	x1, x1, #0x1
  440e18:	cmp	w4, w1
  440e1c:	b.ls	440e3c <ferror@plt+0x3ceac>  // b.plast
  440e20:	ldr	x2, [x5, x1, lsl #3]
  440e24:	cmp	x2, x3
  440e28:	b.ne	440e14 <ferror@plt+0x3ce84>  // b.any
  440e2c:	bl	440870 <ferror@plt+0x3c8e0>
  440e30:	mov	w0, #0x1                   	// #1
  440e34:	ldp	x29, x30, [sp], #16
  440e38:	ret
  440e3c:	mov	w0, #0x0                   	// #0
  440e40:	ldp	x29, x30, [sp], #16
  440e44:	ret
  440e48:	adrp	x1, 489000 <ferror@plt+0x85070>
  440e4c:	add	x1, x1, #0x418
  440e50:	add	x1, x1, #0x240
  440e54:	adrp	x2, 489000 <ferror@plt+0x85070>
  440e58:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440e5c:	add	x2, x2, #0x3a0
  440e60:	add	x0, x0, #0xf78
  440e64:	bl	419d28 <ferror@plt+0x15d98>
  440e68:	mov	w0, #0x0                   	// #0
  440e6c:	ldp	x29, x30, [sp], #16
  440e70:	ret
  440e74:	nop
  440e78:	stp	x29, x30, [sp, #-16]!
  440e7c:	mov	x29, sp
  440e80:	cbz	x0, 440ed0 <ferror@plt+0x3cf40>
  440e84:	ldr	w4, [x0, #8]
  440e88:	cbz	w4, 440ec4 <ferror@plt+0x3cf34>
  440e8c:	mov	x3, x1
  440e90:	mov	x1, #0x0                   	// #0
  440e94:	ldr	x5, [x0]
  440e98:	b	440ea8 <ferror@plt+0x3cf18>
  440e9c:	add	x1, x1, #0x1
  440ea0:	cmp	w4, w1
  440ea4:	b.ls	440ec4 <ferror@plt+0x3cf34>  // b.plast
  440ea8:	ldr	x2, [x5, x1, lsl #3]
  440eac:	cmp	x2, x3
  440eb0:	b.ne	440e9c <ferror@plt+0x3cf0c>  // b.any
  440eb4:	bl	4409b0 <ferror@plt+0x3ca20>
  440eb8:	mov	w0, #0x1                   	// #1
  440ebc:	ldp	x29, x30, [sp], #16
  440ec0:	ret
  440ec4:	mov	w0, #0x0                   	// #0
  440ec8:	ldp	x29, x30, [sp], #16
  440ecc:	ret
  440ed0:	adrp	x1, 489000 <ferror@plt+0x85070>
  440ed4:	add	x1, x1, #0x418
  440ed8:	add	x1, x1, #0x258
  440edc:	adrp	x2, 489000 <ferror@plt+0x85070>
  440ee0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  440ee4:	add	x2, x2, #0x3a0
  440ee8:	add	x0, x0, #0xf78
  440eec:	bl	419d28 <ferror@plt+0x15d98>
  440ef0:	mov	w0, #0x0                   	// #0
  440ef4:	ldp	x29, x30, [sp], #16
  440ef8:	ret
  440efc:	nop
  440f00:	cbz	x0, 440ff4 <ferror@plt+0x3d064>
  440f04:	stp	x29, x30, [sp, #-48]!
  440f08:	mov	x29, sp
  440f0c:	stp	x19, x20, [sp, #16]
  440f10:	mov	x19, x0
  440f14:	ldp	w3, w20, [x0, #8]
  440f18:	ldr	x0, [x0]
  440f1c:	str	x21, [sp, #32]
  440f20:	add	w2, w3, #0x1
  440f24:	mov	x21, x1
  440f28:	cmp	w2, w20
  440f2c:	b.ls	440fdc <ferror@plt+0x3d04c>  // b.plast
  440f30:	cmp	w2, #0x1
  440f34:	mov	w3, #0x1                   	// #1
  440f38:	b.ls	44102c <ferror@plt+0x3d09c>  // b.plast
  440f3c:	nop
  440f40:	lsl	w3, w3, #1
  440f44:	cmp	w3, #0x0
  440f48:	ccmp	w2, w3, #0x0, ne  // ne = any
  440f4c:	b.hi	440f40 <ferror@plt+0x3cfb0>  // b.pmore
  440f50:	cbnz	w3, 441014 <ferror@plt+0x3d084>
  440f54:	cmp	w2, #0x10
  440f58:	mov	w3, #0x10                  	// #16
  440f5c:	csel	w1, w2, w3, cs  // cs = hs, nlast
  440f60:	csel	w2, w2, w3, cs  // cs = hs, nlast
  440f64:	lsl	x1, x1, #3
  440f68:	str	w2, [x19, #12]
  440f6c:	bl	417cc8 <ferror@plt+0x13d38>
  440f70:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  440f74:	ldr	w3, [x19, #8]
  440f78:	ldr	w1, [x1, #156]
  440f7c:	add	w2, w3, #0x1
  440f80:	str	x0, [x19]
  440f84:	cbz	w1, 440fdc <ferror@plt+0x3d04c>
  440f88:	ldr	w4, [x19, #12]
  440f8c:	add	w2, w3, #0x1
  440f90:	cmp	w4, w20
  440f94:	b.ls	440fdc <ferror@plt+0x3d04c>  // b.plast
  440f98:	str	xzr, [x0, w20, uxtw #3]
  440f9c:	add	w0, w20, #0x1
  440fa0:	cmp	w4, w0
  440fa4:	b.ls	440fd8 <ferror@plt+0x3d048>  // b.plast
  440fa8:	sub	w4, w4, #0x2
  440fac:	mov	w1, w0
  440fb0:	sub	w20, w4, w20
  440fb4:	add	x4, x1, #0x1
  440fb8:	add	x20, x20, x4
  440fbc:	ubfiz	x0, x0, #3, #32
  440fc0:	lsl	x20, x20, #3
  440fc4:	ldr	x1, [x19]
  440fc8:	str	xzr, [x1, x0]
  440fcc:	add	x0, x0, #0x8
  440fd0:	cmp	x20, x0
  440fd4:	b.ne	440fc4 <ferror@plt+0x3d034>  // b.any
  440fd8:	ldr	x0, [x19]
  440fdc:	str	w2, [x19, #8]
  440fe0:	str	x21, [x0, w3, uxtw #3]
  440fe4:	ldp	x19, x20, [sp, #16]
  440fe8:	ldr	x21, [sp, #32]
  440fec:	ldp	x29, x30, [sp], #48
  440ff0:	ret
  440ff4:	adrp	x1, 489000 <ferror@plt+0x85070>
  440ff8:	add	x1, x1, #0x418
  440ffc:	adrp	x2, 489000 <ferror@plt+0x85070>
  441000:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441004:	add	x1, x1, #0x270
  441008:	add	x2, x2, #0x3a0
  44100c:	add	x0, x0, #0xf78
  441010:	b	419d28 <ferror@plt+0x15d98>
  441014:	cmp	w3, #0x10
  441018:	mov	w2, #0x10                  	// #16
  44101c:	csel	w1, w3, w2, cs  // cs = hs, nlast
  441020:	csel	w2, w3, w2, cs  // cs = hs, nlast
  441024:	lsl	x1, x1, #3
  441028:	b	440f68 <ferror@plt+0x3cfd8>
  44102c:	mov	x1, #0x80                  	// #128
  441030:	mov	w2, #0x10                  	// #16
  441034:	b	440f68 <ferror@plt+0x3cfd8>
  441038:	mov	x3, x1
  44103c:	cbz	x0, 441054 <ferror@plt+0x3d0c4>
  441040:	ldr	w1, [x0, #8]
  441044:	mov	x4, #0x0                   	// #0
  441048:	ldr	x0, [x0]
  44104c:	mov	x2, #0x8                   	// #8
  441050:	b	44ac28 <ferror@plt+0x46c98>
  441054:	adrp	x1, 489000 <ferror@plt+0x85070>
  441058:	add	x1, x1, #0x418
  44105c:	add	x1, x1, #0x280
  441060:	adrp	x2, 489000 <ferror@plt+0x85070>
  441064:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441068:	add	x2, x2, #0x390
  44106c:	add	x0, x0, #0xf78
  441070:	b	419d28 <ferror@plt+0x15d98>
  441074:	nop
  441078:	mov	x3, x1
  44107c:	mov	x4, x2
  441080:	cbz	x0, 441094 <ferror@plt+0x3d104>
  441084:	ldr	w1, [x0, #8]
  441088:	mov	x2, #0x8                   	// #8
  44108c:	ldr	x0, [x0]
  441090:	b	44ac28 <ferror@plt+0x46c98>
  441094:	adrp	x1, 489000 <ferror@plt+0x85070>
  441098:	add	x1, x1, #0x418
  44109c:	add	x1, x1, #0x298
  4410a0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4410a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4410a8:	add	x2, x2, #0x390
  4410ac:	add	x0, x0, #0xf78
  4410b0:	b	419d28 <ferror@plt+0x15d98>
  4410b4:	nop
  4410b8:	cbz	x0, 441118 <ferror@plt+0x3d188>
  4410bc:	stp	x29, x30, [sp, #-48]!
  4410c0:	mov	x29, sp
  4410c4:	stp	x19, x20, [sp, #16]
  4410c8:	mov	x20, x0
  4410cc:	ldr	w0, [x0, #8]
  4410d0:	stp	x21, x22, [sp, #32]
  4410d4:	mov	w19, #0x0                   	// #0
  4410d8:	mov	x21, x1
  4410dc:	mov	x22, x2
  4410e0:	cbz	w0, 441108 <ferror@plt+0x3d178>
  4410e4:	nop
  4410e8:	ldr	x0, [x20]
  4410ec:	mov	x1, x22
  4410f0:	ldr	x0, [x0, w19, uxtw #3]
  4410f4:	add	w19, w19, #0x1
  4410f8:	blr	x21
  4410fc:	ldr	w0, [x20, #8]
  441100:	cmp	w0, w19
  441104:	b.hi	4410e8 <ferror@plt+0x3d158>  // b.pmore
  441108:	ldp	x19, x20, [sp, #16]
  44110c:	ldp	x21, x22, [sp, #32]
  441110:	ldp	x29, x30, [sp], #48
  441114:	ret
  441118:	adrp	x1, 489000 <ferror@plt+0x85070>
  44111c:	add	x1, x1, #0x418
  441120:	adrp	x2, 489000 <ferror@plt+0x85070>
  441124:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441128:	add	x1, x1, #0x2b8
  44112c:	add	x2, x2, #0x3a0
  441130:	add	x0, x0, #0xf78
  441134:	b	419d28 <ferror@plt+0x15d98>
  441138:	stp	x29, x30, [sp, #-16]!
  44113c:	mov	x0, #0x28                  	// #40
  441140:	mov	x29, sp
  441144:	bl	426140 <ferror@plt+0x221b0>
  441148:	ldrb	w2, [x0, #20]
  44114c:	mov	w3, #0x1                   	// #1
  441150:	str	xzr, [x0]
  441154:	and	w2, w2, #0xfffffffc
  441158:	str	xzr, [x0, #8]
  44115c:	str	w3, [x0, #16]
  441160:	strb	w2, [x0, #20]
  441164:	str	w3, [x0, #24]
  441168:	str	xzr, [x0, #32]
  44116c:	ldp	x29, x30, [sp], #16
  441170:	ret
  441174:	nop
  441178:	stp	x29, x30, [sp, #-32]!
  44117c:	mov	x29, sp
  441180:	stp	x19, x20, [sp, #16]
  441184:	mov	x19, x1
  441188:	mov	x20, x0
  44118c:	mov	x0, #0x28                  	// #40
  441190:	bl	426140 <ferror@plt+0x221b0>
  441194:	ldrb	w3, [x0, #20]
  441198:	mov	w1, #0x1                   	// #1
  44119c:	str	xzr, [x0, #8]
  4411a0:	and	w3, w3, #0xfffffffc
  4411a4:	str	x20, [x0]
  4411a8:	str	w19, [x0, #8]
  4411ac:	str	w1, [x0, #16]
  4411b0:	strb	w3, [x0, #20]
  4411b4:	str	w1, [x0, #24]
  4411b8:	str	xzr, [x0, #32]
  4411bc:	ldp	x19, x20, [sp, #16]
  4411c0:	ldp	x29, x30, [sp], #32
  4411c4:	ret
  4411c8:	stp	x29, x30, [sp, #-32]!
  4411cc:	mov	x29, sp
  4411d0:	stp	x19, x20, [sp, #16]
  4411d4:	mov	w20, w0
  4411d8:	mov	x0, #0x28                  	// #40
  4411dc:	bl	426140 <ferror@plt+0x221b0>
  4411e0:	ldrb	w1, [x0, #20]
  4411e4:	mov	w2, #0x1                   	// #1
  4411e8:	str	xzr, [x0]
  4411ec:	and	w1, w1, #0xfffffffc
  4411f0:	str	xzr, [x0, #8]
  4411f4:	str	w2, [x0, #16]
  4411f8:	mov	x19, x0
  4411fc:	strb	w1, [x0, #20]
  441200:	str	w2, [x0, #24]
  441204:	str	xzr, [x0, #32]
  441208:	cbz	w20, 44121c <ferror@plt+0x3d28c>
  44120c:	mov	w1, w20
  441210:	bl	43f4a0 <ferror@plt+0x3b510>
  441214:	ldrb	w0, [x19, #20]
  441218:	tbnz	w0, #0, 44122c <ferror@plt+0x3d29c>
  44121c:	mov	x0, x19
  441220:	ldp	x19, x20, [sp, #16]
  441224:	ldp	x29, x30, [sp], #32
  441228:	ret
  44122c:	ldr	w4, [x19, #8]
  441230:	mov	w1, #0x0                   	// #0
  441234:	ldr	w3, [x19, #16]
  441238:	ldr	x0, [x19]
  44123c:	mov	w2, w3
  441240:	mul	w3, w3, w4
  441244:	add	x0, x0, x3
  441248:	bl	403880 <memset@plt>
  44124c:	mov	x0, x19
  441250:	ldp	x19, x20, [sp, #16]
  441254:	ldp	x29, x30, [sp], #32
  441258:	ret
  44125c:	nop
  441260:	stp	x29, x30, [sp, #-48]!
  441264:	mov	x29, sp
  441268:	stp	x19, x20, [sp, #16]
  44126c:	cbz	x0, 4412d4 <ferror@plt+0x3d344>
  441270:	mov	x19, x0
  441274:	add	x0, x0, #0x18
  441278:	ldxr	w2, [x0]
  44127c:	sub	w3, w2, #0x1
  441280:	stlxr	w4, w3, [x0]
  441284:	cbnz	w4, 441278 <ferror@plt+0x3d2e8>
  441288:	dmb	ish
  44128c:	cmp	w2, #0x1
  441290:	ldr	x20, [x19]
  441294:	b.eq	4412b4 <ferror@plt+0x3d324>  // b.none
  441298:	cbnz	w1, 441308 <ferror@plt+0x3d378>
  44129c:	str	xzr, [x19]
  4412a0:	mov	x0, x20
  4412a4:	str	xzr, [x19, #8]
  4412a8:	ldp	x19, x20, [sp, #16]
  4412ac:	ldp	x29, x30, [sp], #48
  4412b0:	ret
  4412b4:	cbnz	w1, 441368 <ferror@plt+0x3d3d8>
  4412b8:	mov	x1, x19
  4412bc:	mov	x0, #0x28                  	// #40
  4412c0:	bl	426730 <ferror@plt+0x227a0>
  4412c4:	mov	x0, x20
  4412c8:	ldp	x19, x20, [sp, #16]
  4412cc:	ldp	x29, x30, [sp], #48
  4412d0:	ret
  4412d4:	adrp	x1, 489000 <ferror@plt+0x85070>
  4412d8:	add	x1, x1, #0x418
  4412dc:	add	x1, x1, #0x80
  4412e0:	mov	x20, #0x0                   	// #0
  4412e4:	adrp	x2, 489000 <ferror@plt+0x85070>
  4412e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4412ec:	add	x2, x2, #0x3a0
  4412f0:	add	x0, x0, #0xf78
  4412f4:	bl	419d28 <ferror@plt+0x15d98>
  4412f8:	mov	x0, x20
  4412fc:	ldp	x19, x20, [sp, #16]
  441300:	ldp	x29, x30, [sp], #48
  441304:	ret
  441308:	ldr	x1, [x19, #32]
  44130c:	stp	x21, x22, [sp, #32]
  441310:	mov	w22, #0x2                   	// #2
  441314:	cbz	x1, 441394 <ferror@plt+0x3d404>
  441318:	ldr	w0, [x19, #8]
  44131c:	cbz	w0, 441350 <ferror@plt+0x3d3c0>
  441320:	mov	w21, #0x0                   	// #0
  441324:	b	44132c <ferror@plt+0x3d39c>
  441328:	ldr	x1, [x19, #32]
  44132c:	ldr	w0, [x19, #16]
  441330:	mul	w0, w21, w0
  441334:	add	w21, w21, #0x1
  441338:	add	x0, x20, x0
  44133c:	blr	x1
  441340:	ldr	w0, [x19, #8]
  441344:	ldr	x20, [x19]
  441348:	cmp	w21, w0
  44134c:	b.cc	441328 <ferror@plt+0x3d398>  // b.lo, b.ul, b.last
  441350:	mov	x0, x20
  441354:	mov	x20, #0x0                   	// #0
  441358:	bl	417d40 <ferror@plt+0x13db0>
  44135c:	cbz	w22, 44138c <ferror@plt+0x3d3fc>
  441360:	ldp	x21, x22, [sp, #32]
  441364:	b	44129c <ferror@plt+0x3d30c>
  441368:	ldr	x1, [x19, #32]
  44136c:	stp	x21, x22, [sp, #32]
  441370:	mov	w22, #0x0                   	// #0
  441374:	cbnz	x1, 441318 <ferror@plt+0x3d388>
  441378:	mov	x0, x20
  44137c:	mov	x20, #0x0                   	// #0
  441380:	bl	417d40 <ferror@plt+0x13db0>
  441384:	ldp	x21, x22, [sp, #32]
  441388:	b	4412b8 <ferror@plt+0x3d328>
  44138c:	ldp	x21, x22, [sp, #32]
  441390:	b	4412b8 <ferror@plt+0x3d328>
  441394:	mov	x0, x20
  441398:	mov	x20, #0x0                   	// #0
  44139c:	bl	417d40 <ferror@plt+0x13db0>
  4413a0:	ldp	x21, x22, [sp, #32]
  4413a4:	b	44129c <ferror@plt+0x3d30c>
  4413a8:	stp	x29, x30, [sp, #-32]!
  4413ac:	mov	x29, sp
  4413b0:	cbz	x0, 441400 <ferror@plt+0x3d470>
  4413b4:	mov	x1, x0
  4413b8:	stp	x19, x20, [sp, #16]
  4413bc:	add	x0, x0, #0x18
  4413c0:	ldr	w19, [x1, #8]
  4413c4:	ldxr	w2, [x0]
  4413c8:	sub	w3, w2, #0x1
  4413cc:	stlxr	w4, w3, [x0]
  4413d0:	cbnz	w4, 4413c4 <ferror@plt+0x3d434>
  4413d4:	dmb	ish
  4413d8:	cmp	w2, #0x1
  4413dc:	b.eq	44142c <ferror@plt+0x3d49c>  // b.none
  4413e0:	ldr	x20, [x1]
  4413e4:	str	xzr, [x1]
  4413e8:	str	xzr, [x1, #8]
  4413ec:	mov	x1, x19
  4413f0:	mov	x0, x20
  4413f4:	ldp	x19, x20, [sp, #16]
  4413f8:	ldp	x29, x30, [sp], #32
  4413fc:	b	441d18 <ferror@plt+0x3dd88>
  441400:	adrp	x1, 489000 <ferror@plt+0x85070>
  441404:	add	x1, x1, #0x418
  441408:	add	x1, x1, #0x2e8
  44140c:	adrp	x2, 489000 <ferror@plt+0x85070>
  441410:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441414:	add	x2, x2, #0x390
  441418:	add	x0, x0, #0xf78
  44141c:	bl	419d28 <ferror@plt+0x15d98>
  441420:	mov	x0, #0x0                   	// #0
  441424:	ldp	x29, x30, [sp], #32
  441428:	ret
  44142c:	ldr	x20, [x1]
  441430:	mov	x0, #0x28                  	// #40
  441434:	bl	426730 <ferror@plt+0x227a0>
  441438:	mov	x1, x19
  44143c:	mov	x0, x20
  441440:	ldp	x19, x20, [sp, #16]
  441444:	ldp	x29, x30, [sp], #32
  441448:	b	441d18 <ferror@plt+0x3dd88>
  44144c:	nop
  441450:	stp	x29, x30, [sp, #-32]!
  441454:	mov	x29, sp
  441458:	str	x19, [sp, #16]
  44145c:	mov	x19, x0
  441460:	cbz	x0, 44148c <ferror@plt+0x3d4fc>
  441464:	add	x0, x0, #0x18
  441468:	ldxr	w1, [x0]
  44146c:	add	w1, w1, #0x1
  441470:	stlxr	w2, w1, [x0]
  441474:	cbnz	w2, 441468 <ferror@plt+0x3d4d8>
  441478:	mov	x0, x19
  44147c:	dmb	ish
  441480:	ldr	x19, [sp, #16]
  441484:	ldp	x29, x30, [sp], #32
  441488:	ret
  44148c:	adrp	x1, 489000 <ferror@plt+0x85070>
  441490:	add	x1, x1, #0x418
  441494:	add	x1, x1, #0x40
  441498:	adrp	x2, 489000 <ferror@plt+0x85070>
  44149c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4414a0:	add	x2, x2, #0x3a0
  4414a4:	add	x0, x0, #0xf78
  4414a8:	bl	419d28 <ferror@plt+0x15d98>
  4414ac:	mov	x0, x19
  4414b0:	ldr	x19, [sp, #16]
  4414b4:	ldp	x29, x30, [sp], #32
  4414b8:	ret
  4414bc:	nop
  4414c0:	cbz	x0, 441500 <ferror@plt+0x3d570>
  4414c4:	stp	x29, x30, [sp, #-32]!
  4414c8:	mov	x29, sp
  4414cc:	stp	x19, x20, [sp, #16]
  4414d0:	mov	x19, x0
  4414d4:	add	x0, x0, #0x18
  4414d8:	ldxr	w1, [x0]
  4414dc:	sub	w2, w1, #0x1
  4414e0:	stlxr	w3, w2, [x0]
  4414e4:	cbnz	w3, 4414d8 <ferror@plt+0x3d548>
  4414e8:	dmb	ish
  4414ec:	cmp	w1, #0x1
  4414f0:	b.eq	441520 <ferror@plt+0x3d590>  // b.none
  4414f4:	ldp	x19, x20, [sp, #16]
  4414f8:	ldp	x29, x30, [sp], #32
  4414fc:	ret
  441500:	adrp	x1, 489000 <ferror@plt+0x85070>
  441504:	add	x1, x1, #0x418
  441508:	adrp	x2, 489000 <ferror@plt+0x85070>
  44150c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441510:	add	x1, x1, #0x50
  441514:	add	x2, x2, #0x3a0
  441518:	add	x0, x0, #0xf78
  44151c:	b	419d28 <ferror@plt+0x15d98>
  441520:	ldr	x1, [x19, #32]
  441524:	cbz	x1, 441560 <ferror@plt+0x3d5d0>
  441528:	ldr	w0, [x19, #8]
  44152c:	cbz	w0, 441560 <ferror@plt+0x3d5d0>
  441530:	mov	w20, #0x0                   	// #0
  441534:	b	44153c <ferror@plt+0x3d5ac>
  441538:	ldr	x1, [x19, #32]
  44153c:	ldr	w0, [x19, #16]
  441540:	ldr	x2, [x19]
  441544:	mul	w0, w20, w0
  441548:	add	w20, w20, #0x1
  44154c:	add	x0, x2, x0
  441550:	blr	x1
  441554:	ldr	w0, [x19, #8]
  441558:	cmp	w20, w0
  44155c:	b.cc	441538 <ferror@plt+0x3d5a8>  // b.lo, b.ul, b.last
  441560:	ldr	x0, [x19]
  441564:	bl	417d40 <ferror@plt+0x13db0>
  441568:	mov	x1, x19
  44156c:	mov	x0, #0x28                  	// #40
  441570:	ldp	x19, x20, [sp, #16]
  441574:	ldp	x29, x30, [sp], #32
  441578:	b	426730 <ferror@plt+0x227a0>
  44157c:	nop
  441580:	stp	x29, x30, [sp, #-48]!
  441584:	mov	x29, sp
  441588:	stp	x19, x20, [sp, #16]
  44158c:	mov	x19, x0
  441590:	cbz	x0, 441678 <ferror@plt+0x3d6e8>
  441594:	mov	w20, w2
  441598:	stp	x21, x22, [sp, #32]
  44159c:	mov	x21, x1
  4415a0:	ldp	w5, w2, [x0, #8]
  4415a4:	ldrb	w1, [x0, #20]
  4415a8:	ldr	w4, [x0, #16]
  4415ac:	add	w3, w20, w5
  4415b0:	and	w1, w1, #0x1
  4415b4:	add	w3, w3, w1
  4415b8:	ldr	x0, [x0]
  4415bc:	mul	w3, w3, w4
  4415c0:	cmp	w3, w2
  4415c4:	b.hi	441604 <ferror@plt+0x3d674>  // b.pmore
  4415c8:	mul	w2, w20, w4
  4415cc:	mov	x1, x21
  4415d0:	mul	w4, w4, w5
  4415d4:	add	x0, x0, x4
  4415d8:	bl	403460 <memcpy@plt>
  4415dc:	ldr	w0, [x19, #8]
  4415e0:	ldrb	w1, [x19, #20]
  4415e4:	add	w20, w20, w0
  4415e8:	str	w20, [x19, #8]
  4415ec:	tbnz	w1, #0, 4416a8 <ferror@plt+0x3d718>
  4415f0:	mov	x0, x19
  4415f4:	ldp	x19, x20, [sp, #16]
  4415f8:	ldp	x21, x22, [sp, #32]
  4415fc:	ldp	x29, x30, [sp], #48
  441600:	ret
  441604:	mov	x1, #0x10                  	// #16
  441608:	cmp	w3, #0x1
  44160c:	mov	w22, w1
  441610:	mov	w2, #0x1                   	// #1
  441614:	b.ls	44163c <ferror@plt+0x3d6ac>  // b.plast
  441618:	lsl	w2, w2, #1
  44161c:	cmp	w2, #0x0
  441620:	ccmp	w3, w2, #0x0, ne  // ne = any
  441624:	b.hi	441618 <ferror@plt+0x3d688>  // b.pmore
  441628:	cbnz	w2, 4416d8 <ferror@plt+0x3d748>
  44162c:	cmp	w3, #0x10
  441630:	mov	w1, #0x10                  	// #16
  441634:	csel	w22, w3, w1, cs  // cs = hs, nlast
  441638:	csel	w1, w3, w1, cs  // cs = hs, nlast
  44163c:	bl	417cc8 <ferror@plt+0x13d38>
  441640:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  441644:	ldr	w1, [x1, #156]
  441648:	str	x0, [x19]
  44164c:	cbz	w1, 441668 <ferror@plt+0x3d6d8>
  441650:	ldr	w3, [x19, #12]
  441654:	mov	w1, #0x0                   	// #0
  441658:	sub	w2, w22, w3
  44165c:	add	x0, x0, w3, uxtw
  441660:	bl	403880 <memset@plt>
  441664:	ldr	x0, [x19]
  441668:	str	w22, [x19, #12]
  44166c:	ldr	w5, [x19, #8]
  441670:	ldr	w4, [x19, #16]
  441674:	b	4415c8 <ferror@plt+0x3d638>
  441678:	adrp	x1, 489000 <ferror@plt+0x85070>
  44167c:	add	x1, x1, #0x418
  441680:	add	x1, x1, #0x90
  441684:	adrp	x2, 489000 <ferror@plt+0x85070>
  441688:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44168c:	add	x2, x2, #0x3a0
  441690:	add	x0, x0, #0xf78
  441694:	bl	419d28 <ferror@plt+0x15d98>
  441698:	mov	x0, x19
  44169c:	ldp	x19, x20, [sp, #16]
  4416a0:	ldp	x29, x30, [sp], #48
  4416a4:	ret
  4416a8:	ldr	w3, [x19, #16]
  4416ac:	mov	w1, #0x0                   	// #0
  4416b0:	ldr	x0, [x19]
  4416b4:	mov	w2, w3
  4416b8:	mul	w20, w20, w3
  4416bc:	add	x0, x0, x20
  4416c0:	bl	403880 <memset@plt>
  4416c4:	mov	x0, x19
  4416c8:	ldp	x19, x20, [sp, #16]
  4416cc:	ldp	x21, x22, [sp, #32]
  4416d0:	ldp	x29, x30, [sp], #48
  4416d4:	ret
  4416d8:	cmp	w2, #0x10
  4416dc:	mov	w3, #0x10                  	// #16
  4416e0:	csel	w22, w2, w3, cs  // cs = hs, nlast
  4416e4:	csel	w1, w2, w3, cs  // cs = hs, nlast
  4416e8:	b	44163c <ferror@plt+0x3d6ac>
  4416ec:	nop
  4416f0:	stp	x29, x30, [sp, #-48]!
  4416f4:	mov	x29, sp
  4416f8:	stp	x19, x20, [sp, #16]
  4416fc:	mov	x19, x0
  441700:	cbz	x0, 441770 <ferror@plt+0x3d7e0>
  441704:	mov	w20, w2
  441708:	str	x21, [sp, #32]
  44170c:	mov	x21, x1
  441710:	mov	w1, w2
  441714:	bl	43f4a0 <ferror@plt+0x3b510>
  441718:	ldr	w0, [x19, #16]
  44171c:	ldr	w2, [x19, #8]
  441720:	ldr	x1, [x19]
  441724:	mul	w2, w0, w2
  441728:	mul	w0, w20, w0
  44172c:	add	x0, x1, x0
  441730:	bl	403480 <memmove@plt>
  441734:	ldr	w2, [x19, #16]
  441738:	mov	x1, x21
  44173c:	ldr	x0, [x19]
  441740:	mul	w2, w20, w2
  441744:	bl	403460 <memcpy@plt>
  441748:	ldr	w0, [x19, #8]
  44174c:	ldrb	w1, [x19, #20]
  441750:	add	w20, w20, w0
  441754:	str	w20, [x19, #8]
  441758:	tbnz	w1, #0, 4417a0 <ferror@plt+0x3d810>
  44175c:	mov	x0, x19
  441760:	ldp	x19, x20, [sp, #16]
  441764:	ldr	x21, [sp, #32]
  441768:	ldp	x29, x30, [sp], #48
  44176c:	ret
  441770:	adrp	x1, 489000 <ferror@plt+0x85070>
  441774:	add	x1, x1, #0x418
  441778:	add	x1, x1, #0xa8
  44177c:	adrp	x2, 489000 <ferror@plt+0x85070>
  441780:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441784:	add	x2, x2, #0x3a0
  441788:	add	x0, x0, #0xf78
  44178c:	bl	419d28 <ferror@plt+0x15d98>
  441790:	mov	x0, x19
  441794:	ldp	x19, x20, [sp, #16]
  441798:	ldp	x29, x30, [sp], #48
  44179c:	ret
  4417a0:	ldr	w3, [x19, #16]
  4417a4:	mov	w1, #0x0                   	// #0
  4417a8:	ldr	x0, [x19]
  4417ac:	mov	w2, w3
  4417b0:	mul	w20, w20, w3
  4417b4:	add	x0, x0, x20
  4417b8:	bl	403880 <memset@plt>
  4417bc:	mov	x0, x19
  4417c0:	ldp	x19, x20, [sp, #16]
  4417c4:	ldr	x21, [sp, #32]
  4417c8:	ldp	x29, x30, [sp], #48
  4417cc:	ret
  4417d0:	stp	x29, x30, [sp, #-32]!
  4417d4:	mov	x29, sp
  4417d8:	stp	x19, x20, [sp, #16]
  4417dc:	mov	x19, x0
  4417e0:	cbz	x0, 441814 <ferror@plt+0x3d884>
  4417e4:	ldr	w2, [x0, #8]
  4417e8:	mov	w20, w1
  4417ec:	cmp	w1, w2
  4417f0:	b.hi	441844 <ferror@plt+0x3d8b4>  // b.pmore
  4417f4:	b.cc	4418ac <ferror@plt+0x3d91c>  // b.lo, b.ul, b.last
  4417f8:	ldrb	w0, [x19, #20]
  4417fc:	str	w20, [x19, #8]
  441800:	tbnz	w0, #0, 441880 <ferror@plt+0x3d8f0>
  441804:	mov	x0, x19
  441808:	ldp	x19, x20, [sp, #16]
  44180c:	ldp	x29, x30, [sp], #32
  441810:	ret
  441814:	adrp	x1, 489000 <ferror@plt+0x85070>
  441818:	add	x1, x1, #0x418
  44181c:	add	x1, x1, #0x128
  441820:	adrp	x2, 489000 <ferror@plt+0x85070>
  441824:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441828:	add	x2, x2, #0x3a0
  44182c:	add	x0, x0, #0xf78
  441830:	bl	419d28 <ferror@plt+0x15d98>
  441834:	mov	x0, x19
  441838:	ldp	x19, x20, [sp, #16]
  44183c:	ldp	x29, x30, [sp], #32
  441840:	ret
  441844:	sub	w1, w1, w2
  441848:	bl	43f4a0 <ferror@plt+0x3b510>
  44184c:	ldrb	w0, [x19, #20]
  441850:	tbz	w0, #1, 4417fc <ferror@plt+0x3d86c>
  441854:	ldr	w4, [x19, #8]
  441858:	mov	w1, #0x0                   	// #0
  44185c:	ldr	w3, [x19, #16]
  441860:	sub	w2, w20, w4
  441864:	ldr	x0, [x19]
  441868:	mul	w2, w2, w3
  44186c:	mul	w3, w3, w4
  441870:	add	x0, x0, x3
  441874:	bl	403880 <memset@plt>
  441878:	ldrb	w0, [x19, #20]
  44187c:	b	4417fc <ferror@plt+0x3d86c>
  441880:	ldr	w3, [x19, #16]
  441884:	mov	w1, #0x0                   	// #0
  441888:	ldr	x0, [x19]
  44188c:	mov	w2, w3
  441890:	mul	w20, w20, w3
  441894:	add	x0, x0, x20
  441898:	bl	403880 <memset@plt>
  44189c:	mov	x0, x19
  4418a0:	ldp	x19, x20, [sp, #16]
  4418a4:	ldp	x29, x30, [sp], #32
  4418a8:	ret
  4418ac:	sub	w2, w2, w1
  4418b0:	bl	440030 <ferror@plt+0x3c0a0>
  4418b4:	b	4417f8 <ferror@plt+0x3d868>
  4418b8:	stp	x29, x30, [sp, #-32]!
  4418bc:	mov	x29, sp
  4418c0:	stp	x19, x20, [sp, #16]
  4418c4:	mov	x19, x0
  4418c8:	cbz	x0, 4419d0 <ferror@plt+0x3da40>
  4418cc:	ldr	w2, [x0, #8]
  4418d0:	mov	w20, w1
  4418d4:	cmp	w1, w2
  4418d8:	b.cs	44195c <ferror@plt+0x3d9cc>  // b.hs, b.nlast
  4418dc:	ldr	x1, [x0, #32]
  4418e0:	cbz	x1, 4418fc <ferror@plt+0x3d96c>
  4418e4:	ldr	w0, [x0, #16]
  4418e8:	ldr	x2, [x19]
  4418ec:	mul	w0, w20, w0
  4418f0:	add	x0, x2, x0
  4418f4:	blr	x1
  4418f8:	ldr	w2, [x19, #8]
  4418fc:	sub	w3, w2, #0x1
  441900:	cmp	w20, w3
  441904:	b.ne	44198c <ferror@plt+0x3d9fc>  // b.any
  441908:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44190c:	str	w3, [x19, #8]
  441910:	ldr	w0, [x0, #156]
  441914:	cbz	w0, 441944 <ferror@plt+0x3d9b4>
  441918:	ldr	w4, [x19, #16]
  44191c:	mov	w1, #0x0                   	// #0
  441920:	ldr	x0, [x19]
  441924:	mov	w2, w4
  441928:	mul	w3, w4, w3
  44192c:	add	x0, x0, x3
  441930:	bl	403880 <memset@plt>
  441934:	mov	x0, x19
  441938:	ldp	x19, x20, [sp, #16]
  44193c:	ldp	x29, x30, [sp], #32
  441940:	ret
  441944:	ldrb	w0, [x19, #20]
  441948:	tbnz	w0, #0, 441918 <ferror@plt+0x3d988>
  44194c:	mov	x0, x19
  441950:	ldp	x19, x20, [sp, #16]
  441954:	ldp	x29, x30, [sp], #32
  441958:	ret
  44195c:	adrp	x1, 489000 <ferror@plt+0x85070>
  441960:	add	x1, x1, #0x418
  441964:	add	x1, x1, #0xd8
  441968:	adrp	x2, 489000 <ferror@plt+0x85070>
  44196c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441970:	add	x2, x2, #0x3a8
  441974:	add	x0, x0, #0xf78
  441978:	bl	419d28 <ferror@plt+0x15d98>
  44197c:	mov	x0, x19
  441980:	ldp	x19, x20, [sp, #16]
  441984:	ldp	x29, x30, [sp], #32
  441988:	ret
  44198c:	ldr	w1, [x19, #16]
  441990:	mvn	w0, w20
  441994:	add	w2, w0, w2
  441998:	ldr	x0, [x19]
  44199c:	mul	w2, w2, w1
  4419a0:	mul	w20, w20, w1
  4419a4:	add	w1, w1, w20
  4419a8:	add	x1, x0, x1
  4419ac:	add	x0, x0, w20, uxtw
  4419b0:	bl	403480 <memmove@plt>
  4419b4:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4419b8:	ldr	w3, [x19, #8]
  4419bc:	ldr	w0, [x0, #156]
  4419c0:	sub	w3, w3, #0x1
  4419c4:	str	w3, [x19, #8]
  4419c8:	cbnz	w0, 441918 <ferror@plt+0x3d988>
  4419cc:	b	441944 <ferror@plt+0x3d9b4>
  4419d0:	adrp	x1, 489000 <ferror@plt+0x85070>
  4419d4:	add	x1, x1, #0x418
  4419d8:	add	x1, x1, #0xd8
  4419dc:	adrp	x2, 489000 <ferror@plt+0x85070>
  4419e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4419e4:	add	x2, x2, #0x3a0
  4419e8:	add	x0, x0, #0xf78
  4419ec:	bl	419d28 <ferror@plt+0x15d98>
  4419f0:	mov	x0, x19
  4419f4:	ldp	x19, x20, [sp, #16]
  4419f8:	ldp	x29, x30, [sp], #32
  4419fc:	ret
  441a00:	stp	x29, x30, [sp, #-32]!
  441a04:	mov	x29, sp
  441a08:	stp	x19, x20, [sp, #16]
  441a0c:	mov	x19, x0
  441a10:	cbz	x0, 441b10 <ferror@plt+0x3db80>
  441a14:	ldr	w3, [x0, #8]
  441a18:	mov	w20, w1
  441a1c:	cmp	w1, w3
  441a20:	b.cs	441aa4 <ferror@plt+0x3db14>  // b.hs, b.nlast
  441a24:	ldr	x1, [x0, #32]
  441a28:	cbz	x1, 441a44 <ferror@plt+0x3dab4>
  441a2c:	ldr	w0, [x0, #16]
  441a30:	ldr	x2, [x19]
  441a34:	mul	w0, w20, w0
  441a38:	add	x0, x2, x0
  441a3c:	blr	x1
  441a40:	ldr	w3, [x19, #8]
  441a44:	sub	w3, w3, #0x1
  441a48:	cmp	w20, w3
  441a4c:	b.ne	441ad4 <ferror@plt+0x3db44>  // b.any
  441a50:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  441a54:	str	w3, [x19, #8]
  441a58:	ldr	w0, [x0, #156]
  441a5c:	cbz	w0, 441a8c <ferror@plt+0x3dafc>
  441a60:	ldr	w4, [x19, #16]
  441a64:	mov	w1, #0x0                   	// #0
  441a68:	ldr	x0, [x19]
  441a6c:	mov	w2, w4
  441a70:	mul	w3, w4, w3
  441a74:	add	x0, x0, x3
  441a78:	bl	403880 <memset@plt>
  441a7c:	mov	x0, x19
  441a80:	ldp	x19, x20, [sp, #16]
  441a84:	ldp	x29, x30, [sp], #32
  441a88:	ret
  441a8c:	ldrb	w0, [x19, #20]
  441a90:	tbnz	w0, #0, 441a60 <ferror@plt+0x3dad0>
  441a94:	mov	x0, x19
  441a98:	ldp	x19, x20, [sp, #16]
  441a9c:	ldp	x29, x30, [sp], #32
  441aa0:	ret
  441aa4:	adrp	x1, 489000 <ferror@plt+0x85070>
  441aa8:	add	x1, x1, #0x418
  441aac:	add	x1, x1, #0xf0
  441ab0:	adrp	x2, 489000 <ferror@plt+0x85070>
  441ab4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441ab8:	add	x2, x2, #0x3a8
  441abc:	add	x0, x0, #0xf78
  441ac0:	bl	419d28 <ferror@plt+0x15d98>
  441ac4:	mov	x0, x19
  441ac8:	ldp	x19, x20, [sp, #16]
  441acc:	ldp	x29, x30, [sp], #32
  441ad0:	ret
  441ad4:	ldr	w4, [x19, #16]
  441ad8:	ldr	x1, [x19]
  441adc:	mov	w2, w4
  441ae0:	mul	w3, w3, w4
  441ae4:	mul	w0, w20, w4
  441ae8:	add	x0, x1, x0
  441aec:	add	x1, x1, x3
  441af0:	bl	403460 <memcpy@plt>
  441af4:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  441af8:	ldr	w3, [x19, #8]
  441afc:	ldr	w0, [x0, #156]
  441b00:	sub	w3, w3, #0x1
  441b04:	str	w3, [x19, #8]
  441b08:	cbnz	w0, 441a60 <ferror@plt+0x3dad0>
  441b0c:	b	441a8c <ferror@plt+0x3dafc>
  441b10:	adrp	x1, 489000 <ferror@plt+0x85070>
  441b14:	add	x1, x1, #0x418
  441b18:	add	x1, x1, #0xf0
  441b1c:	adrp	x2, 489000 <ferror@plt+0x85070>
  441b20:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441b24:	add	x2, x2, #0x3a0
  441b28:	add	x0, x0, #0xf78
  441b2c:	bl	419d28 <ferror@plt+0x15d98>
  441b30:	mov	x0, x19
  441b34:	ldp	x19, x20, [sp, #16]
  441b38:	ldp	x29, x30, [sp], #32
  441b3c:	ret
  441b40:	stp	x29, x30, [sp, #-16]!
  441b44:	mov	x29, sp
  441b48:	cbz	x0, 441bc4 <ferror@plt+0x3dc34>
  441b4c:	ldr	w4, [x0, #8]
  441b50:	cmp	w4, w1
  441b54:	b.hi	441b84 <ferror@plt+0x3dbf4>  // b.pmore
  441b58:	adrp	x1, 489000 <ferror@plt+0x85070>
  441b5c:	add	x1, x1, #0x418
  441b60:	adrp	x2, 489000 <ferror@plt+0x85070>
  441b64:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441b68:	add	x1, x1, #0x308
  441b6c:	add	x2, x2, #0x3a8
  441b70:	add	x0, x0, #0xf78
  441b74:	bl	419d28 <ferror@plt+0x15d98>
  441b78:	mov	x0, #0x0                   	// #0
  441b7c:	ldp	x29, x30, [sp], #16
  441b80:	ret
  441b84:	add	w3, w1, w2
  441b88:	cmp	w4, w3
  441b8c:	b.cc	441b98 <ferror@plt+0x3dc08>  // b.lo, b.ul, b.last
  441b90:	ldp	x29, x30, [sp], #16
  441b94:	b	440030 <ferror@plt+0x3c0a0>
  441b98:	adrp	x1, 489000 <ferror@plt+0x85070>
  441b9c:	add	x1, x1, #0x418
  441ba0:	add	x1, x1, #0x308
  441ba4:	adrp	x2, 489000 <ferror@plt+0x85070>
  441ba8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441bac:	add	x2, x2, #0x3c0
  441bb0:	add	x0, x0, #0xf78
  441bb4:	bl	419d28 <ferror@plt+0x15d98>
  441bb8:	mov	x0, #0x0                   	// #0
  441bbc:	ldp	x29, x30, [sp], #16
  441bc0:	ret
  441bc4:	adrp	x1, 489000 <ferror@plt+0x85070>
  441bc8:	add	x1, x1, #0x418
  441bcc:	add	x1, x1, #0x308
  441bd0:	adrp	x2, 489000 <ferror@plt+0x85070>
  441bd4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441bd8:	add	x2, x2, #0x3a0
  441bdc:	add	x0, x0, #0xf78
  441be0:	bl	419d28 <ferror@plt+0x15d98>
  441be4:	b	441b78 <ferror@plt+0x3dbe8>
  441be8:	mov	x3, x1
  441bec:	cbz	x0, 441c04 <ferror@plt+0x3dc74>
  441bf0:	ldr	w1, [x0, #8]
  441bf4:	mov	x4, #0x0                   	// #0
  441bf8:	ldr	w2, [x0, #16]
  441bfc:	ldr	x0, [x0]
  441c00:	b	44ac28 <ferror@plt+0x46c98>
  441c04:	adrp	x1, 489000 <ferror@plt+0x85070>
  441c08:	add	x1, x1, #0x418
  441c0c:	add	x1, x1, #0x140
  441c10:	adrp	x2, 489000 <ferror@plt+0x85070>
  441c14:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441c18:	add	x2, x2, #0x390
  441c1c:	add	x0, x0, #0xf78
  441c20:	b	419d28 <ferror@plt+0x15d98>
  441c24:	nop
  441c28:	mov	x3, x1
  441c2c:	mov	x4, x2
  441c30:	cbz	x0, 441c44 <ferror@plt+0x3dcb4>
  441c34:	ldr	w1, [x0, #8]
  441c38:	ldr	w2, [x0, #16]
  441c3c:	ldr	x0, [x0]
  441c40:	b	44ac28 <ferror@plt+0x46c98>
  441c44:	adrp	x1, 489000 <ferror@plt+0x85070>
  441c48:	add	x1, x1, #0x418
  441c4c:	add	x1, x1, #0x150
  441c50:	adrp	x2, 489000 <ferror@plt+0x85070>
  441c54:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441c58:	add	x2, x2, #0x390
  441c5c:	add	x0, x0, #0xf78
  441c60:	b	419d28 <ferror@plt+0x15d98>
  441c64:	nop
  441c68:	cbz	x0, 441ca8 <ferror@plt+0x3dd18>
  441c6c:	stp	x29, x30, [sp, #-32]!
  441c70:	mov	x29, sp
  441c74:	str	x19, [sp, #16]
  441c78:	mov	x19, x0
  441c7c:	add	x0, x0, #0x10
  441c80:	ldxr	w1, [x0]
  441c84:	sub	w2, w1, #0x1
  441c88:	stlxr	w3, w2, [x0]
  441c8c:	cbnz	w3, 441c80 <ferror@plt+0x3dcf0>
  441c90:	dmb	ish
  441c94:	cmp	w1, #0x1
  441c98:	b.eq	441cac <ferror@plt+0x3dd1c>  // b.none
  441c9c:	ldr	x19, [sp, #16]
  441ca0:	ldp	x29, x30, [sp], #32
  441ca4:	ret
  441ca8:	ret
  441cac:	ldr	x1, [x19, #24]
  441cb0:	cbz	x1, 441cbc <ferror@plt+0x3dd2c>
  441cb4:	ldr	x0, [x19, #32]
  441cb8:	blr	x1
  441cbc:	mov	x1, x19
  441cc0:	mov	x0, #0x28                  	// #40
  441cc4:	ldr	x19, [sp, #16]
  441cc8:	ldp	x29, x30, [sp], #32
  441ccc:	b	426730 <ferror@plt+0x227a0>
  441cd0:	stp	x29, x30, [sp, #-32]!
  441cd4:	mov	x29, sp
  441cd8:	stp	x19, x20, [sp, #16]
  441cdc:	mov	x20, x1
  441ce0:	bl	427ad0 <ferror@plt+0x23b40>
  441ce4:	mov	x19, x0
  441ce8:	mov	x0, #0x28                  	// #40
  441cec:	bl	426140 <ferror@plt+0x221b0>
  441cf0:	stp	x19, x20, [x0]
  441cf4:	mov	w3, #0x1                   	// #1
  441cf8:	adrp	x1, 417000 <ferror@plt+0x13070>
  441cfc:	add	x1, x1, #0xd40
  441d00:	str	w3, [x0, #16]
  441d04:	stp	x1, x19, [x0, #24]
  441d08:	ldp	x19, x20, [sp, #16]
  441d0c:	ldp	x29, x30, [sp], #32
  441d10:	ret
  441d14:	nop
  441d18:	stp	x29, x30, [sp, #-32]!
  441d1c:	mov	x29, sp
  441d20:	stp	x19, x20, [sp, #16]
  441d24:	mov	x19, x0
  441d28:	mov	x20, x1
  441d2c:	mov	x0, #0x28                  	// #40
  441d30:	bl	426140 <ferror@plt+0x221b0>
  441d34:	mov	w1, #0x1                   	// #1
  441d38:	adrp	x3, 417000 <ferror@plt+0x13070>
  441d3c:	add	x3, x3, #0xd40
  441d40:	stp	x19, x20, [x0]
  441d44:	str	w1, [x0, #16]
  441d48:	stp	x3, x19, [x0, #24]
  441d4c:	ldp	x19, x20, [sp, #16]
  441d50:	ldp	x29, x30, [sp], #32
  441d54:	ret
  441d58:	stp	x29, x30, [sp, #-32]!
  441d5c:	mov	x29, sp
  441d60:	stp	x19, x20, [sp, #16]
  441d64:	mov	x19, x1
  441d68:	mov	x20, x0
  441d6c:	mov	x0, #0x28                  	// #40
  441d70:	bl	426140 <ferror@plt+0x221b0>
  441d74:	mov	w1, #0x1                   	// #1
  441d78:	stp	x20, x19, [x0]
  441d7c:	str	w1, [x0, #16]
  441d80:	stp	xzr, xzr, [x0, #24]
  441d84:	ldp	x19, x20, [sp, #16]
  441d88:	ldp	x29, x30, [sp], #32
  441d8c:	ret
  441d90:	stp	x29, x30, [sp, #-48]!
  441d94:	mov	x29, sp
  441d98:	stp	x19, x20, [sp, #16]
  441d9c:	mov	x20, x2
  441da0:	mov	x19, x3
  441da4:	stp	x21, x22, [sp, #32]
  441da8:	mov	x21, x1
  441dac:	mov	x22, x0
  441db0:	mov	x0, #0x28                  	// #40
  441db4:	bl	426140 <ferror@plt+0x221b0>
  441db8:	mov	w1, #0x1                   	// #1
  441dbc:	stp	x22, x21, [x0]
  441dc0:	str	w1, [x0, #16]
  441dc4:	stp	x20, x19, [x0, #24]
  441dc8:	ldp	x19, x20, [sp, #16]
  441dcc:	ldp	x21, x22, [sp, #32]
  441dd0:	ldp	x29, x30, [sp], #48
  441dd4:	ret
  441dd8:	stp	x29, x30, [sp, #-48]!
  441ddc:	mov	x29, sp
  441de0:	cbz	x0, 441e98 <ferror@plt+0x3df08>
  441de4:	stp	x19, x20, [sp, #16]
  441de8:	mov	x19, x0
  441dec:	ldr	x0, [x0, #8]
  441df0:	cmp	x0, x1
  441df4:	b.cs	441e24 <ferror@plt+0x3de94>  // b.hs, b.nlast
  441df8:	adrp	x2, 489000 <ferror@plt+0x85070>
  441dfc:	add	x2, x2, #0x740
  441e00:	adrp	x1, 489000 <ferror@plt+0x85070>
  441e04:	add	x1, x1, #0x7a8
  441e08:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441e0c:	add	x0, x0, #0xf78
  441e10:	bl	419d28 <ferror@plt+0x15d98>
  441e14:	mov	x0, #0x0                   	// #0
  441e18:	ldp	x19, x20, [sp, #16]
  441e1c:	ldp	x29, x30, [sp], #48
  441e20:	ret
  441e24:	mov	x20, x2
  441e28:	add	x2, x1, x2
  441e2c:	cmp	x0, x2
  441e30:	b.cc	441e88 <ferror@plt+0x3def8>  // b.lo, b.ul, b.last
  441e34:	mov	x0, x19
  441e38:	str	x21, [sp, #32]
  441e3c:	ldr	x21, [x0], #16
  441e40:	add	x21, x21, x1
  441e44:	ldxr	w1, [x0]
  441e48:	add	w1, w1, #0x1
  441e4c:	stlxr	w2, w1, [x0]
  441e50:	cbnz	w2, 441e44 <ferror@plt+0x3deb4>
  441e54:	mov	x0, #0x28                  	// #40
  441e58:	dmb	ish
  441e5c:	bl	426140 <ferror@plt+0x221b0>
  441e60:	stp	x21, x20, [x0]
  441e64:	mov	w1, #0x1                   	// #1
  441e68:	adrp	x2, 441000 <ferror@plt+0x3d070>
  441e6c:	add	x2, x2, #0xc68
  441e70:	str	w1, [x0, #16]
  441e74:	stp	x2, x19, [x0, #24]
  441e78:	ldp	x19, x20, [sp, #16]
  441e7c:	ldr	x21, [sp, #32]
  441e80:	ldp	x29, x30, [sp], #48
  441e84:	ret
  441e88:	adrp	x2, 489000 <ferror@plt+0x85070>
  441e8c:	adrp	x1, 489000 <ferror@plt+0x85070>
  441e90:	add	x2, x2, #0x758
  441e94:	b	441e04 <ferror@plt+0x3de74>
  441e98:	adrp	x2, 452000 <ferror@plt+0x4e070>
  441e9c:	adrp	x1, 489000 <ferror@plt+0x85070>
  441ea0:	add	x2, x2, #0x3b8
  441ea4:	add	x1, x1, #0x7a8
  441ea8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441eac:	add	x0, x0, #0xf78
  441eb0:	bl	419d28 <ferror@plt+0x15d98>
  441eb4:	mov	x0, #0x0                   	// #0
  441eb8:	ldp	x29, x30, [sp], #48
  441ebc:	ret
  441ec0:	cbz	x0, 441ed8 <ferror@plt+0x3df48>
  441ec4:	cbz	x1, 441ed0 <ferror@plt+0x3df40>
  441ec8:	ldr	x2, [x0, #8]
  441ecc:	str	x2, [x1]
  441ed0:	ldr	x0, [x0]
  441ed4:	ret
  441ed8:	stp	x29, x30, [sp, #-16]!
  441edc:	adrp	x1, 489000 <ferror@plt+0x85070>
  441ee0:	add	x1, x1, #0x7a8
  441ee4:	mov	x29, sp
  441ee8:	add	x1, x1, #0x18
  441eec:	adrp	x2, 452000 <ferror@plt+0x4e070>
  441ef0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441ef4:	add	x2, x2, #0x3b8
  441ef8:	add	x0, x0, #0xf78
  441efc:	bl	419d28 <ferror@plt+0x15d98>
  441f00:	mov	x0, #0x0                   	// #0
  441f04:	ldp	x29, x30, [sp], #16
  441f08:	ret
  441f0c:	nop
  441f10:	cbz	x0, 441f1c <ferror@plt+0x3df8c>
  441f14:	ldr	x0, [x0, #8]
  441f18:	ret
  441f1c:	stp	x29, x30, [sp, #-16]!
  441f20:	adrp	x1, 489000 <ferror@plt+0x85070>
  441f24:	add	x1, x1, #0x7a8
  441f28:	mov	x29, sp
  441f2c:	add	x1, x1, #0x30
  441f30:	adrp	x2, 452000 <ferror@plt+0x4e070>
  441f34:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441f38:	add	x2, x2, #0x3b8
  441f3c:	add	x0, x0, #0xf78
  441f40:	bl	419d28 <ferror@plt+0x15d98>
  441f44:	mov	x0, #0x0                   	// #0
  441f48:	ldp	x29, x30, [sp], #16
  441f4c:	ret
  441f50:	stp	x29, x30, [sp, #-32]!
  441f54:	mov	x29, sp
  441f58:	str	x19, [sp, #16]
  441f5c:	mov	x19, x0
  441f60:	cbz	x0, 441f8c <ferror@plt+0x3dffc>
  441f64:	add	x0, x0, #0x10
  441f68:	ldxr	w1, [x0]
  441f6c:	add	w1, w1, #0x1
  441f70:	stlxr	w2, w1, [x0]
  441f74:	cbnz	w2, 441f68 <ferror@plt+0x3dfd8>
  441f78:	mov	x0, x19
  441f7c:	dmb	ish
  441f80:	ldr	x19, [sp, #16]
  441f84:	ldp	x29, x30, [sp], #32
  441f88:	ret
  441f8c:	adrp	x1, 489000 <ferror@plt+0x85070>
  441f90:	add	x1, x1, #0x7a8
  441f94:	add	x1, x1, #0x48
  441f98:	adrp	x2, 452000 <ferror@plt+0x4e070>
  441f9c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  441fa0:	add	x2, x2, #0x3b8
  441fa4:	add	x0, x0, #0xf78
  441fa8:	bl	419d28 <ferror@plt+0x15d98>
  441fac:	mov	x0, x19
  441fb0:	ldr	x19, [sp, #16]
  441fb4:	ldp	x29, x30, [sp], #32
  441fb8:	ret
  441fbc:	nop
  441fc0:	stp	x29, x30, [sp, #-16]!
  441fc4:	mov	x29, sp
  441fc8:	cbz	x0, 442004 <ferror@plt+0x3e074>
  441fcc:	cbz	x1, 442030 <ferror@plt+0x3e0a0>
  441fd0:	mov	x3, x0
  441fd4:	mov	w0, #0x0                   	// #0
  441fd8:	ldr	x4, [x1, #8]
  441fdc:	ldr	x2, [x3, #8]
  441fe0:	cmp	x2, x4
  441fe4:	b.ne	441ffc <ferror@plt+0x3e06c>  // b.any
  441fe8:	ldr	x1, [x1]
  441fec:	ldr	x0, [x3]
  441ff0:	bl	403ab0 <memcmp@plt>
  441ff4:	cmp	w0, #0x0
  441ff8:	cset	w0, eq  // eq = none
  441ffc:	ldp	x29, x30, [sp], #16
  442000:	ret
  442004:	adrp	x1, 489000 <ferror@plt+0x85070>
  442008:	add	x1, x1, #0x7a8
  44200c:	add	x1, x1, #0x58
  442010:	adrp	x2, 489000 <ferror@plt+0x85070>
  442014:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442018:	add	x2, x2, #0x778
  44201c:	add	x0, x0, #0xf78
  442020:	bl	419d28 <ferror@plt+0x15d98>
  442024:	mov	w0, #0x0                   	// #0
  442028:	ldp	x29, x30, [sp], #16
  44202c:	ret
  442030:	adrp	x1, 489000 <ferror@plt+0x85070>
  442034:	add	x1, x1, #0x7a8
  442038:	add	x1, x1, #0x58
  44203c:	adrp	x2, 489000 <ferror@plt+0x85070>
  442040:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442044:	add	x2, x2, #0x788
  442048:	add	x0, x0, #0xf78
  44204c:	bl	419d28 <ferror@plt+0x15d98>
  442050:	mov	w0, #0x0                   	// #0
  442054:	ldp	x29, x30, [sp], #16
  442058:	ret
  44205c:	nop
  442060:	cbz	x0, 442098 <ferror@plt+0x3e108>
  442064:	mov	x1, x0
  442068:	mov	w0, #0x1505                	// #5381
  44206c:	ldp	x2, x3, [x1]
  442070:	add	x3, x2, x3
  442074:	cmp	x2, x3
  442078:	b.eq	4420cc <ferror@plt+0x3e13c>  // b.none
  44207c:	nop
  442080:	ldrsb	w1, [x2], #1
  442084:	cmp	x3, x2
  442088:	add	w1, w1, w0, lsl #5
  44208c:	add	w0, w0, w1
  442090:	b.ne	442080 <ferror@plt+0x3e0f0>  // b.any
  442094:	ret
  442098:	stp	x29, x30, [sp, #-16]!
  44209c:	adrp	x1, 489000 <ferror@plt+0x85070>
  4420a0:	add	x1, x1, #0x7a8
  4420a4:	mov	x29, sp
  4420a8:	add	x1, x1, #0x68
  4420ac:	adrp	x2, 452000 <ferror@plt+0x4e070>
  4420b0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4420b4:	add	x2, x2, #0x3b8
  4420b8:	add	x0, x0, #0xf78
  4420bc:	bl	419d28 <ferror@plt+0x15d98>
  4420c0:	mov	w0, #0x0                   	// #0
  4420c4:	ldp	x29, x30, [sp], #16
  4420c8:	ret
  4420cc:	ret
  4420d0:	stp	x29, x30, [sp, #-32]!
  4420d4:	mov	x29, sp
  4420d8:	cbz	x0, 44212c <ferror@plt+0x3e19c>
  4420dc:	cbz	x1, 442158 <ferror@plt+0x3e1c8>
  4420e0:	stp	x19, x20, [sp, #16]
  4420e4:	ldr	x19, [x0, #8]
  4420e8:	ldr	x20, [x1, #8]
  4420ec:	ldr	x0, [x0]
  4420f0:	cmp	x20, x19
  4420f4:	ldr	x1, [x1]
  4420f8:	csel	x2, x20, x19, ls  // ls = plast
  4420fc:	bl	403ab0 <memcmp@plt>
  442100:	cbz	w0, 442110 <ferror@plt+0x3e180>
  442104:	ldp	x19, x20, [sp, #16]
  442108:	ldp	x29, x30, [sp], #32
  44210c:	ret
  442110:	cmp	x20, x19
  442114:	mov	w1, #0x1                   	// #1
  442118:	cneg	w1, w1, hi  // hi = pmore
  44211c:	csel	w0, w1, w0, ne  // ne = any
  442120:	ldp	x19, x20, [sp, #16]
  442124:	ldp	x29, x30, [sp], #32
  442128:	ret
  44212c:	adrp	x1, 489000 <ferror@plt+0x85070>
  442130:	add	x1, x1, #0x7a8
  442134:	add	x1, x1, #0x78
  442138:	adrp	x2, 489000 <ferror@plt+0x85070>
  44213c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442140:	add	x2, x2, #0x778
  442144:	add	x0, x0, #0xf78
  442148:	bl	419d28 <ferror@plt+0x15d98>
  44214c:	mov	w0, #0x0                   	// #0
  442150:	ldp	x29, x30, [sp], #32
  442154:	ret
  442158:	adrp	x1, 489000 <ferror@plt+0x85070>
  44215c:	add	x1, x1, #0x7a8
  442160:	add	x1, x1, #0x78
  442164:	adrp	x2, 489000 <ferror@plt+0x85070>
  442168:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44216c:	add	x2, x2, #0x788
  442170:	add	x0, x0, #0xf78
  442174:	bl	419d28 <ferror@plt+0x15d98>
  442178:	mov	w0, #0x0                   	// #0
  44217c:	ldp	x29, x30, [sp], #32
  442180:	ret
  442184:	nop
  442188:	stp	x29, x30, [sp, #-48]!
  44218c:	mov	x29, sp
  442190:	str	x21, [sp, #32]
  442194:	cbz	x0, 442220 <ferror@plt+0x3e290>
  442198:	stp	x19, x20, [sp, #16]
  44219c:	mov	x20, x1
  4421a0:	cbz	x1, 442254 <ferror@plt+0x3e2c4>
  4421a4:	mov	x19, x0
  4421a8:	adrp	x0, 417000 <ferror@plt+0x13070>
  4421ac:	add	x0, x0, #0xd40
  4421b0:	ldr	x1, [x19, #24]
  4421b4:	cmp	x1, x0
  4421b8:	ldr	x0, [x19]
  4421bc:	b.ne	4421d8 <ferror@plt+0x3e248>  // b.any
  4421c0:	cbz	x0, 4421d8 <ferror@plt+0x3e248>
  4421c4:	dmb	ish
  4421c8:	ldr	w0, [x19, #16]
  4421cc:	cmp	w0, #0x1
  4421d0:	b.eq	44228c <ferror@plt+0x3e2fc>  // b.none
  4421d4:	ldr	x0, [x19]
  4421d8:	ldr	w1, [x19, #8]
  4421dc:	bl	427ad0 <ferror@plt+0x23b40>
  4421e0:	mov	x21, x0
  4421e4:	add	x0, x19, #0x10
  4421e8:	ldr	x1, [x19, #8]
  4421ec:	str	x1, [x20]
  4421f0:	ldxr	w1, [x0]
  4421f4:	sub	w2, w1, #0x1
  4421f8:	stlxr	w3, w2, [x0]
  4421fc:	cbnz	w3, 4421f0 <ferror@plt+0x3e260>
  442200:	dmb	ish
  442204:	cmp	w1, #0x1
  442208:	b.eq	4422a8 <ferror@plt+0x3e318>  // b.none
  44220c:	ldp	x19, x20, [sp, #16]
  442210:	mov	x0, x21
  442214:	ldr	x21, [sp, #32]
  442218:	ldp	x29, x30, [sp], #48
  44221c:	ret
  442220:	adrp	x1, 489000 <ferror@plt+0x85070>
  442224:	add	x1, x1, #0x7a8
  442228:	add	x1, x1, #0x88
  44222c:	mov	x21, #0x0                   	// #0
  442230:	adrp	x2, 452000 <ferror@plt+0x4e070>
  442234:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442238:	add	x2, x2, #0x3b8
  44223c:	add	x0, x0, #0xf78
  442240:	bl	419d28 <ferror@plt+0x15d98>
  442244:	mov	x0, x21
  442248:	ldr	x21, [sp, #32]
  44224c:	ldp	x29, x30, [sp], #48
  442250:	ret
  442254:	adrp	x1, 489000 <ferror@plt+0x85070>
  442258:	add	x1, x1, #0x7a8
  44225c:	add	x1, x1, #0x88
  442260:	mov	x21, #0x0                   	// #0
  442264:	adrp	x2, 489000 <ferror@plt+0x85070>
  442268:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44226c:	add	x2, x2, #0x798
  442270:	add	x0, x0, #0xf78
  442274:	bl	419d28 <ferror@plt+0x15d98>
  442278:	mov	x0, x21
  44227c:	ldp	x19, x20, [sp, #16]
  442280:	ldr	x21, [sp, #32]
  442284:	ldp	x29, x30, [sp], #48
  442288:	ret
  44228c:	ldp	x21, x0, [x19]
  442290:	str	x0, [x20]
  442294:	mov	x1, x19
  442298:	mov	x0, #0x28                  	// #40
  44229c:	bl	426730 <ferror@plt+0x227a0>
  4422a0:	cbnz	x21, 44220c <ferror@plt+0x3e27c>
  4422a4:	b	4421d4 <ferror@plt+0x3e244>
  4422a8:	ldr	x1, [x19, #24]
  4422ac:	cbz	x1, 4422b8 <ferror@plt+0x3e328>
  4422b0:	ldr	x0, [x19, #32]
  4422b4:	blr	x1
  4422b8:	mov	x1, x19
  4422bc:	mov	x0, #0x28                  	// #40
  4422c0:	bl	426730 <ferror@plt+0x227a0>
  4422c4:	ldp	x19, x20, [sp, #16]
  4422c8:	b	442210 <ferror@plt+0x3e280>
  4422cc:	nop
  4422d0:	stp	x29, x30, [sp, #-48]!
  4422d4:	mov	x29, sp
  4422d8:	cbz	x0, 442360 <ferror@plt+0x3e3d0>
  4422dc:	stp	x19, x20, [sp, #16]
  4422e0:	mov	x19, x0
  4422e4:	adrp	x0, 417000 <ferror@plt+0x13070>
  4422e8:	add	x0, x0, #0xd40
  4422ec:	ldr	x1, [x19, #24]
  4422f0:	cmp	x1, x0
  4422f4:	ldr	x0, [x19]
  4422f8:	str	x21, [sp, #32]
  4422fc:	b.ne	442318 <ferror@plt+0x3e388>  // b.any
  442300:	cbz	x0, 442318 <ferror@plt+0x3e388>
  442304:	dmb	ish
  442308:	ldr	w0, [x19, #16]
  44230c:	cmp	w0, #0x1
  442310:	b.eq	44238c <ferror@plt+0x3e3fc>  // b.none
  442314:	ldr	x0, [x19]
  442318:	ldr	w1, [x19, #8]
  44231c:	bl	427ad0 <ferror@plt+0x23b40>
  442320:	mov	x20, x0
  442324:	ldr	x21, [x19, #8]
  442328:	add	x0, x19, #0x10
  44232c:	ldxr	w1, [x0]
  442330:	sub	w2, w1, #0x1
  442334:	stlxr	w3, w2, [x0]
  442338:	cbnz	w3, 44232c <ferror@plt+0x3e39c>
  44233c:	dmb	ish
  442340:	cmp	w1, #0x1
  442344:	b.eq	4423a4 <ferror@plt+0x3e414>  // b.none
  442348:	mov	x1, x21
  44234c:	mov	x0, x20
  442350:	ldp	x19, x20, [sp, #16]
  442354:	ldr	x21, [sp, #32]
  442358:	ldp	x29, x30, [sp], #48
  44235c:	b	441178 <ferror@plt+0x3d1e8>
  442360:	adrp	x1, 489000 <ferror@plt+0x85070>
  442364:	add	x1, x1, #0x7a8
  442368:	add	x1, x1, #0xa0
  44236c:	adrp	x2, 452000 <ferror@plt+0x4e070>
  442370:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442374:	add	x2, x2, #0x3b8
  442378:	add	x0, x0, #0xf78
  44237c:	bl	419d28 <ferror@plt+0x15d98>
  442380:	mov	x0, #0x0                   	// #0
  442384:	ldp	x29, x30, [sp], #48
  442388:	ret
  44238c:	ldp	x20, x21, [x19]
  442390:	mov	x1, x19
  442394:	mov	x0, #0x28                  	// #40
  442398:	bl	426730 <ferror@plt+0x227a0>
  44239c:	cbnz	x20, 442348 <ferror@plt+0x3e3b8>
  4423a0:	b	442314 <ferror@plt+0x3e384>
  4423a4:	ldr	x1, [x19, #24]
  4423a8:	cbz	x1, 4423b4 <ferror@plt+0x3e424>
  4423ac:	ldr	x0, [x19, #32]
  4423b0:	blr	x1
  4423b4:	mov	x1, x19
  4423b8:	mov	x0, #0x28                  	// #40
  4423bc:	bl	426730 <ferror@plt+0x227a0>
  4423c0:	b	442348 <ferror@plt+0x3e3b8>
  4423c4:	nop
  4423c8:	stp	x29, x30, [sp, #-32]!
  4423cc:	mov	x29, sp
  4423d0:	str	x19, [sp, #16]
  4423d4:	mov	x19, x0
  4423d8:	ldr	x0, [x0, #8]
  4423dc:	bl	417d40 <ferror@plt+0x13db0>
  4423e0:	ldr	x0, [x19, #16]
  4423e4:	bl	417d40 <ferror@plt+0x13db0>
  4423e8:	mov	x0, x19
  4423ec:	ldr	x19, [sp, #16]
  4423f0:	ldp	x29, x30, [sp], #32
  4423f4:	b	417d40 <ferror@plt+0x13db0>
  4423f8:	cbz	x1, 4425b0 <ferror@plt+0x3e620>
  4423fc:	stp	x29, x30, [sp, #-112]!
  442400:	mov	x29, sp
  442404:	stp	x19, x20, [sp, #16]
  442408:	mov	x19, x1
  44240c:	mov	w1, #0x5f                  	// #95
  442410:	stp	x21, x22, [sp, #32]
  442414:	mov	x22, x0
  442418:	mov	x0, x19
  44241c:	stp	x23, x24, [sp, #48]
  442420:	stp	x25, x26, [sp, #64]
  442424:	stp	x27, x28, [sp, #80]
  442428:	bl	403c40 <strchr@plt>
  44242c:	cmp	x0, #0x0
  442430:	csel	x23, x0, x19, ne  // ne = any
  442434:	mov	w1, #0x2e                  	// #46
  442438:	mov	x20, x0
  44243c:	mov	x0, x23
  442440:	bl	403c40 <strchr@plt>
  442444:	cmp	x0, #0x0
  442448:	mov	x21, x0
  44244c:	mov	w1, #0x40                  	// #64
  442450:	csel	x0, x23, x0, eq  // eq = none
  442454:	bl	403c40 <strchr@plt>
  442458:	mov	x24, x0
  44245c:	cbz	x0, 442548 <ferror@plt+0x3e5b8>
  442460:	bl	427a88 <ferror@plt+0x23af8>
  442464:	mov	w28, #0x5                   	// #5
  442468:	mov	x23, x0
  44246c:	mov	w26, #0x4                   	// #4
  442470:	cbz	x21, 442564 <ferror@plt+0x3e5d4>
  442474:	sub	x1, x24, x21
  442478:	mov	x0, x21
  44247c:	mov	x24, x21
  442480:	bl	427b18 <ferror@plt+0x23b88>
  442484:	mov	x21, x0
  442488:	cbz	x20, 44256c <ferror@plt+0x3e5dc>
  44248c:	sub	x1, x24, x20
  442490:	mov	x0, x20
  442494:	orr	w25, w28, #0x2
  442498:	bl	427b18 <ferror@plt+0x23b88>
  44249c:	and	w26, w28, #0x4
  4424a0:	mov	x24, x0
  4424a4:	mov	w0, #0x2                   	// #2
  4424a8:	str	w0, [sp, #108]
  4424ac:	sub	x1, x20, x19
  4424b0:	mov	x0, x19
  4424b4:	adrp	x20, 44b000 <ferror@plt+0x47070>
  4424b8:	bl	427b18 <ferror@plt+0x23b88>
  4424bc:	mvn	w28, w25
  4424c0:	mov	x27, x0
  4424c4:	add	x20, x20, #0xc80
  4424c8:	mov	w19, w25
  4424cc:	nop
  4424d0:	tst	w19, w28
  4424d4:	mov	x4, #0x0                   	// #0
  4424d8:	b.ne	442508 <ferror@plt+0x3e578>  // b.any
  4424dc:	tst	x19, #0x2
  4424e0:	mov	x0, x27
  4424e4:	csel	x1, x20, x24, eq  // eq = none
  4424e8:	tst	x19, #0x1
  4424ec:	csel	x2, x20, x21, eq  // eq = none
  4424f0:	tst	x19, #0x4
  4424f4:	csel	x3, x20, x23, eq  // eq = none
  4424f8:	bl	427cd8 <ferror@plt+0x23d48>
  4424fc:	mov	x1, x0
  442500:	mov	x0, x22
  442504:	bl	440f00 <ferror@plt+0x3cf70>
  442508:	sub	w19, w19, #0x1
  44250c:	cmn	w19, #0x1
  442510:	b.ne	4424d0 <ferror@plt+0x3e540>  // b.any
  442514:	mov	x0, x27
  442518:	bl	417d40 <ferror@plt+0x13db0>
  44251c:	tbnz	w25, #0, 4425cc <ferror@plt+0x3e63c>
  442520:	ldr	w0, [sp, #108]
  442524:	cbnz	w0, 442584 <ferror@plt+0x3e5f4>
  442528:	cbnz	w26, 442590 <ferror@plt+0x3e600>
  44252c:	ldp	x19, x20, [sp, #16]
  442530:	ldp	x21, x22, [sp, #32]
  442534:	ldp	x23, x24, [sp, #48]
  442538:	ldp	x25, x26, [sp, #64]
  44253c:	ldp	x27, x28, [sp, #80]
  442540:	ldp	x29, x30, [sp], #112
  442544:	ret
  442548:	mov	x0, x19
  44254c:	mov	x23, #0x0                   	// #0
  442550:	bl	4034d0 <strlen@plt>
  442554:	mov	w28, #0x1                   	// #1
  442558:	add	x24, x19, x0
  44255c:	mov	w26, #0x0                   	// #0
  442560:	cbnz	x21, 442474 <ferror@plt+0x3e4e4>
  442564:	mov	w28, w26
  442568:	cbnz	x20, 44248c <ferror@plt+0x3e4fc>
  44256c:	mov	x20, x24
  442570:	and	w0, w28, #0x2
  442574:	mov	w25, w28
  442578:	mov	x24, #0x0                   	// #0
  44257c:	str	w0, [sp, #108]
  442580:	b	4424ac <ferror@plt+0x3e51c>
  442584:	mov	x0, x24
  442588:	bl	417d40 <ferror@plt+0x13db0>
  44258c:	cbz	w26, 44252c <ferror@plt+0x3e59c>
  442590:	mov	x0, x23
  442594:	ldp	x19, x20, [sp, #16]
  442598:	ldp	x21, x22, [sp, #32]
  44259c:	ldp	x23, x24, [sp, #48]
  4425a0:	ldp	x25, x26, [sp, #64]
  4425a4:	ldp	x27, x28, [sp, #80]
  4425a8:	ldp	x29, x30, [sp], #112
  4425ac:	b	417d40 <ferror@plt+0x13db0>
  4425b0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4425b4:	adrp	x1, 489000 <ferror@plt+0x85070>
  4425b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4425bc:	add	x2, x2, #0x860
  4425c0:	add	x1, x1, #0x910
  4425c4:	add	x0, x0, #0xf78
  4425c8:	b	419d28 <ferror@plt+0x15d98>
  4425cc:	mov	x0, x21
  4425d0:	bl	417d40 <ferror@plt+0x13db0>
  4425d4:	b	442520 <ferror@plt+0x3e590>
  4425d8:	stp	x29, x30, [sp, #-32]!
  4425dc:	mov	x29, sp
  4425e0:	str	x19, [sp, #16]
  4425e4:	mov	x19, x0
  4425e8:	ldr	x0, [x0]
  4425ec:	bl	417d40 <ferror@plt+0x13db0>
  4425f0:	ldr	x0, [x19, #8]
  4425f4:	bl	429b98 <ferror@plt+0x25c08>
  4425f8:	mov	x0, x19
  4425fc:	ldr	x19, [sp, #16]
  442600:	ldp	x29, x30, [sp], #32
  442604:	b	417d40 <ferror@plt+0x13db0>
  442608:	stp	x29, x30, [sp, #-80]!
  44260c:	mov	x29, sp
  442610:	stp	x19, x20, [sp, #16]
  442614:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  442618:	add	x20, x20, #0x78
  44261c:	stp	x21, x22, [sp, #32]
  442620:	mov	x22, x0
  442624:	mov	x0, x20
  442628:	bl	43b8c0 <ferror@plt+0x37930>
  44262c:	ldr	x0, [x20, #8]
  442630:	cbz	x0, 442654 <ferror@plt+0x3e6c4>
  442634:	mov	x0, x20
  442638:	bl	43b990 <ferror@plt+0x37a00>
  44263c:	mov	x1, x22
  442640:	ldr	x0, [x20, #8]
  442644:	ldp	x19, x20, [sp, #16]
  442648:	ldp	x21, x22, [sp, #32]
  44264c:	ldp	x29, x30, [sp], #80
  442650:	b	40d588 <ferror@plt+0x95f8>
  442654:	adrp	x1, 40e000 <ferror@plt+0xa070>
  442658:	add	x1, x1, #0x9a0
  44265c:	adrp	x0, 40e000 <ferror@plt+0xa070>
  442660:	add	x0, x0, #0x9c0
  442664:	bl	40ccf0 <ferror@plt+0x8d60>
  442668:	str	x0, [x20, #8]
  44266c:	bl	44aee8 <ferror@plt+0x46f58>
  442670:	mov	x21, x0
  442674:	ldrb	w0, [x0]
  442678:	cbz	w0, 442634 <ferror@plt+0x3e6a4>
  44267c:	stp	x23, x24, [sp, #48]
  442680:	stp	x25, x26, [sp, #64]
  442684:	b	4426bc <ferror@plt+0x3e72c>
  442688:	mov	x25, #0x8                   	// #8
  44268c:	mov	x26, #0x0                   	// #0
  442690:	mov	x1, #0x2                   	// #2
  442694:	mov	x2, #0x8                   	// #8
  442698:	bl	417f80 <ferror@plt+0x13ff0>
  44269c:	str	x23, [x0, x26]
  4426a0:	mov	x2, x0
  4426a4:	str	xzr, [x0, x25]
  4426a8:	mov	x1, x19
  4426ac:	ldr	x0, [x20, #8]
  4426b0:	bl	40d8a8 <ferror@plt+0x9918>
  4426b4:	ldrb	w0, [x19, x24]
  4426b8:	cbz	w0, 442724 <ferror@plt+0x3e794>
  4426bc:	mov	x0, x21
  4426c0:	bl	4034d0 <strlen@plt>
  4426c4:	add	x19, x0, #0x1
  4426c8:	mov	x23, x21
  4426cc:	add	x19, x21, x19
  4426d0:	mov	x0, x19
  4426d4:	bl	4034d0 <strlen@plt>
  4426d8:	add	x24, x0, #0x1
  4426dc:	mov	x1, x19
  4426e0:	ldr	x0, [x20, #8]
  4426e4:	add	x21, x19, x24
  4426e8:	bl	40d588 <ferror@plt+0x95f8>
  4426ec:	cbz	x0, 442688 <ferror@plt+0x3e6f8>
  4426f0:	ldr	x1, [x0]
  4426f4:	cbz	x1, 442688 <ferror@plt+0x3e6f8>
  4426f8:	sub	x4, x0, #0x8
  4426fc:	mov	x2, #0x1                   	// #1
  442700:	mov	w1, w2
  442704:	lsl	x26, x2, #3
  442708:	add	x2, x2, #0x1
  44270c:	ldr	x3, [x4, x2, lsl #3]
  442710:	cbnz	x3, 442700 <ferror@plt+0x3e770>
  442714:	add	w1, w1, #0x2
  442718:	lsl	x25, x2, #3
  44271c:	sxtw	x1, w1
  442720:	b	442694 <ferror@plt+0x3e704>
  442724:	mov	x0, x20
  442728:	ldp	x23, x24, [sp, #48]
  44272c:	ldp	x25, x26, [sp, #64]
  442730:	bl	43b990 <ferror@plt+0x37a00>
  442734:	mov	x1, x22
  442738:	ldr	x0, [x20, #8]
  44273c:	ldp	x19, x20, [sp, #16]
  442740:	ldp	x21, x22, [sp, #32]
  442744:	ldp	x29, x30, [sp], #80
  442748:	b	40d588 <ferror@plt+0x95f8>
  44274c:	nop
  442750:	stp	x29, x30, [sp, #-64]!
  442754:	mov	x29, sp
  442758:	stp	x19, x20, [sp, #16]
  44275c:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  442760:	add	x20, x20, #0x900
  442764:	stp	x21, x22, [sp, #32]
  442768:	str	x23, [sp, #48]
  44276c:	mov	x23, x0
  442770:	mov	x0, x20
  442774:	bl	43c728 <ferror@plt+0x38798>
  442778:	mov	x19, x0
  44277c:	cbz	x0, 442890 <ferror@plt+0x3e900>
  442780:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  442784:	add	x21, x21, #0x78
  442788:	mov	x0, x21
  44278c:	bl	43b8c0 <ferror@plt+0x37930>
  442790:	bl	44af00 <ferror@plt+0x46f70>
  442794:	mov	x22, x0
  442798:	mov	x0, x21
  44279c:	bl	43b990 <ferror@plt+0x37a00>
  4427a0:	ldr	x20, [x19, #8]
  4427a4:	cbz	x20, 4427dc <ferror@plt+0x3e84c>
  4427a8:	mov	x1, x22
  4427ac:	mov	x0, x20
  4427b0:	bl	403ad0 <strcmp@plt>
  4427b4:	cbnz	w0, 4427dc <ferror@plt+0x3e84c>
  4427b8:	cbz	x23, 4427c4 <ferror@plt+0x3e834>
  4427bc:	ldr	x0, [x19, #16]
  4427c0:	str	x0, [x23]
  4427c4:	ldr	w0, [x19]
  4427c8:	ldp	x19, x20, [sp, #16]
  4427cc:	ldp	x21, x22, [sp, #32]
  4427d0:	ldr	x23, [sp, #48]
  4427d4:	ldp	x29, x30, [sp], #64
  4427d8:	ret
  4427dc:	mov	x0, x20
  4427e0:	bl	417d40 <ferror@plt+0x13db0>
  4427e4:	ldr	x0, [x19, #16]
  4427e8:	bl	417d40 <ferror@plt+0x13db0>
  4427ec:	mov	x0, x22
  4427f0:	bl	427a88 <ferror@plt+0x23af8>
  4427f4:	str	x0, [x19, #8]
  4427f8:	adrp	x0, 489000 <ferror@plt+0x85070>
  4427fc:	add	x0, x0, #0x880
  442800:	bl	4094c8 <ferror@plt+0x5538>
  442804:	mov	x20, x0
  442808:	cbz	x0, 44283c <ferror@plt+0x3e8ac>
  44280c:	ldrb	w1, [x0]
  442810:	cbz	w1, 44283c <ferror@plt+0x3e8ac>
  442814:	adrp	x1, 450000 <ferror@plt+0x4c070>
  442818:	add	x1, x1, #0xc0
  44281c:	bl	403dd0 <strstr@plt>
  442820:	cmp	x0, #0x0
  442824:	cset	w0, ne  // ne = any
  442828:	str	w0, [x19]
  44282c:	mov	x0, x20
  442830:	bl	427a88 <ferror@plt+0x23af8>
  442834:	str	x0, [x19, #16]
  442838:	b	4427b8 <ferror@plt+0x3e828>
  44283c:	mov	x0, x21
  442840:	bl	43b8c0 <ferror@plt+0x37930>
  442844:	mov	x0, x22
  442848:	bl	44af08 <ferror@plt+0x46f78>
  44284c:	mov	x20, x0
  442850:	mov	x0, x21
  442854:	bl	43b990 <ferror@plt+0x37a00>
  442858:	cbz	x20, 4428ac <ferror@plt+0x3e91c>
  44285c:	ldrb	w0, [x20]
  442860:	cbz	w0, 442880 <ferror@plt+0x3e8f0>
  442864:	mov	x0, x20
  442868:	adrp	x1, 450000 <ferror@plt+0x4c070>
  44286c:	add	x1, x1, #0xc0
  442870:	bl	403dd0 <strstr@plt>
  442874:	cmp	x0, #0x0
  442878:	cset	w0, ne  // ne = any
  44287c:	b	442828 <ferror@plt+0x3e898>
  442880:	adrp	x20, 489000 <ferror@plt+0x85070>
  442884:	mov	w0, #0x0                   	// #0
  442888:	add	x20, x20, #0x870
  44288c:	b	442828 <ferror@plt+0x3e898>
  442890:	mov	x0, #0x18                  	// #24
  442894:	bl	417c60 <ferror@plt+0x13cd0>
  442898:	mov	x19, x0
  44289c:	mov	x0, x20
  4428a0:	mov	x1, x19
  4428a4:	bl	43c758 <ferror@plt+0x387c8>
  4428a8:	b	442780 <ferror@plt+0x3e7f0>
  4428ac:	adrp	x20, 489000 <ferror@plt+0x85070>
  4428b0:	mov	w0, #0x0                   	// #0
  4428b4:	add	x20, x20, #0x870
  4428b8:	b	442828 <ferror@plt+0x3e898>
  4428bc:	nop
  4428c0:	stp	x29, x30, [sp, #-32]!
  4428c4:	mov	x29, sp
  4428c8:	add	x0, sp, #0x18
  4428cc:	bl	442750 <ferror@plt+0x3e7c0>
  4428d0:	ldr	x0, [sp, #24]
  4428d4:	bl	427a88 <ferror@plt+0x23af8>
  4428d8:	ldp	x29, x30, [sp], #32
  4428dc:	ret
  4428e0:	stp	x29, x30, [sp, #-32]!
  4428e4:	mov	x29, sp
  4428e8:	cbz	x0, 442928 <ferror@plt+0x3e998>
  4428ec:	str	x19, [sp, #16]
  4428f0:	mov	x19, x0
  4428f4:	mov	w0, #0x8                   	// #8
  4428f8:	bl	440390 <ferror@plt+0x3c400>
  4428fc:	mov	x1, x19
  442900:	mov	x19, x0
  442904:	bl	4423f8 <ferror@plt+0x3e468>
  442908:	mov	x0, x19
  44290c:	mov	x1, #0x0                   	// #0
  442910:	bl	440f00 <ferror@plt+0x3cf70>
  442914:	mov	x0, x19
  442918:	mov	w1, #0x0                   	// #0
  44291c:	ldr	x19, [sp, #16]
  442920:	ldp	x29, x30, [sp], #32
  442924:	b	440720 <ferror@plt+0x3c790>
  442928:	adrp	x1, 489000 <ferror@plt+0x85070>
  44292c:	add	x1, x1, #0x910
  442930:	add	x1, x1, #0x18
  442934:	adrp	x2, 489000 <ferror@plt+0x85070>
  442938:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44293c:	add	x2, x2, #0x860
  442940:	add	x0, x0, #0xf78
  442944:	bl	419d28 <ferror@plt+0x15d98>
  442948:	mov	x0, #0x0                   	// #0
  44294c:	ldp	x29, x30, [sp], #32
  442950:	ret
  442954:	nop
  442958:	stp	x29, x30, [sp, #-368]!
  44295c:	mov	x29, sp
  442960:	stp	x19, x20, [sp, #16]
  442964:	adrp	x19, 4ac000 <ferror@plt+0xa8070>
  442968:	add	x19, x19, #0x900
  44296c:	add	x19, x19, #0x20
  442970:	stp	x23, x24, [sp, #48]
  442974:	mov	x0, x19
  442978:	bl	43c728 <ferror@plt+0x38798>
  44297c:	mov	x24, x0
  442980:	cbz	x0, 442cc4 <ferror@plt+0x3ed34>
  442984:	adrp	x0, 489000 <ferror@plt+0x85070>
  442988:	add	x0, x0, #0x888
  44298c:	bl	4094c8 <ferror@plt+0x5538>
  442990:	mov	x19, x0
  442994:	cbz	x0, 4429a0 <ferror@plt+0x3ea10>
  442998:	ldrb	w0, [x0]
  44299c:	cbnz	w0, 442a00 <ferror@plt+0x3ea70>
  4429a0:	adrp	x0, 489000 <ferror@plt+0x85070>
  4429a4:	add	x0, x0, #0x898
  4429a8:	bl	4094c8 <ferror@plt+0x5538>
  4429ac:	mov	x19, x0
  4429b0:	cbz	x0, 4429bc <ferror@plt+0x3ea2c>
  4429b4:	ldrb	w0, [x0]
  4429b8:	cbnz	w0, 442a00 <ferror@plt+0x3ea70>
  4429bc:	adrp	x0, 489000 <ferror@plt+0x85070>
  4429c0:	add	x0, x0, #0x8a0
  4429c4:	bl	4094c8 <ferror@plt+0x5538>
  4429c8:	mov	x19, x0
  4429cc:	cbz	x0, 4429d8 <ferror@plt+0x3ea48>
  4429d0:	ldrb	w0, [x0]
  4429d4:	cbnz	w0, 442a00 <ferror@plt+0x3ea70>
  4429d8:	adrp	x0, 489000 <ferror@plt+0x85070>
  4429dc:	add	x0, x0, #0x8b0
  4429e0:	bl	4094c8 <ferror@plt+0x5538>
  4429e4:	mov	x19, x0
  4429e8:	cbz	x0, 442ce0 <ferror@plt+0x3ed50>
  4429ec:	ldrb	w1, [x0]
  4429f0:	adrp	x0, 451000 <ferror@plt+0x4d070>
  4429f4:	add	x0, x0, #0x880
  4429f8:	cmp	w1, #0x0
  4429fc:	csel	x19, x0, x19, eq  // eq = none
  442a00:	ldr	x20, [x24]
  442a04:	cbz	x20, 442a18 <ferror@plt+0x3ea88>
  442a08:	mov	x1, x19
  442a0c:	mov	x0, x20
  442a10:	bl	403ad0 <strcmp@plt>
  442a14:	cbz	w0, 442c94 <ferror@plt+0x3ed04>
  442a18:	mov	x0, x20
  442a1c:	stp	x21, x22, [sp, #32]
  442a20:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  442a24:	stp	x25, x26, [sp, #64]
  442a28:	bl	417d40 <ferror@plt+0x13db0>
  442a2c:	add	x20, x20, #0x78
  442a30:	ldr	x0, [x24, #8]
  442a34:	bl	429b98 <ferror@plt+0x25c08>
  442a38:	mov	x0, x19
  442a3c:	bl	427a88 <ferror@plt+0x23af8>
  442a40:	str	x0, [x24]
  442a44:	mov	w0, #0x8                   	// #8
  442a48:	bl	440390 <ferror@plt+0x3c400>
  442a4c:	mov	x23, x0
  442a50:	adrp	x1, 450000 <ferror@plt+0x4c070>
  442a54:	mov	x0, x19
  442a58:	add	x1, x1, #0x110
  442a5c:	mov	w2, #0x0                   	// #0
  442a60:	bl	4296f8 <ferror@plt+0x25768>
  442a64:	mov	x25, x0
  442a68:	ldr	x19, [x0]
  442a6c:	mov	x21, x0
  442a70:	cbz	x19, 442adc <ferror@plt+0x3eb4c>
  442a74:	adrp	x26, 40e000 <ferror@plt+0xa070>
  442a78:	add	x26, x26, #0x9c0
  442a7c:	stp	x27, x28, [sp, #80]
  442a80:	adrp	x27, 40e000 <ferror@plt+0xa070>
  442a84:	add	x27, x27, #0x9a0
  442a88:	ldr	x0, [x20, #16]
  442a8c:	cbz	x0, 442b30 <ferror@plt+0x3eba0>
  442a90:	mov	w28, #0x1f                  	// #31
  442a94:	b	442ab4 <ferror@plt+0x3eb24>
  442a98:	mov	x1, x19
  442a9c:	bl	403ad0 <strcmp@plt>
  442aa0:	cbz	w0, 442ac4 <ferror@plt+0x3eb34>
  442aa4:	subs	w28, w28, #0x1
  442aa8:	b.eq	442c68 <ferror@plt+0x3ecd8>  // b.none
  442aac:	ldr	x0, [x20, #16]
  442ab0:	mov	x19, x22
  442ab4:	mov	x1, x19
  442ab8:	bl	40d588 <ferror@plt+0x95f8>
  442abc:	mov	x22, x0
  442ac0:	cbnz	x0, 442a98 <ferror@plt+0x3eb08>
  442ac4:	mov	x1, x19
  442ac8:	mov	x0, x23
  442acc:	bl	4423f8 <ferror@plt+0x3e468>
  442ad0:	ldr	x19, [x21, #8]!
  442ad4:	cbnz	x19, 442a88 <ferror@plt+0x3eaf8>
  442ad8:	ldp	x27, x28, [sp, #80]
  442adc:	mov	x0, x25
  442ae0:	bl	429b98 <ferror@plt+0x25c08>
  442ae4:	adrp	x0, 451000 <ferror@plt+0x4d070>
  442ae8:	add	x0, x0, #0x880
  442aec:	bl	427a88 <ferror@plt+0x23af8>
  442af0:	mov	x1, x0
  442af4:	mov	x0, x23
  442af8:	bl	440f00 <ferror@plt+0x3cf70>
  442afc:	mov	x0, x23
  442b00:	mov	x1, #0x0                   	// #0
  442b04:	bl	440f00 <ferror@plt+0x3cf70>
  442b08:	mov	x0, x23
  442b0c:	mov	w1, #0x0                   	// #0
  442b10:	bl	440720 <ferror@plt+0x3c790>
  442b14:	ldp	x21, x22, [sp, #32]
  442b18:	ldp	x25, x26, [sp, #64]
  442b1c:	str	x0, [x24, #8]
  442b20:	ldp	x19, x20, [sp, #16]
  442b24:	ldp	x23, x24, [sp, #48]
  442b28:	ldp	x29, x30, [sp], #368
  442b2c:	ret
  442b30:	mov	x1, x27
  442b34:	mov	x0, x26
  442b38:	bl	40ccf0 <ferror@plt+0x8d60>
  442b3c:	mov	x2, x0
  442b40:	adrp	x1, 451000 <ferror@plt+0x4d070>
  442b44:	adrp	x0, 489000 <ferror@plt+0x85070>
  442b48:	add	x1, x1, #0x6f8
  442b4c:	add	x0, x0, #0x8b8
  442b50:	str	x2, [x20, #16]
  442b54:	bl	403780 <fopen@plt>
  442b58:	mov	x22, x0
  442b5c:	cbz	x0, 442c60 <ferror@plt+0x3ecd0>
  442b60:	mov	x2, x22
  442b64:	add	x0, sp, #0x70
  442b68:	mov	w1, #0x100                 	// #256
  442b6c:	bl	403f50 <fgets@plt>
  442b70:	cbz	x0, 442c58 <ferror@plt+0x3ecc8>
  442b74:	add	x0, sp, #0x70
  442b78:	bl	4295c8 <ferror@plt+0x25638>
  442b7c:	bl	429668 <ferror@plt+0x256d8>
  442b80:	ldrb	w1, [sp, #112]
  442b84:	cmp	w1, #0x23
  442b88:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  442b8c:	b.eq	442b60 <ferror@plt+0x3ebd0>  // b.none
  442b90:	add	x28, sp, #0x70
  442b94:	b	442b9c <ferror@plt+0x3ec0c>
  442b98:	cbz	w1, 442b60 <ferror@plt+0x3ebd0>
  442b9c:	cmp	w1, #0x20
  442ba0:	mov	x2, x28
  442ba4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  442ba8:	add	x28, x28, #0x1
  442bac:	cset	w0, eq  // eq = none
  442bb0:	cmp	w1, #0x3a
  442bb4:	csinc	w0, w0, wzr, ne  // ne = any
  442bb8:	ldrb	w1, [x28]
  442bbc:	cbz	w0, 442b98 <ferror@plt+0x3ec08>
  442bc0:	strb	wzr, [x2]
  442bc4:	cmp	w1, #0x20
  442bc8:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  442bcc:	b.ne	442be0 <ferror@plt+0x3ec50>  // b.any
  442bd0:	ldrb	w1, [x28, #1]!
  442bd4:	cmp	w1, #0x20
  442bd8:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  442bdc:	b.eq	442bd0 <ferror@plt+0x3ec40>  // b.none
  442be0:	mov	x0, x28
  442be4:	cbz	w1, 442b60 <ferror@plt+0x3ebd0>
  442be8:	b	442bf4 <ferror@plt+0x3ec64>
  442bec:	ldrb	w1, [x0, #1]!
  442bf0:	cbz	w1, 442c04 <ferror@plt+0x3ec74>
  442bf4:	cmp	w1, #0x20
  442bf8:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  442bfc:	b.ne	442bec <ferror@plt+0x3ec5c>  // b.any
  442c00:	strb	wzr, [x0]
  442c04:	ldr	x0, [x20, #16]
  442c08:	add	x1, sp, #0x70
  442c0c:	bl	40d588 <ferror@plt+0x95f8>
  442c10:	cbnz	x0, 442b60 <ferror@plt+0x3ebd0>
  442c14:	ldr	x3, [x20, #16]
  442c18:	add	x0, sp, #0x70
  442c1c:	str	x3, [sp, #104]
  442c20:	bl	427a88 <ferror@plt+0x23af8>
  442c24:	mov	x1, x0
  442c28:	mov	x0, x28
  442c2c:	str	x1, [sp, #96]
  442c30:	bl	427a88 <ferror@plt+0x23af8>
  442c34:	mov	x2, x0
  442c38:	ldp	x1, x3, [sp, #96]
  442c3c:	mov	x0, x3
  442c40:	bl	40d8a8 <ferror@plt+0x9918>
  442c44:	mov	x2, x22
  442c48:	add	x0, sp, #0x70
  442c4c:	mov	w1, #0x100                 	// #256
  442c50:	bl	403f50 <fgets@plt>
  442c54:	cbnz	x0, 442b74 <ferror@plt+0x3ebe4>
  442c58:	mov	x0, x22
  442c5c:	bl	403740 <fclose@plt>
  442c60:	ldr	x0, [x20, #16]
  442c64:	b	442a90 <ferror@plt+0x3eb00>
  442c68:	ldr	w0, [x20, #24]
  442c6c:	cbz	w0, 442ca8 <ferror@plt+0x3ed18>
  442c70:	mov	x19, x22
  442c74:	mov	w0, #0x1                   	// #1
  442c78:	mov	x1, x19
  442c7c:	str	w0, [x20, #24]
  442c80:	mov	x0, x23
  442c84:	bl	4423f8 <ferror@plt+0x3e468>
  442c88:	ldr	x19, [x21, #8]!
  442c8c:	cbnz	x19, 442a88 <ferror@plt+0x3eaf8>
  442c90:	b	442ad8 <ferror@plt+0x3eb48>
  442c94:	ldr	x0, [x24, #8]
  442c98:	ldp	x19, x20, [sp, #16]
  442c9c:	ldp	x23, x24, [sp, #48]
  442ca0:	ldp	x29, x30, [sp], #368
  442ca4:	ret
  442ca8:	adrp	x2, 489000 <ferror@plt+0x85070>
  442cac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442cb0:	add	x2, x2, #0x8d8
  442cb4:	add	x0, x0, #0xf78
  442cb8:	mov	w1, #0x10                  	// #16
  442cbc:	bl	4199b8 <ferror@plt+0x15a28>
  442cc0:	b	442c70 <ferror@plt+0x3ece0>
  442cc4:	mov	x0, #0x10                  	// #16
  442cc8:	bl	417c60 <ferror@plt+0x13cd0>
  442ccc:	mov	x24, x0
  442cd0:	mov	x0, x19
  442cd4:	mov	x1, x24
  442cd8:	bl	43c758 <ferror@plt+0x387c8>
  442cdc:	b	442984 <ferror@plt+0x3e9f4>
  442ce0:	adrp	x19, 451000 <ferror@plt+0x4d070>
  442ce4:	add	x19, x19, #0x880
  442ce8:	b	442a00 <ferror@plt+0x3ea70>
  442cec:	nop
  442cf0:	stp	x29, x30, [sp, #-32]!
  442cf4:	mov	x29, sp
  442cf8:	str	x19, [sp, #16]
  442cfc:	mov	x19, x0
  442d00:	ldr	x0, [x0, #8]
  442d04:	bl	417d40 <ferror@plt+0x13db0>
  442d08:	ldr	x0, [x19, #16]
  442d0c:	bl	429b98 <ferror@plt+0x25c08>
  442d10:	mov	x0, x19
  442d14:	ldr	x19, [sp, #16]
  442d18:	ldp	x29, x30, [sp], #32
  442d1c:	b	417d40 <ferror@plt+0x13db0>
  442d20:	stp	x29, x30, [sp, #-96]!
  442d24:	mov	x29, sp
  442d28:	stp	x26, x27, [sp, #64]
  442d2c:	cbz	x0, 442e94 <ferror@plt+0x3ef04>
  442d30:	stp	x20, x21, [sp, #16]
  442d34:	mov	x27, x0
  442d38:	stp	x22, x23, [sp, #32]
  442d3c:	mov	w23, w3
  442d40:	stp	x24, x25, [sp, #48]
  442d44:	mov	x25, x2
  442d48:	str	x28, [sp, #80]
  442d4c:	tbz	w1, #31, 442d58 <ferror@plt+0x3edc8>
  442d50:	bl	4034d0 <strlen@plt>
  442d54:	mov	w1, w0
  442d58:	add	w0, w1, #0x1
  442d5c:	sxtw	x24, w1
  442d60:	add	x21, x27, x24
  442d64:	sxtw	x0, w0
  442d68:	bl	417c00 <ferror@plt+0x13c70>
  442d6c:	cmp	x27, x21
  442d70:	mov	x26, x0
  442d74:	b.cs	442e9c <ferror@plt+0x3ef0c>  // b.hs, b.nlast
  442d78:	and	w23, w23, #0x1
  442d7c:	mov	x28, x0
  442d80:	b	442d94 <ferror@plt+0x3ee04>
  442d84:	strb	w1, [x28], #1
  442d88:	add	x27, x27, #0x1
  442d8c:	cmp	x21, x27
  442d90:	b.ls	442e08 <ferror@plt+0x3ee78>  // b.plast
  442d94:	ldrb	w1, [x27]
  442d98:	cmp	w1, #0x25
  442d9c:	b.ne	442d84 <ferror@plt+0x3edf4>  // b.any
  442da0:	add	x22, x27, #0x3
  442da4:	cmp	x22, x21
  442da8:	b.hi	442e08 <ferror@plt+0x3ee78>  // b.pmore
  442dac:	ldrb	w0, [x27, #1]
  442db0:	bl	428d58 <ferror@plt+0x24dc8>
  442db4:	mov	w20, w0
  442db8:	tbnz	w0, #31, 442e08 <ferror@plt+0x3ee78>
  442dbc:	ldrb	w0, [x27, #2]
  442dc0:	bl	428d58 <ferror@plt+0x24dc8>
  442dc4:	tbnz	w0, #31, 442e08 <ferror@plt+0x3ee78>
  442dc8:	orr	w20, w0, w20, lsl #4
  442dcc:	cmp	w20, #0x0
  442dd0:	b.le	442e08 <ferror@plt+0x3ee78>
  442dd4:	cmp	w20, #0x7f
  442dd8:	cset	w0, le
  442ddc:	tst	w0, w23
  442de0:	b.ne	442e08 <ferror@plt+0x3ee78>  // b.any
  442de4:	mov	w1, w20
  442de8:	mov	x0, x25
  442dec:	bl	403c40 <strchr@plt>
  442df0:	cbnz	x0, 442e08 <ferror@plt+0x3ee78>
  442df4:	and	w1, w20, #0xff
  442df8:	strb	w1, [x28], #1
  442dfc:	mov	x27, x22
  442e00:	cmp	x21, x27
  442e04:	b.hi	442d94 <ferror@plt+0x3ee04>  // b.pmore
  442e08:	sub	x0, x28, x26
  442e0c:	cmp	x0, x24
  442e10:	b.gt	442e40 <ferror@plt+0x3eeb0>
  442e14:	strb	wzr, [x28]
  442e18:	cmp	x27, x21
  442e1c:	b.ne	442e68 <ferror@plt+0x3eed8>  // b.any
  442e20:	ldp	x20, x21, [sp, #16]
  442e24:	ldp	x22, x23, [sp, #32]
  442e28:	ldp	x24, x25, [sp, #48]
  442e2c:	ldr	x28, [sp, #80]
  442e30:	mov	x0, x26
  442e34:	ldp	x26, x27, [sp, #64]
  442e38:	ldp	x29, x30, [sp], #96
  442e3c:	ret
  442e40:	adrp	x4, 489000 <ferror@plt+0x85070>
  442e44:	adrp	x3, 489000 <ferror@plt+0x85070>
  442e48:	adrp	x1, 489000 <ferror@plt+0x85070>
  442e4c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  442e50:	add	x4, x4, #0x940
  442e54:	add	x3, x3, #0xc30
  442e58:	add	x1, x1, #0x958
  442e5c:	add	x0, x0, #0xf78
  442e60:	mov	w2, #0x5c6                 	// #1478
  442e64:	bl	430e98 <ferror@plt+0x2cf08>
  442e68:	mov	x0, x26
  442e6c:	mov	x26, #0x0                   	// #0
  442e70:	bl	417d40 <ferror@plt+0x13db0>
  442e74:	mov	x0, x26
  442e78:	ldp	x20, x21, [sp, #16]
  442e7c:	ldp	x22, x23, [sp, #32]
  442e80:	ldp	x24, x25, [sp, #48]
  442e84:	ldp	x26, x27, [sp, #64]
  442e88:	ldr	x28, [sp, #80]
  442e8c:	ldp	x29, x30, [sp], #96
  442e90:	ret
  442e94:	mov	x26, #0x0                   	// #0
  442e98:	b	442e30 <ferror@plt+0x3eea0>
  442e9c:	mov	x28, x0
  442ea0:	mov	x0, #0x0                   	// #0
  442ea4:	b	442e0c <ferror@plt+0x3ee7c>
  442ea8:	stp	x29, x30, [sp, #-32]!
  442eac:	mov	x29, sp
  442eb0:	stp	x19, x20, [sp, #16]
  442eb4:	mov	x19, x0
  442eb8:	mov	w20, w1
  442ebc:	ldrb	w2, [x0]
  442ec0:	cbz	w2, 442f8c <ferror@plt+0x3effc>
  442ec4:	adrp	x1, 489000 <ferror@plt+0x85070>
  442ec8:	add	x1, x1, #0xc30
  442ecc:	add	x1, x1, #0x20
  442ed0:	mov	w3, #0x0                   	// #0
  442ed4:	nop
  442ed8:	sub	w2, w2, #0x20
  442edc:	cmp	w2, #0x5f
  442ee0:	b.hi	442ef0 <ferror@plt+0x3ef60>  // b.pmore
  442ee4:	ldrb	w2, [x1, w2, sxtw]
  442ee8:	tst	w2, w20
  442eec:	b.ne	442ef4 <ferror@plt+0x3ef64>  // b.any
  442ef0:	add	w3, w3, #0x1
  442ef4:	ldrb	w2, [x0, #1]!
  442ef8:	cbnz	w2, 442ed8 <ferror@plt+0x3ef48>
  442efc:	lsl	w3, w3, #1
  442f00:	sub	x0, x0, x19
  442f04:	add	x0, x0, w3, sxtw
  442f08:	add	x0, x0, #0x1
  442f0c:	bl	417c00 <ferror@plt+0x13c70>
  442f10:	ldrb	w2, [x19]
  442f14:	cbz	w2, 442f9c <ferror@plt+0x3f00c>
  442f18:	adrp	x8, 489000 <ferror@plt+0x85070>
  442f1c:	add	x8, x8, #0xc30
  442f20:	add	x9, x8, #0x20
  442f24:	mov	x5, x0
  442f28:	ubfx	x4, x2, #4, #4
  442f2c:	and	x3, x2, #0xf
  442f30:	sub	w7, w2, #0x20
  442f34:	add	x4, x8, x4
  442f38:	add	x3, x8, x3
  442f3c:	add	x6, x5, #0x1
  442f40:	cmp	w7, #0x5f
  442f44:	b.hi	442f54 <ferror@plt+0x3efc4>  // b.pmore
  442f48:	ldrb	w1, [x9, w7, sxtw]
  442f4c:	tst	w1, w20
  442f50:	b.ne	442f6c <ferror@plt+0x3efdc>  // b.any
  442f54:	ldrb	w4, [x4, #128]
  442f58:	add	x6, x5, #0x3
  442f5c:	ldrb	w3, [x3, #128]
  442f60:	mov	w2, #0x25                  	// #37
  442f64:	strb	w4, [x5, #1]
  442f68:	strb	w3, [x5, #2]
  442f6c:	strb	w2, [x5]
  442f70:	mov	x5, x6
  442f74:	ldrb	w2, [x19, #1]!
  442f78:	cbnz	w2, 442f28 <ferror@plt+0x3ef98>
  442f7c:	strb	wzr, [x6]
  442f80:	ldp	x19, x20, [sp, #16]
  442f84:	ldp	x29, x30, [sp], #32
  442f88:	ret
  442f8c:	mov	x0, #0x1                   	// #1
  442f90:	bl	417c00 <ferror@plt+0x13c70>
  442f94:	ldrb	w2, [x19]
  442f98:	cbnz	w2, 442f18 <ferror@plt+0x3ef88>
  442f9c:	mov	x6, x0
  442fa0:	strb	wzr, [x6]
  442fa4:	ldp	x19, x20, [sp, #16]
  442fa8:	ldp	x29, x30, [sp], #32
  442fac:	ret
  442fb0:	stp	x29, x30, [sp, #-64]!
  442fb4:	adrp	x2, 46a000 <ferror@plt+0x66070>
  442fb8:	adrp	x1, 451000 <ferror@plt+0x4d070>
  442fbc:	mov	x29, sp
  442fc0:	stp	x21, x22, [sp, #32]
  442fc4:	ldr	x22, [x2, #952]
  442fc8:	str	x23, [sp, #48]
  442fcc:	ldr	x23, [x1, #3512]
  442fd0:	stp	x19, x20, [sp, #16]
  442fd4:	mov	x19, x0
  442fd8:	mov	x0, x19
  442fdc:	bl	4354e8 <ferror@plt+0x31558>
  442fe0:	mov	w20, w0
  442fe4:	cmp	w0, #0x7f
  442fe8:	b.hi	443050 <ferror@plt+0x3f0c0>  // b.pmore
  442fec:	ldrh	w21, [x23, w20, uxtw #1]
  442ff0:	tbz	w21, #0, 443050 <ferror@plt+0x3f0c0>
  442ff4:	ldrb	w0, [x19]
  442ff8:	ldrb	w0, [x22, x0]
  442ffc:	add	x19, x19, x0
  443000:	mov	x0, x19
  443004:	bl	4354e8 <ferror@plt+0x31558>
  443008:	cmp	w0, #0x7f
  44300c:	ldrb	w1, [x19]
  443010:	ldrb	w1, [x22, x1]
  443014:	add	x19, x19, x1
  443018:	b.hi	443050 <ferror@plt+0x3f0c0>  // b.pmore
  44301c:	nop
  443020:	ldrh	w1, [x23, w0, uxtw #1]
  443024:	tbnz	w1, #0, 443030 <ferror@plt+0x3f0a0>
  443028:	cmp	w0, #0x2d
  44302c:	b.ne	443068 <ferror@plt+0x3f0d8>  // b.any
  443030:	mov	w20, w0
  443034:	mov	x0, x19
  443038:	bl	4354e8 <ferror@plt+0x31558>
  44303c:	cmp	w0, #0x7f
  443040:	ldrb	w1, [x19]
  443044:	ldrb	w1, [x22, x1]
  443048:	add	x19, x19, x1
  44304c:	b.ls	443020 <ferror@plt+0x3f090>  // b.plast
  443050:	mov	w0, #0x0                   	// #0
  443054:	ldp	x19, x20, [sp, #16]
  443058:	ldp	x21, x22, [sp, #32]
  44305c:	ldr	x23, [sp, #48]
  443060:	ldp	x29, x30, [sp], #64
  443064:	ret
  443068:	cmp	w20, #0x2d
  44306c:	b.eq	443050 <ferror@plt+0x3f0c0>  // b.none
  443070:	cbz	w0, 443084 <ferror@plt+0x3f0f4>
  443074:	cmp	w0, #0x2e
  443078:	b.ne	443050 <ferror@plt+0x3f0c0>  // b.any
  44307c:	ldrb	w0, [x19]
  443080:	cbnz	w0, 442fd8 <ferror@plt+0x3f048>
  443084:	ubfx	x0, x21, #1, #1
  443088:	b	443054 <ferror@plt+0x3f0c4>
  44308c:	nop
  443090:	stp	x29, x30, [sp, #-64]!
  443094:	mov	x29, sp
  443098:	stp	x19, x20, [sp, #16]
  44309c:	mov	x19, x0
  4430a0:	mov	x20, x1
  4430a4:	stp	x21, x22, [sp, #32]
  4430a8:	mov	x21, x2
  4430ac:	mov	x22, x3
  4430b0:	mov	x2, #0x0                   	// #0
  4430b4:	str	x23, [sp, #48]
  4430b8:	mov	x23, x4
  4430bc:	bl	4374e0 <ferror@plt+0x33550>
  4430c0:	cbz	w0, 443124 <ferror@plt+0x3f194>
  4430c4:	cmp	x20, #0x0
  4430c8:	b.lt	443114 <ferror@plt+0x3f184>  // b.tstop
  4430cc:	mov	x1, #0x0                   	// #0
  4430d0:	b.ne	4430e4 <ferror@plt+0x3f154>  // b.any
  4430d4:	b	4430ec <ferror@plt+0x3f15c>
  4430d8:	add	x1, x1, #0x1
  4430dc:	cmp	x1, x20
  4430e0:	b.eq	4430ec <ferror@plt+0x3f15c>  // b.none
  4430e4:	ldrb	w4, [x19, x1]
  4430e8:	cbnz	w4, 4430d8 <ferror@plt+0x3f148>
  4430ec:	cbz	x22, 4430f4 <ferror@plt+0x3f164>
  4430f0:	str	x1, [x22]
  4430f4:	cbz	x21, 4430fc <ferror@plt+0x3f16c>
  4430f8:	str	x1, [x21]
  4430fc:	mov	x0, x19
  443100:	ldp	x19, x20, [sp, #16]
  443104:	ldp	x21, x22, [sp, #32]
  443108:	ldr	x23, [sp, #48]
  44310c:	ldp	x29, x30, [sp], #64
  443110:	b	427b18 <ferror@plt+0x23b88>
  443114:	mov	x0, x19
  443118:	bl	4034d0 <strlen@plt>
  44311c:	mov	x1, x0
  443120:	b	4430ec <ferror@plt+0x3f15c>
  443124:	cbz	x22, 44312c <ferror@plt+0x3f19c>
  443128:	str	xzr, [x22]
  44312c:	cbz	x21, 443134 <ferror@plt+0x3f1a4>
  443130:	str	xzr, [x21]
  443134:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443138:	ldr	w1, [x19, #148]
  44313c:	cbnz	w1, 443154 <ferror@plt+0x3f1c4>
  443140:	adrp	x0, 489000 <ferror@plt+0x85070>
  443144:	add	x0, x0, #0x968
  443148:	bl	421a88 <ferror@plt+0x1daf8>
  44314c:	mov	w1, w0
  443150:	str	w0, [x19, #148]
  443154:	mov	x0, x23
  443158:	mov	w2, #0x1                   	// #1
  44315c:	adrp	x3, 46a000 <ferror@plt+0x66070>
  443160:	add	x3, x3, #0x138
  443164:	bl	409cc8 <ferror@plt+0x5d38>
  443168:	mov	x0, #0x0                   	// #0
  44316c:	ldp	x19, x20, [sp, #16]
  443170:	ldp	x21, x22, [sp, #32]
  443174:	ldr	x23, [sp, #48]
  443178:	ldp	x29, x30, [sp], #64
  44317c:	ret
  443180:	stp	x29, x30, [sp, #-32]!
  443184:	mov	x29, sp
  443188:	str	x19, [sp, #16]
  44318c:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443190:	ldr	w0, [x19, #148]
  443194:	cbnz	w0, 4431a8 <ferror@plt+0x3f218>
  443198:	adrp	x0, 489000 <ferror@plt+0x85070>
  44319c:	add	x0, x0, #0x968
  4431a0:	bl	421a88 <ferror@plt+0x1daf8>
  4431a4:	str	w0, [x19, #148]
  4431a8:	ldr	x19, [sp, #16]
  4431ac:	ldp	x29, x30, [sp], #32
  4431b0:	ret
  4431b4:	nop
  4431b8:	stp	x29, x30, [sp, #-80]!
  4431bc:	mov	x29, sp
  4431c0:	stp	x21, x22, [sp, #32]
  4431c4:	mov	x22, x0
  4431c8:	mov	x21, x1
  4431cc:	bl	403d20 <iconv_open@plt>
  4431d0:	cmn	x0, #0x1
  4431d4:	b.eq	4431e4 <ferror@plt+0x3f254>  // b.none
  4431d8:	ldp	x21, x22, [sp, #32]
  4431dc:	ldp	x29, x30, [sp], #80
  4431e0:	ret
  4431e4:	stp	x23, x24, [sp, #48]
  4431e8:	bl	403e80 <__errno_location@plt>
  4431ec:	mov	x23, x0
  4431f0:	ldr	w0, [x0]
  4431f4:	cmp	w0, #0x16
  4431f8:	b.eq	443210 <ferror@plt+0x3f280>  // b.none
  4431fc:	mov	x0, #0xffffffffffffffff    	// #-1
  443200:	ldp	x21, x22, [sp, #32]
  443204:	ldp	x23, x24, [sp, #48]
  443208:	ldp	x29, x30, [sp], #80
  44320c:	ret
  443210:	mov	x0, x22
  443214:	stp	x19, x20, [sp, #16]
  443218:	bl	442608 <ferror@plt+0x3e678>
  44321c:	mov	x19, x0
  443220:	mov	x0, x21
  443224:	bl	442608 <ferror@plt+0x3e678>
  443228:	mov	x20, x0
  44322c:	cbz	x0, 4432c0 <ferror@plt+0x3f330>
  443230:	ldr	x1, [x0]
  443234:	cbz	x1, 4432c0 <ferror@plt+0x3f330>
  443238:	str	x25, [sp, #64]
  44323c:	nop
  443240:	mov	x0, x22
  443244:	bl	403d20 <iconv_open@plt>
  443248:	cmn	x0, #0x1
  44324c:	b.eq	443260 <ferror@plt+0x3f2d0>  // b.none
  443250:	ldp	x19, x20, [sp, #16]
  443254:	ldp	x23, x24, [sp, #48]
  443258:	ldr	x25, [sp, #64]
  44325c:	b	4431d8 <ferror@plt+0x3f248>
  443260:	ldr	w0, [x23]
  443264:	cmp	w0, #0x16
  443268:	b.eq	44327c <ferror@plt+0x3f2ec>  // b.none
  44326c:	nop
  443270:	ldp	x19, x20, [sp, #16]
  443274:	ldr	x25, [sp, #64]
  443278:	b	4431fc <ferror@plt+0x3f26c>
  44327c:	cbz	x19, 4432b4 <ferror@plt+0x3f324>
  443280:	ldr	x0, [x19]
  443284:	cbz	x0, 4432b4 <ferror@plt+0x3f324>
  443288:	ldr	x25, [x20]
  44328c:	mov	x24, x19
  443290:	mov	x1, x25
  443294:	bl	403d20 <iconv_open@plt>
  443298:	cmn	x0, #0x1
  44329c:	b.ne	443250 <ferror@plt+0x3f2c0>  // b.any
  4432a0:	ldr	w0, [x23]
  4432a4:	cmp	w0, #0x16
  4432a8:	b.ne	443270 <ferror@plt+0x3f2e0>  // b.any
  4432ac:	ldr	x0, [x24, #8]!
  4432b0:	cbnz	x0, 443290 <ferror@plt+0x3f300>
  4432b4:	ldr	x1, [x20, #8]!
  4432b8:	cbnz	x1, 443240 <ferror@plt+0x3f2b0>
  4432bc:	ldr	x25, [sp, #64]
  4432c0:	cbz	x19, 4432f8 <ferror@plt+0x3f368>
  4432c4:	ldr	x0, [x19]
  4432c8:	cbz	x0, 4432f8 <ferror@plt+0x3f368>
  4432cc:	nop
  4432d0:	mov	x1, x21
  4432d4:	bl	403d20 <iconv_open@plt>
  4432d8:	cmn	x0, #0x1
  4432dc:	b.eq	4432ec <ferror@plt+0x3f35c>  // b.none
  4432e0:	ldp	x19, x20, [sp, #16]
  4432e4:	ldp	x23, x24, [sp, #48]
  4432e8:	b	4431d8 <ferror@plt+0x3f248>
  4432ec:	ldr	w0, [x23]
  4432f0:	cmp	w0, #0x16
  4432f4:	b.eq	443300 <ferror@plt+0x3f370>  // b.none
  4432f8:	ldp	x19, x20, [sp, #16]
  4432fc:	b	4431fc <ferror@plt+0x3f26c>
  443300:	ldr	x0, [x19, #8]!
  443304:	cbnz	x0, 4432d0 <ferror@plt+0x3f340>
  443308:	ldp	x19, x20, [sp, #16]
  44330c:	b	4431fc <ferror@plt+0x3f26c>
  443310:	b	403af0 <iconv@plt>
  443314:	nop
  443318:	b	403560 <iconv_close@plt>
  44331c:	nop
  443320:	stp	x29, x30, [sp, #-128]!
  443324:	cmn	x2, #0x1
  443328:	mov	x29, sp
  44332c:	stp	x19, x20, [sp, #16]
  443330:	b.eq	443560 <ferror@plt+0x3f5d0>  // b.none
  443334:	stp	x21, x22, [sp, #32]
  443338:	mov	x22, x2
  44333c:	stp	x23, x24, [sp, #48]
  443340:	mov	x24, x1
  443344:	stp	x25, x26, [sp, #64]
  443348:	mov	x26, x3
  44334c:	mov	x25, x0
  443350:	stp	x27, x28, [sp, #80]
  443354:	mov	x27, x4
  443358:	mov	x28, x5
  44335c:	tbz	x1, #63, 44336c <ferror@plt+0x3f3dc>
  443360:	bl	4034d0 <strlen@plt>
  443364:	mov	x1, x0
  443368:	mov	x24, x0
  44336c:	add	x21, x24, #0x4
  443370:	stp	x25, x1, [sp, #104]
  443374:	mov	x0, x21
  443378:	str	x1, [sp, #120]
  44337c:	bl	417c00 <ferror@plt+0x13c70>
  443380:	mov	x19, x0
  443384:	mov	w23, #0x0                   	// #0
  443388:	str	x0, [sp, #96]
  44338c:	nop
  443390:	cbnz	w23, 4433b8 <ferror@plt+0x3f428>
  443394:	add	x4, sp, #0x78
  443398:	add	x3, sp, #0x60
  44339c:	add	x2, sp, #0x70
  4433a0:	add	x1, sp, #0x68
  4433a4:	mov	x0, x22
  4433a8:	bl	403af0 <iconv@plt>
  4433ac:	cmn	x0, #0x1
  4433b0:	b.eq	44342c <ferror@plt+0x3f49c>  // b.none
  4433b4:	str	xzr, [sp, #112]
  4433b8:	add	x4, sp, #0x78
  4433bc:	add	x3, sp, #0x60
  4433c0:	add	x2, sp, #0x70
  4433c4:	mov	x0, x22
  4433c8:	mov	x1, #0x0                   	// #0
  4433cc:	bl	403af0 <iconv@plt>
  4433d0:	cmn	x0, #0x1
  4433d4:	b.eq	443428 <ferror@plt+0x3f498>  // b.none
  4433d8:	mov	w0, #0x0                   	// #0
  4433dc:	ldr	x1, [sp, #96]
  4433e0:	str	wzr, [x1]
  4433e4:	ldr	x1, [sp, #104]
  4433e8:	sub	x25, x1, x25
  4433ec:	cbz	x26, 4434a8 <ferror@plt+0x3f518>
  4433f0:	str	x25, [x26]
  4433f4:	cbz	x27, 443404 <ferror@plt+0x3f474>
  4433f8:	ldr	x1, [sp, #96]
  4433fc:	sub	x1, x1, x19
  443400:	str	x1, [x27]
  443404:	cbnz	w0, 4434c4 <ferror@plt+0x3f534>
  443408:	mov	x0, x19
  44340c:	ldp	x19, x20, [sp, #16]
  443410:	ldp	x21, x22, [sp, #32]
  443414:	ldp	x23, x24, [sp, #48]
  443418:	ldp	x25, x26, [sp, #64]
  44341c:	ldp	x27, x28, [sp, #80]
  443420:	ldp	x29, x30, [sp], #128
  443424:	ret
  443428:	mov	w23, #0x1                   	// #1
  44342c:	bl	403e80 <__errno_location@plt>
  443430:	ldr	w20, [x0]
  443434:	cmp	w20, #0x16
  443438:	b.eq	4433d8 <ferror@plt+0x3f448>  // b.none
  44343c:	cmp	w20, #0x54
  443440:	b.eq	443524 <ferror@plt+0x3f594>  // b.none
  443444:	cmp	w20, #0x7
  443448:	b.eq	4434f0 <ferror@plt+0x3f560>  // b.none
  44344c:	adrp	x22, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443450:	ldr	w21, [x22, #148]
  443454:	cbnz	w21, 44346c <ferror@plt+0x3f4dc>
  443458:	adrp	x0, 489000 <ferror@plt+0x85070>
  44345c:	add	x0, x0, #0x968
  443460:	bl	421a88 <ferror@plt+0x1daf8>
  443464:	mov	w21, w0
  443468:	str	w0, [x22, #148]
  44346c:	mov	w0, w20
  443470:	bl	4283c8 <ferror@plt+0x24438>
  443474:	mov	w1, w21
  443478:	mov	x4, x0
  44347c:	adrp	x3, 489000 <ferror@plt+0x85070>
  443480:	mov	x0, x28
  443484:	add	x3, x3, #0x998
  443488:	mov	w2, #0x2                   	// #2
  44348c:	bl	409b68 <ferror@plt+0x5bd8>
  443490:	ldr	x1, [sp, #96]
  443494:	mov	w0, #0x1                   	// #1
  443498:	str	wzr, [x1]
  44349c:	ldr	x1, [sp, #104]
  4434a0:	sub	x25, x1, x25
  4434a4:	cbnz	x26, 4433f0 <ferror@plt+0x3f460>
  4434a8:	cmp	x25, x24
  4434ac:	b.eq	4433f4 <ferror@plt+0x3f464>  // b.none
  4434b0:	cbz	w0, 443594 <ferror@plt+0x3f604>
  4434b4:	cbz	x27, 4434c4 <ferror@plt+0x3f534>
  4434b8:	ldr	x0, [sp, #96]
  4434bc:	sub	x0, x0, x19
  4434c0:	str	x0, [x27]
  4434c4:	mov	x0, x19
  4434c8:	mov	x19, #0x0                   	// #0
  4434cc:	bl	417d40 <ferror@plt+0x13db0>
  4434d0:	mov	x0, x19
  4434d4:	ldp	x19, x20, [sp, #16]
  4434d8:	ldp	x21, x22, [sp, #32]
  4434dc:	ldp	x23, x24, [sp, #48]
  4434e0:	ldp	x25, x26, [sp, #64]
  4434e4:	ldp	x27, x28, [sp, #80]
  4434e8:	ldp	x29, x30, [sp], #128
  4434ec:	ret
  4434f0:	ldr	x20, [sp, #96]
  4434f4:	lsl	x21, x21, #1
  4434f8:	mov	x1, x21
  4434fc:	mov	x0, x19
  443500:	bl	417cc8 <ferror@plt+0x13d38>
  443504:	sub	x20, x20, x19
  443508:	sub	x1, x21, #0x4
  44350c:	mov	x19, x0
  443510:	sub	x1, x1, x20
  443514:	add	x20, x0, x20
  443518:	str	x20, [sp, #96]
  44351c:	str	x1, [sp, #120]
  443520:	b	443390 <ferror@plt+0x3f400>
  443524:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443528:	ldr	w1, [x20, #148]
  44352c:	cbnz	w1, 443544 <ferror@plt+0x3f5b4>
  443530:	adrp	x0, 489000 <ferror@plt+0x85070>
  443534:	add	x0, x0, #0x968
  443538:	bl	421a88 <ferror@plt+0x1daf8>
  44353c:	mov	w1, w0
  443540:	str	w0, [x20, #148]
  443544:	mov	x0, x28
  443548:	adrp	x3, 46a000 <ferror@plt+0x66070>
  44354c:	mov	w2, #0x1                   	// #1
  443550:	add	x3, x3, #0x138
  443554:	bl	409cc8 <ferror@plt+0x5d38>
  443558:	mov	w0, #0x1                   	// #1
  44355c:	b	4433dc <ferror@plt+0x3f44c>
  443560:	adrp	x1, 489000 <ferror@plt+0x85070>
  443564:	add	x1, x1, #0xc30
  443568:	add	x1, x1, #0x90
  44356c:	mov	x19, #0x0                   	// #0
  443570:	adrp	x2, 489000 <ferror@plt+0x85070>
  443574:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443578:	add	x2, x2, #0x978
  44357c:	add	x0, x0, #0xf78
  443580:	bl	419d28 <ferror@plt+0x15d98>
  443584:	mov	x0, x19
  443588:	ldp	x19, x20, [sp, #16]
  44358c:	ldp	x29, x30, [sp], #128
  443590:	ret
  443594:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443598:	ldr	w1, [x20, #148]
  44359c:	cbnz	w1, 4435b4 <ferror@plt+0x3f624>
  4435a0:	adrp	x0, 489000 <ferror@plt+0x85070>
  4435a4:	add	x0, x0, #0x968
  4435a8:	bl	421a88 <ferror@plt+0x1daf8>
  4435ac:	mov	w1, w0
  4435b0:	str	w0, [x20, #148]
  4435b4:	mov	x0, x28
  4435b8:	adrp	x3, 46a000 <ferror@plt+0x66070>
  4435bc:	mov	w2, #0x3                   	// #3
  4435c0:	add	x3, x3, #0x108
  4435c4:	bl	409cc8 <ferror@plt+0x5d38>
  4435c8:	b	4434b4 <ferror@plt+0x3f524>
  4435cc:	nop
  4435d0:	stp	x29, x30, [sp, #-80]!
  4435d4:	mov	x29, sp
  4435d8:	stp	x19, x20, [sp, #16]
  4435dc:	cbz	x0, 44366c <ferror@plt+0x3f6dc>
  4435e0:	mov	x19, x2
  4435e4:	cbz	x2, 4436a0 <ferror@plt+0x3f710>
  4435e8:	mov	x20, x3
  4435ec:	cbz	x3, 4436d4 <ferror@plt+0x3f744>
  4435f0:	stp	x21, x22, [sp, #32]
  4435f4:	mov	x21, x0
  4435f8:	mov	x0, x2
  4435fc:	stp	x23, x24, [sp, #48]
  443600:	mov	x24, x5
  443604:	mov	x23, x6
  443608:	stp	x25, x26, [sp, #64]
  44360c:	mov	x26, x1
  443610:	mov	x25, x4
  443614:	mov	x1, x3
  443618:	bl	4431b8 <ferror@plt+0x3f228>
  44361c:	mov	x22, x0
  443620:	cmn	x0, #0x1
  443624:	b.eq	443708 <ferror@plt+0x3f778>  // b.none
  443628:	mov	x5, x23
  44362c:	mov	x4, x24
  443630:	mov	x3, x25
  443634:	mov	x1, x26
  443638:	mov	x2, x0
  44363c:	mov	x0, x21
  443640:	bl	443320 <ferror@plt+0x3f390>
  443644:	mov	x19, x0
  443648:	mov	x0, x22
  44364c:	bl	403560 <iconv_close@plt>
  443650:	ldp	x21, x22, [sp, #32]
  443654:	ldp	x23, x24, [sp, #48]
  443658:	ldp	x25, x26, [sp, #64]
  44365c:	mov	x0, x19
  443660:	ldp	x19, x20, [sp, #16]
  443664:	ldp	x29, x30, [sp], #80
  443668:	ret
  44366c:	adrp	x1, 489000 <ferror@plt+0x85070>
  443670:	add	x1, x1, #0xc30
  443674:	add	x1, x1, #0xa8
  443678:	mov	x19, #0x0                   	// #0
  44367c:	adrp	x2, 44c000 <ferror@plt+0x48070>
  443680:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443684:	add	x2, x2, #0x3c8
  443688:	add	x0, x0, #0xf78
  44368c:	bl	419d28 <ferror@plt+0x15d98>
  443690:	mov	x0, x19
  443694:	ldp	x19, x20, [sp, #16]
  443698:	ldp	x29, x30, [sp], #80
  44369c:	ret
  4436a0:	adrp	x1, 489000 <ferror@plt+0x85070>
  4436a4:	add	x1, x1, #0xc30
  4436a8:	add	x1, x1, #0xa8
  4436ac:	mov	x19, #0x0                   	// #0
  4436b0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4436b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4436b8:	add	x2, x2, #0x9b8
  4436bc:	add	x0, x0, #0xf78
  4436c0:	bl	419d28 <ferror@plt+0x15d98>
  4436c4:	mov	x0, x19
  4436c8:	ldp	x19, x20, [sp, #16]
  4436cc:	ldp	x29, x30, [sp], #80
  4436d0:	ret
  4436d4:	adrp	x1, 489000 <ferror@plt+0x85070>
  4436d8:	add	x1, x1, #0xc30
  4436dc:	add	x1, x1, #0xa8
  4436e0:	mov	x19, #0x0                   	// #0
  4436e4:	adrp	x2, 489000 <ferror@plt+0x85070>
  4436e8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4436ec:	add	x2, x2, #0x9d0
  4436f0:	add	x0, x0, #0xf78
  4436f4:	bl	419d28 <ferror@plt+0x15d98>
  4436f8:	mov	x0, x19
  4436fc:	ldp	x19, x20, [sp, #16]
  443700:	ldp	x29, x30, [sp], #80
  443704:	ret
  443708:	cbz	x23, 443758 <ferror@plt+0x3f7c8>
  44370c:	bl	403e80 <__errno_location@plt>
  443710:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443714:	ldr	w0, [x0]
  443718:	ldr	w1, [x21, #148]
  44371c:	cmp	w0, #0x16
  443720:	b.eq	44377c <ferror@plt+0x3f7ec>  // b.none
  443724:	cbnz	w1, 44373c <ferror@plt+0x3f7ac>
  443728:	adrp	x0, 489000 <ferror@plt+0x85070>
  44372c:	add	x0, x0, #0x968
  443730:	bl	421a88 <ferror@plt+0x1daf8>
  443734:	mov	w1, w0
  443738:	str	w0, [x21, #148]
  44373c:	adrp	x3, 489000 <ferror@plt+0x85070>
  443740:	mov	x5, x19
  443744:	mov	x4, x20
  443748:	mov	x0, x23
  44374c:	add	x3, x3, #0xa28
  443750:	mov	w2, #0x2                   	// #2
  443754:	bl	409b68 <ferror@plt+0x5bd8>
  443758:	cbz	x25, 443760 <ferror@plt+0x3f7d0>
  44375c:	str	xzr, [x25]
  443760:	mov	x19, #0x0                   	// #0
  443764:	cbz	x24, 4437b4 <ferror@plt+0x3f824>
  443768:	ldp	x21, x22, [sp, #32]
  44376c:	ldp	x25, x26, [sp, #64]
  443770:	str	xzr, [x24]
  443774:	ldp	x23, x24, [sp, #48]
  443778:	b	44365c <ferror@plt+0x3f6cc>
  44377c:	cbnz	w1, 443794 <ferror@plt+0x3f804>
  443780:	adrp	x0, 489000 <ferror@plt+0x85070>
  443784:	add	x0, x0, #0x968
  443788:	bl	421a88 <ferror@plt+0x1daf8>
  44378c:	mov	w1, w0
  443790:	str	w0, [x21, #148]
  443794:	mov	x5, x19
  443798:	mov	x4, x20
  44379c:	mov	x0, x23
  4437a0:	adrp	x3, 489000 <ferror@plt+0x85070>
  4437a4:	mov	w2, #0x0                   	// #0
  4437a8:	add	x3, x3, #0x9e8
  4437ac:	bl	409b68 <ferror@plt+0x5bd8>
  4437b0:	b	443758 <ferror@plt+0x3f7c8>
  4437b4:	ldp	x21, x22, [sp, #32]
  4437b8:	ldp	x23, x24, [sp, #48]
  4437bc:	ldp	x25, x26, [sp, #64]
  4437c0:	b	44365c <ferror@plt+0x3f6cc>
  4437c4:	nop
  4437c8:	stp	x29, x30, [sp, #-192]!
  4437cc:	mov	x29, sp
  4437d0:	stp	x19, x20, [sp, #16]
  4437d4:	str	x6, [sp, #104]
  4437d8:	str	xzr, [sp, #176]
  4437dc:	cbz	x0, 443b40 <ferror@plt+0x3fbb0>
  4437e0:	stp	x23, x24, [sp, #48]
  4437e4:	mov	x24, x2
  4437e8:	cbz	x2, 443b74 <ferror@plt+0x3fbe4>
  4437ec:	stp	x21, x22, [sp, #32]
  4437f0:	mov	x22, x3
  4437f4:	cbz	x3, 443bac <ferror@plt+0x3fc1c>
  4437f8:	stp	x25, x26, [sp, #64]
  4437fc:	mov	x23, x4
  443800:	mov	x26, x1
  443804:	stp	x27, x28, [sp, #80]
  443808:	mov	x25, x7
  44380c:	mov	x27, x5
  443810:	mov	x19, x0
  443814:	tbnz	x1, #63, 443954 <ferror@plt+0x3f9c4>
  443818:	ldr	x5, [sp, #104]
  44381c:	add	x6, sp, #0xb0
  443820:	mov	x4, x27
  443824:	mov	x3, x22
  443828:	mov	x2, x24
  44382c:	mov	x1, x26
  443830:	mov	x0, x19
  443834:	bl	4435d0 <ferror@plt+0x3f640>
  443838:	ldr	x21, [sp, #176]
  44383c:	mov	x20, x0
  443840:	cbz	x21, 443be8 <ferror@plt+0x3fc58>
  443844:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443848:	ldr	w1, [x0, #148]
  44384c:	cbnz	w1, 443868 <ferror@plt+0x3f8d8>
  443850:	adrp	x0, 489000 <ferror@plt+0x85070>
  443854:	add	x0, x0, #0x968
  443858:	bl	421a88 <ferror@plt+0x1daf8>
  44385c:	mov	w1, w0
  443860:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443864:	str	w1, [x0, #148]
  443868:	mov	x0, x21
  44386c:	mov	w2, #0x1                   	// #1
  443870:	bl	409b38 <ferror@plt+0x5ba8>
  443874:	cbz	w0, 443c08 <ferror@plt+0x3fc78>
  443878:	ldr	x0, [sp, #176]
  44387c:	adrp	x20, 450000 <ferror@plt+0x4c070>
  443880:	add	x20, x20, #0xc0
  443884:	bl	4099f8 <ferror@plt+0x5a68>
  443888:	str	xzr, [sp, #176]
  44388c:	mov	x0, x24
  443890:	mov	x1, x20
  443894:	bl	4431b8 <ferror@plt+0x3f228>
  443898:	mov	x21, x0
  44389c:	cmn	x0, #0x1
  4438a0:	b.eq	443c58 <ferror@plt+0x3fcc8>  // b.none
  4438a4:	mov	x4, x27
  4438a8:	mov	x3, x22
  4438ac:	mov	x2, x20
  4438b0:	mov	x0, x19
  4438b4:	mov	x6, x25
  4438b8:	add	x5, sp, #0xa0
  4438bc:	mov	x1, x26
  4438c0:	bl	4435d0 <ferror@plt+0x3f640>
  4438c4:	str	x0, [sp, #120]
  4438c8:	cbz	x0, 443d7c <ferror@plt+0x3fdec>
  4438cc:	add	x27, x26, #0x4
  4438d0:	str	x0, [sp, #152]
  4438d4:	mov	x0, x27
  4438d8:	str	x26, [sp, #168]
  4438dc:	bl	417c00 <ferror@plt+0x13c70>
  4438e0:	mov	x20, x0
  4438e4:	ldr	x5, [sp, #160]
  4438e8:	adrp	x2, 489000 <ferror@plt+0x85070>
  4438ec:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4438f0:	add	x2, x2, #0xa58
  4438f4:	add	x1, x1, #0x170
  4438f8:	mov	x22, #0x0                   	// #0
  4438fc:	mov	x19, #0x0                   	// #0
  443900:	str	xzr, [sp, #112]
  443904:	stp	x2, x1, [sp, #128]
  443908:	str	x0, [sp, #144]
  44390c:	nop
  443910:	add	x4, sp, #0xa8
  443914:	add	x3, sp, #0x90
  443918:	add	x2, sp, #0xb8
  44391c:	add	x1, sp, #0x98
  443920:	mov	x0, x21
  443924:	str	x5, [sp, #184]
  443928:	bl	403af0 <iconv@plt>
  44392c:	cmn	x0, #0x1
  443930:	ldr	x28, [sp, #184]
  443934:	str	x28, [sp, #160]
  443938:	b.eq	443960 <ferror@plt+0x3f9d0>  // b.none
  44393c:	cbz	x19, 443a10 <ferror@plt+0x3fa80>
  443940:	cbz	x23, 443aa4 <ferror@plt+0x3fb14>
  443944:	mov	x5, x22
  443948:	stp	x19, x22, [sp, #152]
  44394c:	mov	x19, #0x0                   	// #0
  443950:	b	443910 <ferror@plt+0x3f980>
  443954:	bl	4034d0 <strlen@plt>
  443958:	mov	x26, x0
  44395c:	b	443818 <ferror@plt+0x3f888>
  443960:	bl	403e80 <__errno_location@plt>
  443964:	ldr	w26, [x0]
  443968:	cmp	w26, #0x16
  44396c:	b.eq	443d3c <ferror@plt+0x3fdac>  // b.none
  443970:	cmp	w26, #0x54
  443974:	b.eq	443a5c <ferror@plt+0x3facc>  // b.none
  443978:	cmp	w26, #0x7
  44397c:	b.eq	443a24 <ferror@plt+0x3fa94>  // b.none
  443980:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443984:	ldr	w22, [x0, #148]
  443988:	cbnz	w22, 4439a4 <ferror@plt+0x3fa14>
  44398c:	adrp	x0, 489000 <ferror@plt+0x85070>
  443990:	add	x0, x0, #0x968
  443994:	bl	421a88 <ferror@plt+0x1daf8>
  443998:	mov	w22, w0
  44399c:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4439a0:	str	w22, [x0, #148]
  4439a4:	mov	w0, w26
  4439a8:	bl	4283c8 <ferror@plt+0x24438>
  4439ac:	adrp	x3, 489000 <ferror@plt+0x85070>
  4439b0:	mov	x4, x0
  4439b4:	mov	w1, w22
  4439b8:	mov	x0, x25
  4439bc:	add	x3, x3, #0x998
  4439c0:	mov	w2, #0x2                   	// #2
  4439c4:	bl	409b68 <ferror@plt+0x5bd8>
  4439c8:	ldr	x1, [sp, #144]
  4439cc:	mov	x0, x21
  4439d0:	str	wzr, [x1]
  4439d4:	bl	403560 <iconv_close@plt>
  4439d8:	ldr	x0, [sp, #104]
  4439dc:	cbz	x0, 443d70 <ferror@plt+0x3fde0>
  4439e0:	ldr	x2, [sp, #104]
  4439e4:	ldr	x1, [sp, #144]
  4439e8:	ldr	x0, [sp, #120]
  4439ec:	sub	x1, x1, x20
  4439f0:	str	x1, [x2]
  4439f4:	bl	417d40 <ferror@plt+0x13db0>
  4439f8:	cmp	x19, #0x0
  4439fc:	ccmp	x23, #0x0, #0x0, ne  // ne = any
  443a00:	b.eq	443d64 <ferror@plt+0x3fdd4>  // b.none
  443a04:	mov	x0, x20
  443a08:	mov	x20, #0x0                   	// #0
  443a0c:	b	443adc <ferror@plt+0x3fb4c>
  443a10:	ldr	x0, [sp, #152]
  443a14:	cbz	x0, 443ab0 <ferror@plt+0x3fb20>
  443a18:	mov	x5, #0x0                   	// #0
  443a1c:	stp	xzr, xzr, [sp, #152]
  443a20:	b	443910 <ferror@plt+0x3f980>
  443a24:	ldr	x2, [sp, #144]
  443a28:	lsl	x27, x27, #1
  443a2c:	mov	x1, x27
  443a30:	mov	x0, x20
  443a34:	sub	x26, x2, x20
  443a38:	bl	417cc8 <ferror@plt+0x13d38>
  443a3c:	add	x2, x0, x26
  443a40:	sub	x1, x27, #0x4
  443a44:	mov	x20, x0
  443a48:	sub	x1, x1, x26
  443a4c:	str	x2, [sp, #144]
  443a50:	str	x1, [sp, #168]
  443a54:	ldr	x5, [sp, #160]
  443a58:	b	443910 <ferror@plt+0x3f980>
  443a5c:	cbz	x19, 443b00 <ferror@plt+0x3fb70>
  443a60:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443a64:	ldr	w1, [x0, #148]
  443a68:	cbnz	w1, 443a84 <ferror@plt+0x3faf4>
  443a6c:	adrp	x0, 489000 <ferror@plt+0x85070>
  443a70:	add	x0, x0, #0x968
  443a74:	bl	421a88 <ferror@plt+0x1daf8>
  443a78:	mov	w1, w0
  443a7c:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443a80:	str	w1, [x0, #148]
  443a84:	ldr	x4, [sp, #112]
  443a88:	mov	x5, x24
  443a8c:	mov	x0, x25
  443a90:	adrp	x3, 489000 <ferror@plt+0x85070>
  443a94:	mov	w2, #0x1                   	// #1
  443a98:	add	x3, x3, #0xa60
  443a9c:	bl	409b68 <ferror@plt+0x5bd8>
  443aa0:	b	4439c8 <ferror@plt+0x3fa38>
  443aa4:	ldr	x0, [sp, #112]
  443aa8:	bl	417d40 <ferror@plt+0x13db0>
  443aac:	b	443944 <ferror@plt+0x3f9b4>
  443ab0:	ldr	x1, [sp, #144]
  443ab4:	mov	x0, x21
  443ab8:	str	wzr, [x1]
  443abc:	bl	403560 <iconv_close@plt>
  443ac0:	ldr	x0, [sp, #104]
  443ac4:	cbz	x0, 443cdc <ferror@plt+0x3fd4c>
  443ac8:	mov	x2, x0
  443acc:	ldr	x1, [sp, #144]
  443ad0:	ldr	x0, [sp, #120]
  443ad4:	sub	x1, x1, x20
  443ad8:	str	x1, [x2]
  443adc:	bl	417d40 <ferror@plt+0x13db0>
  443ae0:	ldp	x21, x22, [sp, #32]
  443ae4:	ldp	x23, x24, [sp, #48]
  443ae8:	ldp	x25, x26, [sp, #64]
  443aec:	ldp	x27, x28, [sp, #80]
  443af0:	mov	x0, x20
  443af4:	ldp	x19, x20, [sp, #16]
  443af8:	ldp	x29, x30, [sp], #192
  443afc:	ret
  443b00:	ldr	x19, [sp, #152]
  443b04:	cbz	x19, 443980 <ferror@plt+0x3f9f0>
  443b08:	str	x23, [sp, #112]
  443b0c:	cbz	x23, 443c2c <ferror@plt+0x3fc9c>
  443b10:	adrp	x3, 46a000 <ferror@plt+0x66070>
  443b14:	ldrb	w2, [x19]
  443b18:	ldr	x0, [sp, #112]
  443b1c:	ldr	x3, [x3, #952]
  443b20:	ldrb	w22, [x3, x2]
  443b24:	str	x0, [sp, #152]
  443b28:	bl	4034d0 <strlen@plt>
  443b2c:	add	x19, x19, x22
  443b30:	mov	x5, x0
  443b34:	sub	x22, x28, x22
  443b38:	str	x0, [sp, #160]
  443b3c:	b	443910 <ferror@plt+0x3f980>
  443b40:	adrp	x1, 489000 <ferror@plt+0x85070>
  443b44:	add	x1, x1, #0xc30
  443b48:	add	x1, x1, #0xb8
  443b4c:	mov	x20, #0x0                   	// #0
  443b50:	adrp	x2, 44c000 <ferror@plt+0x48070>
  443b54:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443b58:	add	x2, x2, #0x3c8
  443b5c:	add	x0, x0, #0xf78
  443b60:	bl	419d28 <ferror@plt+0x15d98>
  443b64:	mov	x0, x20
  443b68:	ldp	x19, x20, [sp, #16]
  443b6c:	ldp	x29, x30, [sp], #192
  443b70:	ret
  443b74:	adrp	x1, 489000 <ferror@plt+0x85070>
  443b78:	add	x1, x1, #0xc30
  443b7c:	add	x1, x1, #0xb8
  443b80:	mov	x20, #0x0                   	// #0
  443b84:	adrp	x2, 489000 <ferror@plt+0x85070>
  443b88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443b8c:	add	x2, x2, #0x9b8
  443b90:	add	x0, x0, #0xf78
  443b94:	bl	419d28 <ferror@plt+0x15d98>
  443b98:	mov	x0, x20
  443b9c:	ldp	x19, x20, [sp, #16]
  443ba0:	ldp	x23, x24, [sp, #48]
  443ba4:	ldp	x29, x30, [sp], #192
  443ba8:	ret
  443bac:	adrp	x1, 489000 <ferror@plt+0x85070>
  443bb0:	add	x1, x1, #0xc30
  443bb4:	add	x1, x1, #0xb8
  443bb8:	mov	x20, #0x0                   	// #0
  443bbc:	adrp	x2, 489000 <ferror@plt+0x85070>
  443bc0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443bc4:	add	x2, x2, #0x9d0
  443bc8:	add	x0, x0, #0xf78
  443bcc:	bl	419d28 <ferror@plt+0x15d98>
  443bd0:	mov	x0, x20
  443bd4:	ldp	x19, x20, [sp, #16]
  443bd8:	ldp	x21, x22, [sp, #32]
  443bdc:	ldp	x23, x24, [sp, #48]
  443be0:	ldp	x29, x30, [sp], #192
  443be4:	ret
  443be8:	mov	x0, x20
  443bec:	ldp	x19, x20, [sp, #16]
  443bf0:	ldp	x21, x22, [sp, #32]
  443bf4:	ldp	x23, x24, [sp, #48]
  443bf8:	ldp	x25, x26, [sp, #64]
  443bfc:	ldp	x27, x28, [sp, #80]
  443c00:	ldp	x29, x30, [sp], #192
  443c04:	ret
  443c08:	ldr	x1, [sp, #176]
  443c0c:	mov	x0, x25
  443c10:	mov	x20, #0x0                   	// #0
  443c14:	bl	409db0 <ferror@plt+0x5e20>
  443c18:	ldp	x21, x22, [sp, #32]
  443c1c:	ldp	x23, x24, [sp, #48]
  443c20:	ldp	x25, x26, [sp, #64]
  443c24:	ldp	x27, x28, [sp, #80]
  443c28:	b	443af0 <ferror@plt+0x3fb60>
  443c2c:	mov	x0, x19
  443c30:	bl	4354e8 <ferror@plt+0x31558>
  443c34:	mov	w2, #0xffff                	// #65535
  443c38:	mov	w1, w0
  443c3c:	cmp	w0, w2
  443c40:	ldp	x2, x0, [sp, #128]
  443c44:	csel	x0, x0, x2, ls  // ls = plast
  443c48:	bl	427c48 <ferror@plt+0x23cb8>
  443c4c:	str	x0, [sp, #112]
  443c50:	ldp	x19, x28, [sp, #152]
  443c54:	b	443b10 <ferror@plt+0x3fb80>
  443c58:	cbz	x25, 443cac <ferror@plt+0x3fd1c>
  443c5c:	bl	403e80 <__errno_location@plt>
  443c60:	ldr	w0, [x0]
  443c64:	adrp	x1, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443c68:	cmp	w0, #0x16
  443c6c:	ldr	w1, [x1, #148]
  443c70:	b.eq	443cfc <ferror@plt+0x3fd6c>  // b.none
  443c74:	cbnz	w1, 443c90 <ferror@plt+0x3fd00>
  443c78:	adrp	x0, 489000 <ferror@plt+0x85070>
  443c7c:	add	x0, x0, #0x968
  443c80:	bl	421a88 <ferror@plt+0x1daf8>
  443c84:	mov	w1, w0
  443c88:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443c8c:	str	w1, [x0, #148]
  443c90:	adrp	x3, 489000 <ferror@plt+0x85070>
  443c94:	mov	x5, x24
  443c98:	mov	x4, x20
  443c9c:	mov	x0, x25
  443ca0:	add	x3, x3, #0xa28
  443ca4:	mov	w2, #0x2                   	// #2
  443ca8:	bl	409b68 <ferror@plt+0x5bd8>
  443cac:	cbz	x27, 443cb4 <ferror@plt+0x3fd24>
  443cb0:	str	xzr, [x27]
  443cb4:	ldr	x0, [sp, #104]
  443cb8:	cbz	x0, 443ce4 <ferror@plt+0x3fd54>
  443cbc:	ldr	x0, [sp, #104]
  443cc0:	mov	x20, #0x0                   	// #0
  443cc4:	ldp	x21, x22, [sp, #32]
  443cc8:	ldp	x23, x24, [sp, #48]
  443ccc:	ldp	x25, x26, [sp, #64]
  443cd0:	ldp	x27, x28, [sp, #80]
  443cd4:	str	xzr, [x0]
  443cd8:	b	443af0 <ferror@plt+0x3fb60>
  443cdc:	ldr	x0, [sp, #120]
  443ce0:	b	443adc <ferror@plt+0x3fb4c>
  443ce4:	mov	x20, #0x0                   	// #0
  443ce8:	ldp	x21, x22, [sp, #32]
  443cec:	ldp	x23, x24, [sp, #48]
  443cf0:	ldp	x25, x26, [sp, #64]
  443cf4:	ldp	x27, x28, [sp, #80]
  443cf8:	b	443af0 <ferror@plt+0x3fb60>
  443cfc:	cbnz	w1, 443d18 <ferror@plt+0x3fd88>
  443d00:	adrp	x0, 489000 <ferror@plt+0x85070>
  443d04:	add	x0, x0, #0x968
  443d08:	bl	421a88 <ferror@plt+0x1daf8>
  443d0c:	mov	w1, w0
  443d10:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443d14:	str	w1, [x0, #148]
  443d18:	adrp	x3, 489000 <ferror@plt+0x85070>
  443d1c:	mov	x5, x24
  443d20:	mov	x4, x20
  443d24:	mov	x0, x25
  443d28:	add	x3, x3, #0x9e8
  443d2c:	mov	w2, #0x0                   	// #0
  443d30:	bl	409b68 <ferror@plt+0x5bd8>
  443d34:	cbnz	x27, 443cb0 <ferror@plt+0x3fd20>
  443d38:	b	443cb4 <ferror@plt+0x3fd24>
  443d3c:	adrp	x3, 489000 <ferror@plt+0x85070>
  443d40:	add	x3, x3, #0xc30
  443d44:	adrp	x1, 489000 <ferror@plt+0x85070>
  443d48:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443d4c:	add	x3, x3, #0xd0
  443d50:	add	x1, x1, #0x958
  443d54:	add	x0, x0, #0xf78
  443d58:	mov	x4, #0x0                   	// #0
  443d5c:	mov	w2, #0x2e0                 	// #736
  443d60:	bl	430e98 <ferror@plt+0x2cf08>
  443d64:	ldr	x0, [sp, #112]
  443d68:	bl	417d40 <ferror@plt+0x13db0>
  443d6c:	b	443a04 <ferror@plt+0x3fa74>
  443d70:	ldr	x0, [sp, #120]
  443d74:	bl	417d40 <ferror@plt+0x13db0>
  443d78:	b	4439f8 <ferror@plt+0x3fa68>
  443d7c:	mov	x0, x21
  443d80:	bl	403560 <iconv_close@plt>
  443d84:	b	443cb4 <ferror@plt+0x3fd24>
  443d88:	stp	x29, x30, [sp, #-96]!
  443d8c:	mov	x29, sp
  443d90:	stp	x19, x20, [sp, #16]
  443d94:	mov	x20, x0
  443d98:	add	x0, sp, #0x58
  443d9c:	stp	x21, x22, [sp, #32]
  443da0:	mov	x22, x4
  443da4:	stp	x23, x24, [sp, #48]
  443da8:	mov	x24, x1
  443dac:	mov	x23, x2
  443db0:	stp	x25, x26, [sp, #64]
  443db4:	mov	x25, x3
  443db8:	bl	442750 <ferror@plt+0x3e7c0>
  443dbc:	cbz	w0, 443df8 <ferror@plt+0x3fe68>
  443dc0:	mov	x4, x22
  443dc4:	mov	x3, x25
  443dc8:	mov	x2, x23
  443dcc:	mov	x1, x24
  443dd0:	mov	x0, x20
  443dd4:	bl	443090 <ferror@plt+0x3f100>
  443dd8:	mov	x19, x0
  443ddc:	mov	x0, x19
  443de0:	ldp	x19, x20, [sp, #16]
  443de4:	ldp	x21, x22, [sp, #32]
  443de8:	ldp	x23, x24, [sp, #48]
  443dec:	ldp	x25, x26, [sp, #64]
  443df0:	ldp	x29, x30, [sp], #96
  443df4:	ret
  443df8:	cbz	x20, 443e68 <ferror@plt+0x3fed8>
  443dfc:	ldr	x19, [sp, #88]
  443e00:	cbz	x19, 443ea8 <ferror@plt+0x3ff18>
  443e04:	adrp	x26, 450000 <ferror@plt+0x4c070>
  443e08:	add	x26, x26, #0xc0
  443e0c:	mov	x0, x26
  443e10:	mov	x1, x19
  443e14:	bl	4431b8 <ferror@plt+0x3f228>
  443e18:	mov	x21, x0
  443e1c:	cmn	x0, #0x1
  443e20:	b.eq	443ee4 <ferror@plt+0x3ff54>  // b.none
  443e24:	mov	x5, x22
  443e28:	mov	x4, x25
  443e2c:	mov	x3, x23
  443e30:	mov	x1, x24
  443e34:	mov	x2, x0
  443e38:	mov	x0, x20
  443e3c:	bl	443320 <ferror@plt+0x3f390>
  443e40:	mov	x19, x0
  443e44:	mov	x0, x21
  443e48:	bl	403560 <iconv_close@plt>
  443e4c:	mov	x0, x19
  443e50:	ldp	x19, x20, [sp, #16]
  443e54:	ldp	x21, x22, [sp, #32]
  443e58:	ldp	x23, x24, [sp, #48]
  443e5c:	ldp	x25, x26, [sp, #64]
  443e60:	ldp	x29, x30, [sp], #96
  443e64:	ret
  443e68:	adrp	x1, 489000 <ferror@plt+0x85070>
  443e6c:	add	x1, x1, #0xc30
  443e70:	add	x1, x1, #0xa8
  443e74:	mov	x19, #0x0                   	// #0
  443e78:	adrp	x2, 44c000 <ferror@plt+0x48070>
  443e7c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443e80:	add	x2, x2, #0x3c8
  443e84:	add	x0, x0, #0xf78
  443e88:	bl	419d28 <ferror@plt+0x15d98>
  443e8c:	mov	x0, x19
  443e90:	ldp	x19, x20, [sp, #16]
  443e94:	ldp	x21, x22, [sp, #32]
  443e98:	ldp	x23, x24, [sp, #48]
  443e9c:	ldp	x25, x26, [sp, #64]
  443ea0:	ldp	x29, x30, [sp], #96
  443ea4:	ret
  443ea8:	adrp	x1, 489000 <ferror@plt+0x85070>
  443eac:	add	x1, x1, #0xc30
  443eb0:	add	x1, x1, #0xa8
  443eb4:	adrp	x2, 489000 <ferror@plt+0x85070>
  443eb8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  443ebc:	add	x2, x2, #0x9d0
  443ec0:	add	x0, x0, #0xf78
  443ec4:	bl	419d28 <ferror@plt+0x15d98>
  443ec8:	mov	x0, x19
  443ecc:	ldp	x19, x20, [sp, #16]
  443ed0:	ldp	x21, x22, [sp, #32]
  443ed4:	ldp	x23, x24, [sp, #48]
  443ed8:	ldp	x25, x26, [sp, #64]
  443edc:	ldp	x29, x30, [sp], #96
  443ee0:	ret
  443ee4:	cbz	x22, 443f34 <ferror@plt+0x3ffa4>
  443ee8:	bl	403e80 <__errno_location@plt>
  443eec:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  443ef0:	ldr	w0, [x0]
  443ef4:	ldr	w1, [x20, #148]
  443ef8:	cmp	w0, #0x16
  443efc:	b.eq	443f4c <ferror@plt+0x3ffbc>  // b.none
  443f00:	cbnz	w1, 443f18 <ferror@plt+0x3ff88>
  443f04:	adrp	x0, 489000 <ferror@plt+0x85070>
  443f08:	add	x0, x0, #0x968
  443f0c:	bl	421a88 <ferror@plt+0x1daf8>
  443f10:	mov	w1, w0
  443f14:	str	w0, [x20, #148]
  443f18:	adrp	x3, 489000 <ferror@plt+0x85070>
  443f1c:	mov	x5, x26
  443f20:	mov	x4, x19
  443f24:	mov	x0, x22
  443f28:	add	x3, x3, #0xa28
  443f2c:	mov	w2, #0x2                   	// #2
  443f30:	bl	409b68 <ferror@plt+0x5bd8>
  443f34:	cbz	x23, 443f3c <ferror@plt+0x3ffac>
  443f38:	str	xzr, [x23]
  443f3c:	mov	x19, #0x0                   	// #0
  443f40:	cbz	x25, 443ddc <ferror@plt+0x3fe4c>
  443f44:	str	xzr, [x25]
  443f48:	b	443ddc <ferror@plt+0x3fe4c>
  443f4c:	cbnz	w1, 443f64 <ferror@plt+0x3ffd4>
  443f50:	adrp	x0, 489000 <ferror@plt+0x85070>
  443f54:	add	x0, x0, #0x968
  443f58:	bl	421a88 <ferror@plt+0x1daf8>
  443f5c:	mov	w1, w0
  443f60:	str	w0, [x20, #148]
  443f64:	adrp	x3, 489000 <ferror@plt+0x85070>
  443f68:	mov	x5, x26
  443f6c:	mov	x4, x19
  443f70:	mov	x0, x22
  443f74:	add	x3, x3, #0x9e8
  443f78:	mov	w2, #0x0                   	// #0
  443f7c:	bl	409b68 <ferror@plt+0x5bd8>
  443f80:	cbnz	x23, 443f38 <ferror@plt+0x3ffa8>
  443f84:	b	443f3c <ferror@plt+0x3ffac>
  443f88:	stp	x29, x30, [sp, #-96]!
  443f8c:	mov	x29, sp
  443f90:	stp	x19, x20, [sp, #16]
  443f94:	mov	x20, x0
  443f98:	add	x0, sp, #0x58
  443f9c:	stp	x21, x22, [sp, #32]
  443fa0:	mov	x22, x4
  443fa4:	stp	x23, x24, [sp, #48]
  443fa8:	mov	x24, x1
  443fac:	mov	x23, x2
  443fb0:	stp	x25, x26, [sp, #64]
  443fb4:	mov	x25, x3
  443fb8:	bl	442750 <ferror@plt+0x3e7c0>
  443fbc:	cbz	w0, 443ff8 <ferror@plt+0x40068>
  443fc0:	mov	x4, x22
  443fc4:	mov	x3, x25
  443fc8:	mov	x2, x23
  443fcc:	mov	x1, x24
  443fd0:	mov	x0, x20
  443fd4:	bl	443090 <ferror@plt+0x3f100>
  443fd8:	mov	x19, x0
  443fdc:	mov	x0, x19
  443fe0:	ldp	x19, x20, [sp, #16]
  443fe4:	ldp	x21, x22, [sp, #32]
  443fe8:	ldp	x23, x24, [sp, #48]
  443fec:	ldp	x25, x26, [sp, #64]
  443ff0:	ldp	x29, x30, [sp], #96
  443ff4:	ret
  443ff8:	ldr	x19, [sp, #88]
  443ffc:	cbz	x20, 444068 <ferror@plt+0x400d8>
  444000:	cbz	x19, 4440a8 <ferror@plt+0x40118>
  444004:	adrp	x26, 450000 <ferror@plt+0x4c070>
  444008:	add	x26, x26, #0xc0
  44400c:	mov	x1, x26
  444010:	mov	x0, x19
  444014:	bl	4431b8 <ferror@plt+0x3f228>
  444018:	mov	x21, x0
  44401c:	cmn	x0, #0x1
  444020:	b.eq	4440e4 <ferror@plt+0x40154>  // b.none
  444024:	mov	x5, x22
  444028:	mov	x4, x25
  44402c:	mov	x3, x23
  444030:	mov	x1, x24
  444034:	mov	x2, x0
  444038:	mov	x0, x20
  44403c:	bl	443320 <ferror@plt+0x3f390>
  444040:	mov	x19, x0
  444044:	mov	x0, x21
  444048:	bl	403560 <iconv_close@plt>
  44404c:	mov	x0, x19
  444050:	ldp	x19, x20, [sp, #16]
  444054:	ldp	x21, x22, [sp, #32]
  444058:	ldp	x23, x24, [sp, #48]
  44405c:	ldp	x25, x26, [sp, #64]
  444060:	ldp	x29, x30, [sp], #96
  444064:	ret
  444068:	adrp	x1, 489000 <ferror@plt+0x85070>
  44406c:	add	x1, x1, #0xc30
  444070:	add	x1, x1, #0xa8
  444074:	mov	x19, #0x0                   	// #0
  444078:	adrp	x2, 44c000 <ferror@plt+0x48070>
  44407c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  444080:	add	x2, x2, #0x3c8
  444084:	add	x0, x0, #0xf78
  444088:	bl	419d28 <ferror@plt+0x15d98>
  44408c:	mov	x0, x19
  444090:	ldp	x19, x20, [sp, #16]
  444094:	ldp	x21, x22, [sp, #32]
  444098:	ldp	x23, x24, [sp, #48]
  44409c:	ldp	x25, x26, [sp, #64]
  4440a0:	ldp	x29, x30, [sp], #96
  4440a4:	ret
  4440a8:	adrp	x1, 489000 <ferror@plt+0x85070>
  4440ac:	add	x1, x1, #0xc30
  4440b0:	add	x1, x1, #0xa8
  4440b4:	adrp	x2, 489000 <ferror@plt+0x85070>
  4440b8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4440bc:	add	x2, x2, #0x9b8
  4440c0:	add	x0, x0, #0xf78
  4440c4:	bl	419d28 <ferror@plt+0x15d98>
  4440c8:	mov	x0, x19
  4440cc:	ldp	x19, x20, [sp, #16]
  4440d0:	ldp	x21, x22, [sp, #32]
  4440d4:	ldp	x23, x24, [sp, #48]
  4440d8:	ldp	x25, x26, [sp, #64]
  4440dc:	ldp	x29, x30, [sp], #96
  4440e0:	ret
  4440e4:	cbz	x22, 444134 <ferror@plt+0x401a4>
  4440e8:	bl	403e80 <__errno_location@plt>
  4440ec:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4440f0:	ldr	w0, [x0]
  4440f4:	ldr	w1, [x20, #148]
  4440f8:	cmp	w0, #0x16
  4440fc:	b.eq	44414c <ferror@plt+0x401bc>  // b.none
  444100:	cbnz	w1, 444118 <ferror@plt+0x40188>
  444104:	adrp	x0, 489000 <ferror@plt+0x85070>
  444108:	add	x0, x0, #0x968
  44410c:	bl	421a88 <ferror@plt+0x1daf8>
  444110:	mov	w1, w0
  444114:	str	w0, [x20, #148]
  444118:	adrp	x3, 489000 <ferror@plt+0x85070>
  44411c:	mov	x5, x19
  444120:	mov	x4, x26
  444124:	mov	x0, x22
  444128:	add	x3, x3, #0xa28
  44412c:	mov	w2, #0x2                   	// #2
  444130:	bl	409b68 <ferror@plt+0x5bd8>
  444134:	cbz	x23, 44413c <ferror@plt+0x401ac>
  444138:	str	xzr, [x23]
  44413c:	mov	x19, #0x0                   	// #0
  444140:	cbz	x25, 443fdc <ferror@plt+0x4004c>
  444144:	str	xzr, [x25]
  444148:	b	443fdc <ferror@plt+0x4004c>
  44414c:	cbnz	w1, 444164 <ferror@plt+0x401d4>
  444150:	adrp	x0, 489000 <ferror@plt+0x85070>
  444154:	add	x0, x0, #0x968
  444158:	bl	421a88 <ferror@plt+0x1daf8>
  44415c:	mov	w1, w0
  444160:	str	w0, [x20, #148]
  444164:	adrp	x3, 489000 <ferror@plt+0x85070>
  444168:	mov	x5, x19
  44416c:	mov	x4, x26
  444170:	mov	x0, x22
  444174:	add	x3, x3, #0x9e8
  444178:	mov	w2, #0x0                   	// #0
  44417c:	bl	409b68 <ferror@plt+0x5bd8>
  444180:	cbnz	x23, 444138 <ferror@plt+0x401a8>
  444184:	b	44413c <ferror@plt+0x401ac>
  444188:	stp	x29, x30, [sp, #-80]!
  44418c:	mov	x29, sp
  444190:	stp	x19, x20, [sp, #16]
  444194:	adrp	x20, 4ac000 <ferror@plt+0xa8070>
  444198:	add	x20, x20, #0x940
  44419c:	stp	x21, x22, [sp, #32]
  4441a0:	mov	x21, x0
  4441a4:	mov	x0, x20
  4441a8:	bl	43c728 <ferror@plt+0x38798>
  4441ac:	mov	x19, x0
  4441b0:	cbz	x0, 444268 <ferror@plt+0x402d8>
  4441b4:	add	x0, sp, #0x40
  4441b8:	bl	442750 <ferror@plt+0x3e7c0>
  4441bc:	ldr	x20, [x19, #8]
  4441c0:	cbz	x20, 4441f4 <ferror@plt+0x40264>
  4441c4:	ldr	x1, [sp, #64]
  4441c8:	mov	x0, x20
  4441cc:	bl	403ad0 <strcmp@plt>
  4441d0:	cbnz	w0, 4441f4 <ferror@plt+0x40264>
  4441d4:	cbz	x21, 4441e0 <ferror@plt+0x40250>
  4441d8:	ldr	x0, [x19, #16]
  4441dc:	str	x0, [x21]
  4441e0:	ldr	w0, [x19]
  4441e4:	ldp	x19, x20, [sp, #16]
  4441e8:	ldp	x21, x22, [sp, #32]
  4441ec:	ldp	x29, x30, [sp], #80
  4441f0:	ret
  4441f4:	mov	x0, x20
  4441f8:	bl	417d40 <ferror@plt+0x13db0>
  4441fc:	ldr	x0, [x19, #16]
  444200:	bl	429b98 <ferror@plt+0x25c08>
  444204:	ldr	x0, [sp, #64]
  444208:	bl	427a88 <ferror@plt+0x23af8>
  44420c:	str	x0, [x19, #8]
  444210:	adrp	x0, 489000 <ferror@plt+0x85070>
  444214:	add	x0, x0, #0xa90
  444218:	bl	403e90 <getenv@plt>
  44421c:	cbz	x0, 444228 <ferror@plt+0x40298>
  444220:	ldrb	w1, [x0]
  444224:	cbnz	w1, 444284 <ferror@plt+0x402f4>
  444228:	adrp	x0, 489000 <ferror@plt+0x85070>
  44422c:	add	x0, x0, #0xab0
  444230:	bl	403e90 <getenv@plt>
  444234:	cbz	x0, 444330 <ferror@plt+0x403a0>
  444238:	mov	x0, #0x10                  	// #16
  44423c:	bl	417c60 <ferror@plt+0x13cd0>
  444240:	str	x0, [x19, #16]
  444244:	add	x0, sp, #0x48
  444248:	bl	442750 <ferror@plt+0x3e7c0>
  44424c:	mov	w1, w0
  444250:	ldr	x20, [x19, #16]
  444254:	ldr	x0, [sp, #72]
  444258:	str	w1, [x19]
  44425c:	bl	427a88 <ferror@plt+0x23af8>
  444260:	str	x0, [x20]
  444264:	b	4441d4 <ferror@plt+0x40244>
  444268:	mov	x0, #0x18                  	// #24
  44426c:	bl	417c60 <ferror@plt+0x13cd0>
  444270:	mov	x19, x0
  444274:	mov	x0, x20
  444278:	mov	x1, x19
  44427c:	bl	43c758 <ferror@plt+0x387c8>
  444280:	b	4441b4 <ferror@plt+0x40224>
  444284:	mov	w2, #0x0                   	// #0
  444288:	adrp	x1, 488000 <ferror@plt+0x84070>
  44428c:	add	x1, x1, #0x2c8
  444290:	stp	x23, x24, [sp, #48]
  444294:	bl	4296f8 <ferror@plt+0x25768>
  444298:	ldr	x22, [x0]
  44429c:	mov	x23, x0
  4442a0:	str	x23, [x19, #16]
  4442a4:	adrp	x1, 450000 <ferror@plt+0x4c070>
  4442a8:	mov	x0, x22
  4442ac:	add	x1, x1, #0xc0
  4442b0:	adrp	x24, 489000 <ferror@plt+0x85070>
  4442b4:	bl	403ad0 <strcmp@plt>
  4442b8:	add	x24, x24, #0xaa8
  4442bc:	cmp	w0, #0x0
  4442c0:	cset	w0, eq  // eq = none
  4442c4:	mov	x20, #0x0                   	// #0
  4442c8:	str	w0, [x19]
  4442cc:	nop
  4442d0:	mov	x1, x22
  4442d4:	mov	x0, x24
  4442d8:	bl	403ad0 <strcmp@plt>
  4442dc:	cbz	w0, 4442f4 <ferror@plt+0x40364>
  4442e0:	add	x20, x20, #0x8
  4442e4:	ldr	x22, [x23, x20]
  4442e8:	cbnz	x22, 4442d0 <ferror@plt+0x40340>
  4442ec:	ldp	x23, x24, [sp, #48]
  4442f0:	b	4441d4 <ferror@plt+0x40244>
  4442f4:	add	x0, sp, #0x48
  4442f8:	bl	442750 <ferror@plt+0x3e7c0>
  4442fc:	ldr	x0, [x19, #16]
  444300:	ldr	x0, [x0, x20]
  444304:	bl	417d40 <ferror@plt+0x13db0>
  444308:	ldr	x0, [sp, #72]
  44430c:	ldr	x22, [x19, #16]
  444310:	bl	427a88 <ferror@plt+0x23af8>
  444314:	ldr	x23, [x19, #16]
  444318:	str	x0, [x22, x20]
  44431c:	add	x20, x20, #0x8
  444320:	ldr	x22, [x23, x20]
  444324:	cbnz	x22, 4442d0 <ferror@plt+0x40340>
  444328:	ldp	x23, x24, [sp, #48]
  44432c:	b	4441d4 <ferror@plt+0x40244>
  444330:	mov	x0, #0x18                  	// #24
  444334:	bl	417c60 <ferror@plt+0x13cd0>
  444338:	mov	w1, #0x1                   	// #1
  44433c:	mov	x20, x0
  444340:	str	w1, [x19]
  444344:	adrp	x0, 450000 <ferror@plt+0x4c070>
  444348:	str	x20, [x19, #16]
  44434c:	add	x0, x0, #0xc0
  444350:	bl	427a88 <ferror@plt+0x23af8>
  444354:	mov	x1, x0
  444358:	str	x1, [x20]
  44435c:	add	x0, sp, #0x48
  444360:	bl	442750 <ferror@plt+0x3e7c0>
  444364:	cbnz	w0, 4441d4 <ferror@plt+0x40244>
  444368:	ldr	x20, [x19, #16]
  44436c:	ldr	x0, [sp, #72]
  444370:	bl	427a88 <ferror@plt+0x23af8>
  444374:	str	x0, [x20, #8]
  444378:	b	4441d4 <ferror@plt+0x40244>
  44437c:	nop
  444380:	stp	x29, x30, [sp, #-96]!
  444384:	mov	x29, sp
  444388:	stp	x19, x20, [sp, #16]
  44438c:	cbz	x0, 444460 <ferror@plt+0x404d0>
  444390:	mov	x20, x0
  444394:	add	x0, sp, #0x58
  444398:	stp	x21, x22, [sp, #32]
  44439c:	mov	x22, x3
  4443a0:	mov	x21, x4
  4443a4:	stp	x23, x24, [sp, #48]
  4443a8:	mov	x24, x1
  4443ac:	mov	x23, x2
  4443b0:	bl	444188 <ferror@plt+0x401f8>
  4443b4:	ldr	x1, [sp, #88]
  4443b8:	ldr	x19, [x1]
  4443bc:	cbnz	w0, 44442c <ferror@plt+0x4049c>
  4443c0:	cbz	x19, 444494 <ferror@plt+0x40504>
  4443c4:	stp	x25, x26, [sp, #64]
  4443c8:	adrp	x26, 450000 <ferror@plt+0x4c070>
  4443cc:	add	x26, x26, #0xc0
  4443d0:	mov	x0, x26
  4443d4:	mov	x1, x19
  4443d8:	bl	4431b8 <ferror@plt+0x3f228>
  4443dc:	mov	x25, x0
  4443e0:	cmn	x0, #0x1
  4443e4:	b.eq	4444cc <ferror@plt+0x4053c>  // b.none
  4443e8:	mov	x5, x21
  4443ec:	mov	x4, x22
  4443f0:	mov	x3, x23
  4443f4:	mov	x1, x24
  4443f8:	mov	x2, x0
  4443fc:	mov	x0, x20
  444400:	bl	443320 <ferror@plt+0x3f390>
  444404:	mov	x19, x0
  444408:	mov	x0, x25
  44440c:	bl	403560 <iconv_close@plt>
  444410:	mov	x0, x19
  444414:	ldp	x19, x20, [sp, #16]
  444418:	ldp	x21, x22, [sp, #32]
  44441c:	ldp	x23, x24, [sp, #48]
  444420:	ldp	x25, x26, [sp, #64]
  444424:	ldp	x29, x30, [sp], #96
  444428:	ret
  44442c:	mov	x4, x21
  444430:	mov	x3, x22
  444434:	mov	x2, x23
  444438:	mov	x1, x24
  44443c:	mov	x0, x20
  444440:	bl	443090 <ferror@plt+0x3f100>
  444444:	ldp	x21, x22, [sp, #32]
  444448:	mov	x19, x0
  44444c:	ldp	x23, x24, [sp, #48]
  444450:	mov	x0, x19
  444454:	ldp	x19, x20, [sp, #16]
  444458:	ldp	x29, x30, [sp], #96
  44445c:	ret
  444460:	adrp	x1, 489000 <ferror@plt+0x85070>
  444464:	add	x1, x1, #0xc30
  444468:	add	x1, x1, #0xe8
  44446c:	mov	x19, #0x0                   	// #0
  444470:	adrp	x2, 489000 <ferror@plt+0x85070>
  444474:	adrp	x0, 44d000 <ferror@plt+0x49070>
  444478:	add	x2, x2, #0xac8
  44447c:	add	x0, x0, #0xf78
  444480:	bl	419d28 <ferror@plt+0x15d98>
  444484:	mov	x0, x19
  444488:	ldp	x19, x20, [sp, #16]
  44448c:	ldp	x29, x30, [sp], #96
  444490:	ret
  444494:	adrp	x1, 489000 <ferror@plt+0x85070>
  444498:	add	x1, x1, #0xc30
  44449c:	add	x1, x1, #0xa8
  4444a0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4444a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4444a8:	add	x2, x2, #0x9d0
  4444ac:	add	x0, x0, #0xf78
  4444b0:	bl	419d28 <ferror@plt+0x15d98>
  4444b4:	mov	x0, x19
  4444b8:	ldp	x19, x20, [sp, #16]
  4444bc:	ldp	x21, x22, [sp, #32]
  4444c0:	ldp	x23, x24, [sp, #48]
  4444c4:	ldp	x29, x30, [sp], #96
  4444c8:	ret
  4444cc:	cbz	x21, 44451c <ferror@plt+0x4058c>
  4444d0:	bl	403e80 <__errno_location@plt>
  4444d4:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4444d8:	ldr	w0, [x0]
  4444dc:	ldr	w1, [x20, #148]
  4444e0:	cmp	w0, #0x16
  4444e4:	b.eq	444540 <ferror@plt+0x405b0>  // b.none
  4444e8:	cbnz	w1, 444500 <ferror@plt+0x40570>
  4444ec:	adrp	x0, 489000 <ferror@plt+0x85070>
  4444f0:	add	x0, x0, #0x968
  4444f4:	bl	421a88 <ferror@plt+0x1daf8>
  4444f8:	mov	w1, w0
  4444fc:	str	w0, [x20, #148]
  444500:	adrp	x3, 489000 <ferror@plt+0x85070>
  444504:	mov	x5, x26
  444508:	mov	x4, x19
  44450c:	mov	x0, x21
  444510:	add	x3, x3, #0xa28
  444514:	mov	w2, #0x2                   	// #2
  444518:	bl	409b68 <ferror@plt+0x5bd8>
  44451c:	cbz	x23, 444524 <ferror@plt+0x40594>
  444520:	str	xzr, [x23]
  444524:	mov	x19, #0x0                   	// #0
  444528:	cbz	x22, 44457c <ferror@plt+0x405ec>
  44452c:	ldp	x23, x24, [sp, #48]
  444530:	ldp	x25, x26, [sp, #64]
  444534:	str	xzr, [x22]
  444538:	ldp	x21, x22, [sp, #32]
  44453c:	b	444450 <ferror@plt+0x404c0>
  444540:	cbnz	w1, 444558 <ferror@plt+0x405c8>
  444544:	adrp	x0, 489000 <ferror@plt+0x85070>
  444548:	add	x0, x0, #0x968
  44454c:	bl	421a88 <ferror@plt+0x1daf8>
  444550:	mov	w1, w0
  444554:	str	w0, [x20, #148]
  444558:	adrp	x3, 489000 <ferror@plt+0x85070>
  44455c:	mov	x5, x26
  444560:	mov	x4, x19
  444564:	mov	x0, x21
  444568:	add	x3, x3, #0x9e8
  44456c:	mov	w2, #0x0                   	// #0
  444570:	bl	409b68 <ferror@plt+0x5bd8>
  444574:	cbnz	x23, 444520 <ferror@plt+0x40590>
  444578:	b	444524 <ferror@plt+0x40594>
  44457c:	ldp	x21, x22, [sp, #32]
  444580:	ldp	x23, x24, [sp, #48]
  444584:	ldp	x25, x26, [sp, #64]
  444588:	b	444450 <ferror@plt+0x404c0>
  44458c:	nop
  444590:	stp	x29, x30, [sp, #-96]!
  444594:	mov	x29, sp
  444598:	stp	x19, x20, [sp, #16]
  44459c:	mov	x20, x0
  4445a0:	add	x0, sp, #0x58
  4445a4:	stp	x21, x22, [sp, #32]
  4445a8:	mov	x22, x3
  4445ac:	stp	x23, x24, [sp, #48]
  4445b0:	mov	x24, x1
  4445b4:	mov	x23, x2
  4445b8:	stp	x25, x26, [sp, #64]
  4445bc:	mov	x25, x4
  4445c0:	bl	444188 <ferror@plt+0x401f8>
  4445c4:	ldr	x5, [sp, #88]
  4445c8:	ldr	x19, [x5]
  4445cc:	cbz	w0, 444608 <ferror@plt+0x40678>
  4445d0:	mov	x4, x25
  4445d4:	mov	x3, x22
  4445d8:	mov	x2, x23
  4445dc:	mov	x1, x24
  4445e0:	mov	x0, x20
  4445e4:	bl	443090 <ferror@plt+0x3f100>
  4445e8:	mov	x19, x0
  4445ec:	mov	x0, x19
  4445f0:	ldp	x19, x20, [sp, #16]
  4445f4:	ldp	x21, x22, [sp, #32]
  4445f8:	ldp	x23, x24, [sp, #48]
  4445fc:	ldp	x25, x26, [sp, #64]
  444600:	ldp	x29, x30, [sp], #96
  444604:	ret
  444608:	cbz	x20, 444674 <ferror@plt+0x406e4>
  44460c:	cbz	x19, 4446b4 <ferror@plt+0x40724>
  444610:	adrp	x26, 450000 <ferror@plt+0x4c070>
  444614:	add	x26, x26, #0xc0
  444618:	mov	x1, x26
  44461c:	mov	x0, x19
  444620:	bl	4431b8 <ferror@plt+0x3f228>
  444624:	mov	x21, x0
  444628:	cmn	x0, #0x1
  44462c:	b.eq	4446f0 <ferror@plt+0x40760>  // b.none
  444630:	mov	x5, x25
  444634:	mov	x4, x22
  444638:	mov	x3, x23
  44463c:	mov	x1, x24
  444640:	mov	x2, x0
  444644:	mov	x0, x20
  444648:	bl	443320 <ferror@plt+0x3f390>
  44464c:	mov	x19, x0
  444650:	mov	x0, x21
  444654:	bl	403560 <iconv_close@plt>
  444658:	mov	x0, x19
  44465c:	ldp	x19, x20, [sp, #16]
  444660:	ldp	x21, x22, [sp, #32]
  444664:	ldp	x23, x24, [sp, #48]
  444668:	ldp	x25, x26, [sp, #64]
  44466c:	ldp	x29, x30, [sp], #96
  444670:	ret
  444674:	adrp	x1, 489000 <ferror@plt+0x85070>
  444678:	add	x1, x1, #0xc30
  44467c:	add	x1, x1, #0xa8
  444680:	mov	x19, #0x0                   	// #0
  444684:	adrp	x2, 44c000 <ferror@plt+0x48070>
  444688:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44468c:	add	x2, x2, #0x3c8
  444690:	add	x0, x0, #0xf78
  444694:	bl	419d28 <ferror@plt+0x15d98>
  444698:	mov	x0, x19
  44469c:	ldp	x19, x20, [sp, #16]
  4446a0:	ldp	x21, x22, [sp, #32]
  4446a4:	ldp	x23, x24, [sp, #48]
  4446a8:	ldp	x25, x26, [sp, #64]
  4446ac:	ldp	x29, x30, [sp], #96
  4446b0:	ret
  4446b4:	adrp	x1, 489000 <ferror@plt+0x85070>
  4446b8:	add	x1, x1, #0xc30
  4446bc:	add	x1, x1, #0xa8
  4446c0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4446c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4446c8:	add	x2, x2, #0x9b8
  4446cc:	add	x0, x0, #0xf78
  4446d0:	bl	419d28 <ferror@plt+0x15d98>
  4446d4:	mov	x0, x19
  4446d8:	ldp	x19, x20, [sp, #16]
  4446dc:	ldp	x21, x22, [sp, #32]
  4446e0:	ldp	x23, x24, [sp, #48]
  4446e4:	ldp	x25, x26, [sp, #64]
  4446e8:	ldp	x29, x30, [sp], #96
  4446ec:	ret
  4446f0:	cbz	x25, 444740 <ferror@plt+0x407b0>
  4446f4:	bl	403e80 <__errno_location@plt>
  4446f8:	adrp	x20, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4446fc:	ldr	w0, [x0]
  444700:	ldr	w1, [x20, #148]
  444704:	cmp	w0, #0x16
  444708:	b.eq	444758 <ferror@plt+0x407c8>  // b.none
  44470c:	cbnz	w1, 444724 <ferror@plt+0x40794>
  444710:	adrp	x0, 489000 <ferror@plt+0x85070>
  444714:	add	x0, x0, #0x968
  444718:	bl	421a88 <ferror@plt+0x1daf8>
  44471c:	mov	w1, w0
  444720:	str	w0, [x20, #148]
  444724:	adrp	x3, 489000 <ferror@plt+0x85070>
  444728:	mov	x5, x19
  44472c:	mov	x4, x26
  444730:	mov	x0, x25
  444734:	add	x3, x3, #0xa28
  444738:	mov	w2, #0x2                   	// #2
  44473c:	bl	409b68 <ferror@plt+0x5bd8>
  444740:	cbz	x23, 444748 <ferror@plt+0x407b8>
  444744:	str	xzr, [x23]
  444748:	mov	x19, #0x0                   	// #0
  44474c:	cbz	x22, 4445ec <ferror@plt+0x4065c>
  444750:	str	xzr, [x22]
  444754:	b	4445ec <ferror@plt+0x4065c>
  444758:	cbnz	w1, 444770 <ferror@plt+0x407e0>
  44475c:	adrp	x0, 489000 <ferror@plt+0x85070>
  444760:	add	x0, x0, #0x968
  444764:	bl	421a88 <ferror@plt+0x1daf8>
  444768:	mov	w1, w0
  44476c:	str	w0, [x20, #148]
  444770:	adrp	x3, 489000 <ferror@plt+0x85070>
  444774:	mov	x5, x19
  444778:	mov	x4, x26
  44477c:	mov	x0, x25
  444780:	add	x3, x3, #0x9e8
  444784:	mov	w2, #0x0                   	// #0
  444788:	bl	409b68 <ferror@plt+0x5bd8>
  44478c:	cbnz	x23, 444744 <ferror@plt+0x407b4>
  444790:	b	444748 <ferror@plt+0x407b8>
  444794:	nop
  444798:	stp	x29, x30, [sp, #-96]!
  44479c:	mov	x29, sp
  4447a0:	stp	x19, x20, [sp, #16]
  4447a4:	mov	x20, x0
  4447a8:	stp	x21, x22, [sp, #32]
  4447ac:	mov	x22, x1
  4447b0:	stp	x23, x24, [sp, #48]
  4447b4:	mov	x24, x2
  4447b8:	stp	x25, x26, [sp, #64]
  4447bc:	str	x27, [sp, #80]
  4447c0:	cbz	x1, 4447c8 <ferror@plt+0x40838>
  4447c4:	str	xzr, [x1]
  4447c8:	adrp	x21, 489000 <ferror@plt+0x85070>
  4447cc:	mov	x19, #0x0                   	// #0
  4447d0:	add	x21, x21, #0xae0
  4447d4:	mov	w0, #0x66                  	// #102
  4447d8:	b	4447fc <ferror@plt+0x4086c>
  4447dc:	bl	428cd0 <ferror@plt+0x24d40>
  4447e0:	and	w23, w0, #0xff
  4447e4:	mov	w0, w25
  4447e8:	bl	428cd0 <ferror@plt+0x24d40>
  4447ec:	cmp	w23, w0, uxtb
  4447f0:	b.ne	444808 <ferror@plt+0x40878>  // b.any
  4447f4:	ldrb	w0, [x19, x21]
  4447f8:	cbz	w0, 444848 <ferror@plt+0x408b8>
  4447fc:	ldrb	w25, [x20, x19]
  444800:	add	x19, x19, #0x1
  444804:	cbnz	w25, 4447dc <ferror@plt+0x4084c>
  444808:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44480c:	ldr	w1, [x19, #148]
  444810:	cbnz	w1, 444828 <ferror@plt+0x40898>
  444814:	adrp	x0, 489000 <ferror@plt+0x85070>
  444818:	add	x0, x0, #0x968
  44481c:	bl	421a88 <ferror@plt+0x1daf8>
  444820:	mov	w1, w0
  444824:	str	w0, [x19, #148]
  444828:	mov	x4, x20
  44482c:	mov	x0, x24
  444830:	adrp	x3, 489000 <ferror@plt+0x85070>
  444834:	mov	w2, #0x4                   	// #4
  444838:	add	x3, x3, #0xae8
  44483c:	mov	x19, #0x0                   	// #0
  444840:	bl	409b68 <ferror@plt+0x5bd8>
  444844:	b	444910 <ferror@plt+0x40980>
  444848:	add	x21, x20, #0x5
  44484c:	mov	w1, #0x23                  	// #35
  444850:	mov	x0, x21
  444854:	bl	403c40 <strchr@plt>
  444858:	mov	x19, x0
  44485c:	cbnz	x0, 444938 <ferror@plt+0x409a8>
  444860:	adrp	x26, 489000 <ferror@plt+0x85070>
  444864:	mov	x23, #0x0                   	// #0
  444868:	add	x26, x26, #0xb58
  44486c:	mov	w0, #0x2f                  	// #47
  444870:	b	444894 <ferror@plt+0x40904>
  444874:	bl	428cd0 <ferror@plt+0x24d40>
  444878:	and	w25, w0, #0xff
  44487c:	mov	w0, w27
  444880:	bl	428cd0 <ferror@plt+0x24d40>
  444884:	cmp	w25, w0, uxtb
  444888:	b.ne	4448a0 <ferror@plt+0x40910>  // b.any
  44488c:	ldrb	w0, [x23, x26]
  444890:	cbz	w0, 444930 <ferror@plt+0x409a0>
  444894:	ldrb	w27, [x21, x23]
  444898:	add	x23, x23, #0x1
  44489c:	cbnz	w27, 444874 <ferror@plt+0x408e4>
  4448a0:	adrp	x26, 489000 <ferror@plt+0x85070>
  4448a4:	mov	x23, #0x0                   	// #0
  4448a8:	add	x26, x26, #0xb60
  4448ac:	mov	w0, #0x2f                  	// #47
  4448b0:	b	4448d4 <ferror@plt+0x40944>
  4448b4:	bl	428cd0 <ferror@plt+0x24d40>
  4448b8:	and	w25, w0, #0xff
  4448bc:	mov	w0, w27
  4448c0:	bl	428cd0 <ferror@plt+0x24d40>
  4448c4:	cmp	w25, w0, uxtb
  4448c8:	b.ne	4448e0 <ferror@plt+0x40950>  // b.any
  4448cc:	ldrb	w0, [x23, x26]
  4448d0:	cbz	w0, 444994 <ferror@plt+0x40a04>
  4448d4:	ldrb	w27, [x21, x23]
  4448d8:	add	x23, x23, #0x1
  4448dc:	cbnz	w27, 4448b4 <ferror@plt+0x40924>
  4448e0:	mov	x0, x21
  4448e4:	adrp	x2, 44c000 <ferror@plt+0x48070>
  4448e8:	mov	w3, #0x0                   	// #0
  4448ec:	add	x2, x2, #0xd08
  4448f0:	mov	w1, #0xffffffff            	// #-1
  4448f4:	bl	442d20 <ferror@plt+0x3ed90>
  4448f8:	mov	x21, x0
  4448fc:	cbz	x0, 444a2c <ferror@plt+0x40a9c>
  444900:	bl	427a88 <ferror@plt+0x23af8>
  444904:	mov	x19, x0
  444908:	mov	x0, x21
  44490c:	bl	417d40 <ferror@plt+0x13db0>
  444910:	mov	x0, x19
  444914:	ldp	x19, x20, [sp, #16]
  444918:	ldp	x21, x22, [sp, #32]
  44491c:	ldp	x23, x24, [sp, #48]
  444920:	ldp	x25, x26, [sp, #64]
  444924:	ldr	x27, [sp, #80]
  444928:	ldp	x29, x30, [sp], #96
  44492c:	ret
  444930:	add	x21, x20, #0x7
  444934:	b	4448e0 <ferror@plt+0x40950>
  444938:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44493c:	ldr	w1, [x19, #148]
  444940:	cbnz	w1, 444958 <ferror@plt+0x409c8>
  444944:	adrp	x0, 489000 <ferror@plt+0x85070>
  444948:	add	x0, x0, #0x968
  44494c:	bl	421a88 <ferror@plt+0x1daf8>
  444950:	mov	w1, w0
  444954:	str	w0, [x19, #148]
  444958:	mov	x4, x20
  44495c:	mov	x0, x24
  444960:	mov	w2, #0x4                   	// #4
  444964:	mov	x19, #0x0                   	// #0
  444968:	adrp	x3, 489000 <ferror@plt+0x85070>
  44496c:	add	x3, x3, #0xb28
  444970:	bl	409b68 <ferror@plt+0x5bd8>
  444974:	mov	x0, x19
  444978:	ldp	x19, x20, [sp, #16]
  44497c:	ldp	x21, x22, [sp, #32]
  444980:	ldp	x23, x24, [sp, #48]
  444984:	ldp	x25, x26, [sp, #64]
  444988:	ldr	x27, [sp, #80]
  44498c:	ldp	x29, x30, [sp], #96
  444990:	ret
  444994:	add	x23, x20, #0x7
  444998:	mov	w1, #0x2f                  	// #47
  44499c:	mov	x0, x23
  4449a0:	bl	403c40 <strchr@plt>
  4449a4:	mov	x21, x0
  4449a8:	cbz	x0, 444a78 <ferror@plt+0x40ae8>
  4449ac:	sub	w1, w21, w23
  4449b0:	mov	x0, x23
  4449b4:	adrp	x2, 44b000 <ferror@plt+0x47070>
  4449b8:	mov	w3, #0x1                   	// #1
  4449bc:	add	x2, x2, #0xc80
  4449c0:	bl	442d20 <ferror@plt+0x3ed90>
  4449c4:	mov	x23, x0
  4449c8:	cbz	x0, 4449e8 <ferror@plt+0x40a58>
  4449cc:	ldrb	w1, [x0]
  4449d0:	cbz	w1, 4449dc <ferror@plt+0x40a4c>
  4449d4:	bl	442fb0 <ferror@plt+0x3f020>
  4449d8:	cbz	w0, 4449e8 <ferror@plt+0x40a58>
  4449dc:	cbz	x22, 444a6c <ferror@plt+0x40adc>
  4449e0:	str	x23, [x22]
  4449e4:	b	4448e0 <ferror@plt+0x40950>
  4449e8:	adrp	x21, 4ad000 <__environ@@GLIBC_2.17+0x680>
  4449ec:	mov	x0, x23
  4449f0:	bl	417d40 <ferror@plt+0x13db0>
  4449f4:	ldr	w1, [x21, #148]
  4449f8:	cbnz	w1, 444a10 <ferror@plt+0x40a80>
  4449fc:	adrp	x0, 489000 <ferror@plt+0x85070>
  444a00:	add	x0, x0, #0x968
  444a04:	bl	421a88 <ferror@plt+0x1daf8>
  444a08:	mov	w1, w0
  444a0c:	str	w0, [x21, #148]
  444a10:	mov	x4, x20
  444a14:	mov	x0, x24
  444a18:	adrp	x3, 489000 <ferror@plt+0x85070>
  444a1c:	mov	w2, #0x4                   	// #4
  444a20:	add	x3, x3, #0xb80
  444a24:	bl	409b68 <ferror@plt+0x5bd8>
  444a28:	b	444910 <ferror@plt+0x40980>
  444a2c:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  444a30:	ldr	w1, [x19, #148]
  444a34:	cbnz	w1, 444a4c <ferror@plt+0x40abc>
  444a38:	adrp	x0, 489000 <ferror@plt+0x85070>
  444a3c:	add	x0, x0, #0x968
  444a40:	bl	421a88 <ferror@plt+0x1daf8>
  444a44:	mov	w1, w0
  444a48:	str	w0, [x19, #148]
  444a4c:	mov	x4, x20
  444a50:	mov	x0, x24
  444a54:	adrp	x3, 489000 <ferror@plt+0x85070>
  444a58:	mov	w2, #0x4                   	// #4
  444a5c:	add	x3, x3, #0xba8
  444a60:	mov	x19, #0x0                   	// #0
  444a64:	bl	409b68 <ferror@plt+0x5bd8>
  444a68:	b	444910 <ferror@plt+0x40980>
  444a6c:	mov	x0, x23
  444a70:	bl	417d40 <ferror@plt+0x13db0>
  444a74:	b	4448e0 <ferror@plt+0x40950>
  444a78:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  444a7c:	ldr	w1, [x19, #148]
  444a80:	cbnz	w1, 444a98 <ferror@plt+0x40b08>
  444a84:	adrp	x0, 489000 <ferror@plt+0x85070>
  444a88:	add	x0, x0, #0x968
  444a8c:	bl	421a88 <ferror@plt+0x1daf8>
  444a90:	mov	w1, w0
  444a94:	str	w0, [x19, #148]
  444a98:	mov	x4, x20
  444a9c:	mov	x0, x24
  444aa0:	adrp	x3, 489000 <ferror@plt+0x85070>
  444aa4:	mov	w2, #0x4                   	// #4
  444aa8:	add	x3, x3, #0xb68
  444aac:	mov	x19, #0x0                   	// #0
  444ab0:	bl	409b68 <ferror@plt+0x5bd8>
  444ab4:	b	444910 <ferror@plt+0x40980>
  444ab8:	stp	x29, x30, [sp, #-48]!
  444abc:	mov	x29, sp
  444ac0:	str	x21, [sp, #32]
  444ac4:	cbz	x0, 444bb4 <ferror@plt+0x40c24>
  444ac8:	mov	x21, x2
  444acc:	stp	x19, x20, [sp, #16]
  444ad0:	mov	x19, x1
  444ad4:	mov	x20, x0
  444ad8:	bl	40bdd0 <ferror@plt+0x7e40>
  444adc:	cbz	w0, 444c50 <ferror@plt+0x40cc0>
  444ae0:	cbz	x19, 444be8 <ferror@plt+0x40c58>
  444ae4:	mov	x0, x19
  444ae8:	mov	x2, #0x0                   	// #0
  444aec:	mov	x1, #0xffffffffffffffff    	// #-1
  444af0:	bl	4374e0 <ferror@plt+0x33550>
  444af4:	cbz	w0, 444c04 <ferror@plt+0x40c74>
  444af8:	ldrb	w0, [x19]
  444afc:	cbz	w0, 444b40 <ferror@plt+0x40bb0>
  444b00:	mov	x0, x19
  444b04:	bl	442fb0 <ferror@plt+0x3f020>
  444b08:	cbz	w0, 444c04 <ferror@plt+0x40c74>
  444b0c:	mov	x0, x19
  444b10:	mov	w1, #0x10                  	// #16
  444b14:	bl	442ea8 <ferror@plt+0x3ef18>
  444b18:	mov	x19, x0
  444b1c:	mov	w1, #0x8                   	// #8
  444b20:	mov	x0, x20
  444b24:	bl	442ea8 <ferror@plt+0x3ef18>
  444b28:	mov	x20, x0
  444b2c:	cmp	x19, #0x0
  444b30:	adrp	x1, 44b000 <ferror@plt+0x47070>
  444b34:	add	x1, x1, #0xc80
  444b38:	csel	x1, x1, x19, eq  // eq = none
  444b3c:	b	444b5c <ferror@plt+0x40bcc>
  444b40:	mov	x0, x20
  444b44:	mov	w1, #0x8                   	// #8
  444b48:	bl	442ea8 <ferror@plt+0x3ef18>
  444b4c:	mov	x20, x0
  444b50:	adrp	x1, 44b000 <ferror@plt+0x47070>
  444b54:	add	x1, x1, #0xc80
  444b58:	mov	x19, #0x0                   	// #0
  444b5c:	ldrb	w3, [x20]
  444b60:	adrp	x0, 44b000 <ferror@plt+0x47070>
  444b64:	adrp	x2, 44c000 <ferror@plt+0x48070>
  444b68:	add	x0, x0, #0xc80
  444b6c:	cmp	w3, #0x2f
  444b70:	add	x2, x2, #0xd08
  444b74:	csel	x2, x2, x0, ne  // ne = any
  444b78:	mov	x3, x20
  444b7c:	mov	x4, #0x0                   	// #0
  444b80:	adrp	x0, 489000 <ferror@plt+0x85070>
  444b84:	add	x0, x0, #0xc28
  444b88:	bl	427cd8 <ferror@plt+0x23d48>
  444b8c:	mov	x21, x0
  444b90:	mov	x0, x19
  444b94:	bl	417d40 <ferror@plt+0x13db0>
  444b98:	mov	x0, x20
  444b9c:	bl	417d40 <ferror@plt+0x13db0>
  444ba0:	ldp	x19, x20, [sp, #16]
  444ba4:	mov	x0, x21
  444ba8:	ldr	x21, [sp, #32]
  444bac:	ldp	x29, x30, [sp], #48
  444bb0:	ret
  444bb4:	adrp	x1, 489000 <ferror@plt+0x85070>
  444bb8:	add	x1, x1, #0xc30
  444bbc:	add	x1, x1, #0x100
  444bc0:	mov	x21, #0x0                   	// #0
  444bc4:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  444bc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  444bcc:	add	x2, x2, #0x448
  444bd0:	add	x0, x0, #0xf78
  444bd4:	bl	419d28 <ferror@plt+0x15d98>
  444bd8:	mov	x0, x21
  444bdc:	ldr	x21, [sp, #32]
  444be0:	ldp	x29, x30, [sp], #48
  444be4:	ret
  444be8:	mov	x0, x20
  444bec:	mov	w1, #0x8                   	// #8
  444bf0:	bl	442ea8 <ferror@plt+0x3ef18>
  444bf4:	mov	x20, x0
  444bf8:	adrp	x1, 44b000 <ferror@plt+0x47070>
  444bfc:	add	x1, x1, #0xc80
  444c00:	b	444b5c <ferror@plt+0x40bcc>
  444c04:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  444c08:	ldr	w1, [x19, #148]
  444c0c:	cbnz	w1, 444c24 <ferror@plt+0x40c94>
  444c10:	adrp	x0, 489000 <ferror@plt+0x85070>
  444c14:	add	x0, x0, #0x968
  444c18:	bl	421a88 <ferror@plt+0x1daf8>
  444c1c:	mov	w1, w0
  444c20:	str	w0, [x19, #148]
  444c24:	mov	x0, x21
  444c28:	mov	w2, #0x1                   	// #1
  444c2c:	mov	x21, #0x0                   	// #0
  444c30:	adrp	x3, 489000 <ferror@plt+0x85070>
  444c34:	add	x3, x3, #0xc10
  444c38:	bl	409cc8 <ferror@plt+0x5d38>
  444c3c:	mov	x0, x21
  444c40:	ldp	x19, x20, [sp, #16]
  444c44:	ldr	x21, [sp, #32]
  444c48:	ldp	x29, x30, [sp], #48
  444c4c:	ret
  444c50:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  444c54:	ldr	w1, [x19, #148]
  444c58:	cbnz	w1, 444c70 <ferror@plt+0x40ce0>
  444c5c:	adrp	x0, 489000 <ferror@plt+0x85070>
  444c60:	add	x0, x0, #0x968
  444c64:	bl	421a88 <ferror@plt+0x1daf8>
  444c68:	mov	w1, w0
  444c6c:	str	w0, [x19, #148]
  444c70:	mov	x4, x20
  444c74:	mov	x0, x21
  444c78:	adrp	x3, 489000 <ferror@plt+0x85070>
  444c7c:	mov	w2, #0x5                   	// #5
  444c80:	add	x3, x3, #0xbe0
  444c84:	mov	x21, #0x0                   	// #0
  444c88:	bl	409b68 <ferror@plt+0x5bd8>
  444c8c:	ldp	x19, x20, [sp, #16]
  444c90:	b	444ba4 <ferror@plt+0x40c14>
  444c94:	nop
  444c98:	stp	x29, x30, [sp, #-64]!
  444c9c:	mov	x29, sp
  444ca0:	stp	x19, x20, [sp, #16]
  444ca4:	stp	x21, x22, [sp, #32]
  444ca8:	cbz	x0, 444e14 <ferror@plt+0x40e84>
  444cac:	mov	x19, x0
  444cb0:	str	x23, [sp, #48]
  444cb4:	mov	w20, #0x0                   	// #0
  444cb8:	mov	x22, #0x0                   	// #0
  444cbc:	add	w21, w20, #0x1
  444cc0:	adrp	x23, 451000 <ferror@plt+0x4d070>
  444cc4:	ldrb	w0, [x19]
  444cc8:	cmp	w0, #0x23
  444ccc:	b.ne	444cf4 <ferror@plt+0x40d64>  // b.any
  444cd0:	mov	x0, x19
  444cd4:	mov	w1, #0xa                   	// #10
  444cd8:	bl	403c40 <strchr@plt>
  444cdc:	cbz	x0, 444dc0 <ferror@plt+0x40e30>
  444ce0:	add	x19, x0, #0x1
  444ce4:	add	w21, w20, #0x1
  444ce8:	ldrb	w0, [x19]
  444cec:	cmp	w0, #0x23
  444cf0:	b.eq	444cd0 <ferror@plt+0x40d40>  // b.none
  444cf4:	ldr	x3, [x23, #3512]
  444cf8:	ubfiz	x1, x0, #1, #8
  444cfc:	ldrh	w1, [x3, x1]
  444d00:	tbz	w1, #8, 444d18 <ferror@plt+0x40d88>
  444d04:	nop
  444d08:	ldrb	w0, [x19, #1]!
  444d0c:	ubfiz	x1, x0, #1, #8
  444d10:	ldrh	w1, [x3, x1]
  444d14:	tbnz	w1, #8, 444d08 <ferror@plt+0x40d78>
  444d18:	cmp	w0, #0x0
  444d1c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  444d20:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  444d24:	b.eq	444cd0 <ferror@plt+0x40d40>  // b.none
  444d28:	mov	x0, x19
  444d2c:	nop
  444d30:	mov	x1, x0
  444d34:	add	x0, x0, #0x1
  444d38:	ldrb	w2, [x1, #1]
  444d3c:	cmp	w2, #0x0
  444d40:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  444d44:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  444d48:	b.ne	444d30 <ferror@plt+0x40da0>  // b.any
  444d4c:	cmp	x0, x19
  444d50:	b.ls	444cd0 <ferror@plt+0x40d40>  // b.plast
  444d54:	cmp	x19, x1
  444d58:	b.cc	444d6c <ferror@plt+0x40ddc>  // b.lo, b.ul, b.last
  444d5c:	b	444cd0 <ferror@plt+0x40d40>
  444d60:	sub	x1, x1, #0x1
  444d64:	cmp	x1, x19
  444d68:	b.eq	444cd0 <ferror@plt+0x40d40>  // b.none
  444d6c:	ldrb	w0, [x1]
  444d70:	ldrh	w0, [x3, x0, lsl #1]
  444d74:	tbnz	w0, #8, 444d60 <ferror@plt+0x40dd0>
  444d78:	cmp	x19, x1
  444d7c:	b.cs	444cd0 <ferror@plt+0x40d40>  // b.hs, b.nlast
  444d80:	sub	x1, x1, x19
  444d84:	mov	x0, x19
  444d88:	add	x1, x1, #0x1
  444d8c:	bl	427b18 <ferror@plt+0x23b88>
  444d90:	mov	x1, x0
  444d94:	mov	x0, x22
  444d98:	bl	427148 <ferror@plt+0x231b8>
  444d9c:	mov	x22, x0
  444da0:	add	w1, w20, #0x2
  444da4:	mov	x0, x19
  444da8:	mov	w20, w21
  444dac:	mov	w21, w1
  444db0:	mov	w1, #0xa                   	// #10
  444db4:	bl	403c40 <strchr@plt>
  444db8:	cbnz	x0, 444ce0 <ferror@plt+0x40d50>
  444dbc:	nop
  444dc0:	sxtw	x0, w21
  444dc4:	mov	x1, #0x8                   	// #8
  444dc8:	bl	417e30 <ferror@plt+0x13ea0>
  444dcc:	str	xzr, [x0, w20, sxtw #3]
  444dd0:	mov	x19, x0
  444dd4:	sub	w2, w20, #0x1
  444dd8:	cbz	x22, 444df4 <ferror@plt+0x40e64>
  444ddc:	add	x2, x0, w2, sxtw #3
  444de0:	mov	x1, x22
  444de4:	nop
  444de8:	ldp	x3, x1, [x1]
  444dec:	str	x3, [x2], #-8
  444df0:	cbnz	x1, 444de8 <ferror@plt+0x40e58>
  444df4:	mov	x0, x22
  444df8:	ldr	x23, [sp, #48]
  444dfc:	bl	427090 <ferror@plt+0x23100>
  444e00:	mov	x0, x19
  444e04:	ldp	x19, x20, [sp, #16]
  444e08:	ldp	x21, x22, [sp, #32]
  444e0c:	ldp	x29, x30, [sp], #64
  444e10:	ret
  444e14:	mov	x1, #0x8                   	// #8
  444e18:	mov	x0, #0x1                   	// #1
  444e1c:	bl	417e30 <ferror@plt+0x13ea0>
  444e20:	str	xzr, [x0]
  444e24:	mov	x19, x0
  444e28:	mov	x22, #0x0                   	// #0
  444e2c:	mov	x0, x22
  444e30:	bl	427090 <ferror@plt+0x23100>
  444e34:	mov	x0, x19
  444e38:	ldp	x19, x20, [sp, #16]
  444e3c:	ldp	x21, x22, [sp, #32]
  444e40:	ldp	x29, x30, [sp], #64
  444e44:	ret
  444e48:	stp	x29, x30, [sp, #-80]!
  444e4c:	mov	x29, sp
  444e50:	stp	x21, x22, [sp, #32]
  444e54:	cbz	x0, 444efc <ferror@plt+0x40f6c>
  444e58:	stp	x19, x20, [sp, #16]
  444e5c:	bl	40bee0 <ferror@plt+0x7f50>
  444e60:	mov	x19, x0
  444e64:	add	x0, sp, #0x48
  444e68:	bl	444188 <ferror@plt+0x401f8>
  444e6c:	mov	w20, w0
  444e70:	cbnz	w0, 444f30 <ferror@plt+0x40fa0>
  444e74:	cmp	w20, #0x0
  444e78:	ldr	x0, [sp, #72]
  444e7c:	cset	x2, ne  // ne = any
  444e80:	ldr	x1, [x0, x2, lsl #3]
  444e84:	str	x23, [sp, #48]
  444e88:	lsl	x23, x2, #3
  444e8c:	cbz	x1, 444f9c <ferror@plt+0x4100c>
  444e90:	adrp	x0, 450000 <ferror@plt+0x4c070>
  444e94:	add	x22, x0, #0xc0
  444e98:	cbz	x19, 444f58 <ferror@plt+0x40fc8>
  444e9c:	mov	x0, x22
  444ea0:	bl	4431b8 <ferror@plt+0x3f228>
  444ea4:	mov	x20, x0
  444ea8:	mov	x1, #0xffffffffffffffff    	// #-1
  444eac:	mov	x0, x19
  444eb0:	mov	x2, x20
  444eb4:	cmp	x20, x1
  444eb8:	mov	x5, #0x0                   	// #0
  444ebc:	mov	x4, #0x0                   	// #0
  444ec0:	mov	x3, #0x0                   	// #0
  444ec4:	b.eq	444fb0 <ferror@plt+0x41020>  // b.none
  444ec8:	bl	443320 <ferror@plt+0x3f390>
  444ecc:	mov	x21, x0
  444ed0:	mov	x0, x20
  444ed4:	bl	403560 <iconv_close@plt>
  444ed8:	cbz	x21, 444fb0 <ferror@plt+0x41020>
  444edc:	ldr	x23, [sp, #48]
  444ee0:	mov	x0, x19
  444ee4:	bl	417d40 <ferror@plt+0x13db0>
  444ee8:	mov	x0, x21
  444eec:	ldp	x19, x20, [sp, #16]
  444ef0:	ldp	x21, x22, [sp, #32]
  444ef4:	ldp	x29, x30, [sp], #80
  444ef8:	ret
  444efc:	adrp	x1, 489000 <ferror@plt+0x85070>
  444f00:	add	x1, x1, #0xc30
  444f04:	add	x1, x1, #0x118
  444f08:	mov	x21, #0x0                   	// #0
  444f0c:	adrp	x2, 44e000 <ferror@plt+0x4a070>
  444f10:	adrp	x0, 44d000 <ferror@plt+0x49070>
  444f14:	add	x2, x2, #0x448
  444f18:	add	x0, x0, #0xf78
  444f1c:	bl	419d28 <ferror@plt+0x15d98>
  444f20:	mov	x0, x21
  444f24:	ldp	x21, x22, [sp, #32]
  444f28:	ldp	x29, x30, [sp], #80
  444f2c:	ret
  444f30:	mov	x0, x19
  444f34:	mov	x2, #0x0                   	// #0
  444f38:	mov	x1, #0xffffffffffffffff    	// #-1
  444f3c:	bl	4374e0 <ferror@plt+0x33550>
  444f40:	cbz	w0, 444e74 <ferror@plt+0x40ee4>
  444f44:	mov	x0, x19
  444f48:	bl	427a88 <ferror@plt+0x23af8>
  444f4c:	mov	x21, x0
  444f50:	cbnz	x0, 444ee0 <ferror@plt+0x40f50>
  444f54:	b	444e74 <ferror@plt+0x40ee4>
  444f58:	add	x2, x2, #0x1
  444f5c:	adrp	x21, 489000 <ferror@plt+0x85070>
  444f60:	add	x21, x21, #0xc30
  444f64:	adrp	x23, 44d000 <ferror@plt+0x49070>
  444f68:	adrp	x22, 44c000 <ferror@plt+0x48070>
  444f6c:	lsl	x20, x2, #3
  444f70:	add	x21, x21, #0xa8
  444f74:	add	x23, x23, #0xf78
  444f78:	add	x22, x22, #0x3c8
  444f7c:	mov	x0, x23
  444f80:	mov	x2, x22
  444f84:	mov	x1, x21
  444f88:	bl	419d28 <ferror@plt+0x15d98>
  444f8c:	ldr	x0, [sp, #72]
  444f90:	ldr	x0, [x0, x20]
  444f94:	add	x20, x20, #0x8
  444f98:	cbnz	x0, 444f7c <ferror@plt+0x40fec>
  444f9c:	mov	x0, x19
  444fa0:	bl	437718 <ferror@plt+0x33788>
  444fa4:	mov	x21, x0
  444fa8:	ldr	x23, [sp, #48]
  444fac:	b	444ee0 <ferror@plt+0x40f50>
  444fb0:	ldr	x0, [sp, #72]
  444fb4:	add	x23, x23, #0x8
  444fb8:	ldr	x1, [x0, x23]
  444fbc:	cbnz	x1, 444e9c <ferror@plt+0x40f0c>
  444fc0:	b	444f9c <ferror@plt+0x4100c>
  444fc4:	nop
  444fc8:	stp	x29, x30, [sp, #-80]!
  444fcc:	mov	x29, sp
  444fd0:	stp	x19, x20, [sp, #16]
  444fd4:	mov	x19, x0
  444fd8:	add	x0, sp, #0x48
  444fdc:	stp	x21, x22, [sp, #32]
  444fe0:	bl	444188 <ferror@plt+0x401f8>
  444fe4:	mov	w20, w0
  444fe8:	cbnz	w0, 44506c <ferror@plt+0x410dc>
  444fec:	cmp	w20, #0x0
  444ff0:	ldr	x0, [sp, #72]
  444ff4:	cset	x2, ne  // ne = any
  444ff8:	ldr	x1, [x0, x2, lsl #3]
  444ffc:	str	x23, [sp, #48]
  445000:	lsl	x23, x2, #3
  445004:	cbz	x1, 4450e8 <ferror@plt+0x41158>
  445008:	adrp	x0, 450000 <ferror@plt+0x4c070>
  44500c:	add	x22, x0, #0xc0
  445010:	cbz	x19, 4450a4 <ferror@plt+0x41114>
  445014:	mov	x0, x22
  445018:	bl	4431b8 <ferror@plt+0x3f228>
  44501c:	mov	x20, x0
  445020:	mov	x1, #0xffffffffffffffff    	// #-1
  445024:	mov	x0, x19
  445028:	mov	x2, x20
  44502c:	cmp	x20, x1
  445030:	mov	x5, #0x0                   	// #0
  445034:	mov	x4, #0x0                   	// #0
  445038:	mov	x3, #0x0                   	// #0
  44503c:	b.eq	44510c <ferror@plt+0x4117c>  // b.none
  445040:	bl	443320 <ferror@plt+0x3f390>
  445044:	mov	x21, x0
  445048:	mov	x0, x20
  44504c:	bl	403560 <iconv_close@plt>
  445050:	cbz	x21, 44510c <ferror@plt+0x4117c>
  445054:	mov	x0, x21
  445058:	ldp	x19, x20, [sp, #16]
  44505c:	ldp	x21, x22, [sp, #32]
  445060:	ldr	x23, [sp, #48]
  445064:	ldp	x29, x30, [sp], #80
  445068:	ret
  44506c:	mov	x0, x19
  445070:	mov	x2, #0x0                   	// #0
  445074:	mov	x1, #0xffffffffffffffff    	// #-1
  445078:	bl	4374e0 <ferror@plt+0x33550>
  44507c:	cbz	w0, 444fec <ferror@plt+0x4105c>
  445080:	mov	x0, x19
  445084:	bl	427a88 <ferror@plt+0x23af8>
  445088:	mov	x21, x0
  44508c:	cbz	x0, 444fec <ferror@plt+0x4105c>
  445090:	mov	x0, x21
  445094:	ldp	x19, x20, [sp, #16]
  445098:	ldp	x21, x22, [sp, #32]
  44509c:	ldp	x29, x30, [sp], #80
  4450a0:	ret
  4450a4:	add	x2, x2, #0x1
  4450a8:	adrp	x21, 489000 <ferror@plt+0x85070>
  4450ac:	add	x21, x21, #0xc30
  4450b0:	adrp	x23, 44c000 <ferror@plt+0x48070>
  4450b4:	adrp	x22, 44d000 <ferror@plt+0x49070>
  4450b8:	lsl	x20, x2, #3
  4450bc:	add	x21, x21, #0xa8
  4450c0:	add	x23, x23, #0x3c8
  4450c4:	add	x22, x22, #0xf78
  4450c8:	mov	x0, x22
  4450cc:	mov	x2, x23
  4450d0:	mov	x1, x21
  4450d4:	bl	419d28 <ferror@plt+0x15d98>
  4450d8:	ldr	x0, [sp, #72]
  4450dc:	ldr	x0, [x0, x20]
  4450e0:	add	x20, x20, #0x8
  4450e4:	cbnz	x0, 4450c8 <ferror@plt+0x41138>
  4450e8:	mov	x0, x19
  4450ec:	bl	437718 <ferror@plt+0x33788>
  4450f0:	mov	x21, x0
  4450f4:	mov	x0, x21
  4450f8:	ldp	x19, x20, [sp, #16]
  4450fc:	ldp	x21, x22, [sp, #32]
  445100:	ldr	x23, [sp, #48]
  445104:	ldp	x29, x30, [sp], #80
  445108:	ret
  44510c:	ldr	x0, [sp, #72]
  445110:	add	x23, x23, #0x8
  445114:	ldr	x1, [x0, x23]
  445118:	cbnz	x1, 445014 <ferror@plt+0x41084>
  44511c:	b	4450e8 <ferror@plt+0x41158>
  445120:	stp	x29, x30, [sp, #-32]!
  445124:	mov	w1, #0x1                   	// #1
  445128:	mov	x29, sp
  44512c:	str	x19, [sp, #16]
  445130:	mov	x19, x0
  445134:	adrp	x0, 450000 <ferror@plt+0x4c070>
  445138:	add	x0, x0, #0xc0
  44513c:	str	w1, [x19]
  445140:	bl	427a88 <ferror@plt+0x23af8>
  445144:	str	wzr, [x19, #48]
  445148:	ldrb	w1, [x19, #94]
  44514c:	mov	x2, #0xffffffffffffffff    	// #-1
  445150:	mov	x3, #0x400                 	// #1024
  445154:	stp	x0, x2, [x19, #16]
  445158:	and	w1, w1, #0xfffffff8
  44515c:	orr	w1, w1, #0x1
  445160:	stp	x2, xzr, [x19, #32]
  445164:	str	x3, [x19, #56]
  445168:	stp	xzr, xzr, [x19, #64]
  44516c:	str	xzr, [x19, #80]
  445170:	strb	wzr, [x19, #88]
  445174:	strb	w1, [x19, #94]
  445178:	ldr	x19, [sp, #16]
  44517c:	ldp	x29, x30, [sp], #32
  445180:	ret
  445184:	nop
  445188:	stp	x29, x30, [sp, #-32]!
  44518c:	mov	x29, sp
  445190:	str	x19, [sp, #16]
  445194:	mov	x19, x0
  445198:	cbz	x0, 4451c0 <ferror@plt+0x41230>
  44519c:	ldxr	w0, [x19]
  4451a0:	add	w0, w0, #0x1
  4451a4:	stlxr	w1, w0, [x19]
  4451a8:	cbnz	w1, 44519c <ferror@plt+0x4120c>
  4451ac:	mov	x0, x19
  4451b0:	dmb	ish
  4451b4:	ldr	x19, [sp, #16]
  4451b8:	ldp	x29, x30, [sp], #32
  4451bc:	ret
  4451c0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4451c4:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4451c8:	add	x2, x2, #0xd68
  4451cc:	add	x1, x1, #0x7a8
  4451d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4451d4:	add	x0, x0, #0xf78
  4451d8:	bl	419d28 <ferror@plt+0x15d98>
  4451dc:	mov	x0, x19
  4451e0:	ldr	x19, [sp, #16]
  4451e4:	ldp	x29, x30, [sp], #32
  4451e8:	ret
  4451ec:	nop
  4451f0:	stp	x29, x30, [sp, #-64]!
  4451f4:	mov	x29, sp
  4451f8:	stp	x19, x20, [sp, #16]
  4451fc:	str	xzr, [sp, #56]
  445200:	cbz	x0, 4452cc <ferror@plt+0x4133c>
  445204:	cbz	x3, 445300 <ferror@plt+0x41370>
  445208:	cbz	x2, 445390 <ferror@plt+0x41400>
  44520c:	cbz	x1, 44535c <ferror@plt+0x413cc>
  445210:	ldr	x5, [x0, #8]
  445214:	add	x4, sp, #0x38
  445218:	ldr	x5, [x5]
  44521c:	blr	x5
  445220:	cmp	w0, #0x2
  445224:	ldr	x20, [sp, #56]
  445228:	b.hi	445294 <ferror@plt+0x41304>  // b.pmore
  44522c:	cbnz	w0, 4453a8 <ferror@plt+0x41418>
  445230:	cbz	x20, 4453b0 <ferror@plt+0x41420>
  445234:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  445238:	str	x21, [sp, #32]
  44523c:	ldr	w21, [x20]
  445240:	ldr	w0, [x19, #152]
  445244:	cbnz	w0, 445334 <ferror@plt+0x413a4>
  445248:	adrp	x0, 489000 <ferror@plt+0x85070>
  44524c:	add	x0, x0, #0xdb0
  445250:	bl	421a88 <ferror@plt+0x1daf8>
  445254:	str	w0, [x19, #152]
  445258:	cmp	w21, w0
  44525c:	b.ne	4453f4 <ferror@plt+0x41464>  // b.any
  445260:	ldr	w1, [x20, #4]
  445264:	mov	w19, #0x2                   	// #2
  445268:	ldr	x21, [sp, #32]
  44526c:	cmp	w1, #0x1
  445270:	ldr	x20, [sp, #56]
  445274:	mov	w0, #0x3                   	// #3
  445278:	csel	w19, w19, w0, eq  // eq = none
  44527c:	nop
  445280:	cbnz	x20, 445344 <ferror@plt+0x413b4>
  445284:	mov	w0, w19
  445288:	ldp	x19, x20, [sp, #16]
  44528c:	ldp	x29, x30, [sp], #64
  445290:	ret
  445294:	cmp	w0, #0x3
  445298:	mov	w19, #0x1                   	// #1
  44529c:	b.eq	445280 <ferror@plt+0x412f0>  // b.none
  4452a0:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4452a4:	add	x3, x3, #0x7a8
  4452a8:	adrp	x1, 489000 <ferror@plt+0x85070>
  4452ac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4452b0:	add	x3, x3, #0x50
  4452b4:	add	x1, x1, #0xdd0
  4452b8:	add	x0, x0, #0xf78
  4452bc:	mov	x4, #0x0                   	// #0
  4452c0:	mov	w2, #0x128                 	// #296
  4452c4:	str	x21, [sp, #32]
  4452c8:	bl	430e98 <ferror@plt+0x2cf08>
  4452cc:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4452d0:	add	x1, x1, #0x7a8
  4452d4:	add	x1, x1, #0x18
  4452d8:	mov	w19, #0x3                   	// #3
  4452dc:	adrp	x2, 489000 <ferror@plt+0x85070>
  4452e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4452e4:	add	x2, x2, #0xd68
  4452e8:	add	x0, x0, #0xf78
  4452ec:	bl	419d28 <ferror@plt+0x15d98>
  4452f0:	mov	w0, w19
  4452f4:	ldp	x19, x20, [sp, #16]
  4452f8:	ldp	x29, x30, [sp], #64
  4452fc:	ret
  445300:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445304:	add	x1, x1, #0x7a8
  445308:	add	x1, x1, #0x18
  44530c:	mov	w19, #0x3                   	// #3
  445310:	adrp	x2, 489000 <ferror@plt+0x85070>
  445314:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445318:	add	x2, x2, #0xd78
  44531c:	add	x0, x0, #0xf78
  445320:	bl	419d28 <ferror@plt+0x15d98>
  445324:	mov	w0, w19
  445328:	ldp	x19, x20, [sp, #16]
  44532c:	ldp	x29, x30, [sp], #64
  445330:	ret
  445334:	cmp	w21, w0
  445338:	mov	w19, #0x3                   	// #3
  44533c:	b.eq	4453dc <ferror@plt+0x4144c>  // b.none
  445340:	ldr	x21, [sp, #32]
  445344:	mov	x0, x20
  445348:	bl	4099f8 <ferror@plt+0x5a68>
  44534c:	mov	w0, w19
  445350:	ldp	x19, x20, [sp, #16]
  445354:	ldp	x29, x30, [sp], #64
  445358:	ret
  44535c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445360:	add	x1, x1, #0x7a8
  445364:	add	x1, x1, #0x18
  445368:	mov	w19, #0x3                   	// #3
  44536c:	adrp	x2, 489000 <ferror@plt+0x85070>
  445370:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445374:	add	x2, x2, #0xd90
  445378:	add	x0, x0, #0xf78
  44537c:	bl	419d28 <ferror@plt+0x15d98>
  445380:	mov	w0, w19
  445384:	ldp	x19, x20, [sp, #16]
  445388:	ldp	x29, x30, [sp], #64
  44538c:	ret
  445390:	str	xzr, [x3]
  445394:	mov	w19, #0x0                   	// #0
  445398:	mov	w0, w19
  44539c:	ldp	x19, x20, [sp, #16]
  4453a0:	ldp	x29, x30, [sp], #64
  4453a4:	ret
  4453a8:	mov	w19, #0x0                   	// #0
  4453ac:	b	445280 <ferror@plt+0x412f0>
  4453b0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4453b4:	add	x1, x1, #0x7a8
  4453b8:	add	x1, x1, #0x30
  4453bc:	adrp	x2, 489000 <ferror@plt+0x85070>
  4453c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4453c4:	add	x2, x2, #0xda0
  4453c8:	add	x0, x0, #0xf78
  4453cc:	mov	w19, #0x3                   	// #3
  4453d0:	bl	419d28 <ferror@plt+0x15d98>
  4453d4:	ldr	x20, [sp, #56]
  4453d8:	b	445280 <ferror@plt+0x412f0>
  4453dc:	ldr	w0, [x20, #4]
  4453e0:	ldr	x21, [sp, #32]
  4453e4:	cmp	w0, #0x1
  4453e8:	cset	w19, ne  // ne = any
  4453ec:	add	w19, w19, #0x2
  4453f0:	b	445344 <ferror@plt+0x413b4>
  4453f4:	mov	w19, #0x3                   	// #3
  4453f8:	ldr	x21, [sp, #32]
  4453fc:	ldr	x20, [sp, #56]
  445400:	b	445280 <ferror@plt+0x412f0>
  445404:	nop
  445408:	stp	x29, x30, [sp, #-64]!
  44540c:	mov	x29, sp
  445410:	stp	x19, x20, [sp, #16]
  445414:	str	xzr, [sp, #56]
  445418:	cbz	x0, 445514 <ferror@plt+0x41584>
  44541c:	cbz	x3, 445548 <ferror@plt+0x415b8>
  445420:	ldr	x5, [x0, #8]
  445424:	add	x4, sp, #0x38
  445428:	ldr	x5, [x5, #8]
  44542c:	blr	x5
  445430:	cmp	w0, #0x2
  445434:	ldr	x20, [sp, #56]
  445438:	b.hi	4454a4 <ferror@plt+0x41514>  // b.pmore
  44543c:	cbnz	w0, 44557c <ferror@plt+0x415ec>
  445440:	cbz	x20, 445588 <ferror@plt+0x415f8>
  445444:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  445448:	str	x21, [sp, #32]
  44544c:	ldr	w21, [x20]
  445450:	ldr	w0, [x19, #152]
  445454:	cbnz	w0, 4454dc <ferror@plt+0x4154c>
  445458:	adrp	x0, 489000 <ferror@plt+0x85070>
  44545c:	add	x0, x0, #0xdb0
  445460:	bl	421a88 <ferror@plt+0x1daf8>
  445464:	str	w0, [x19, #152]
  445468:	cmp	w21, w0
  44546c:	b.ne	4455b8 <ferror@plt+0x41628>  // b.any
  445470:	ldr	w1, [x20, #4]
  445474:	mov	w19, #0x2                   	// #2
  445478:	ldr	x21, [sp, #32]
  44547c:	cmp	w1, #0x1
  445480:	ldr	x20, [sp, #56]
  445484:	mov	w0, #0x3                   	// #3
  445488:	csel	w19, w19, w0, eq  // eq = none
  44548c:	nop
  445490:	cbnz	x20, 4454fc <ferror@plt+0x4156c>
  445494:	mov	w0, w19
  445498:	ldp	x19, x20, [sp, #16]
  44549c:	ldp	x29, x30, [sp], #64
  4454a0:	ret
  4454a4:	cmp	w0, #0x3
  4454a8:	mov	w19, #0x1                   	// #1
  4454ac:	b.eq	445490 <ferror@plt+0x41500>  // b.none
  4454b0:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4454b4:	add	x3, x3, #0x7a8
  4454b8:	adrp	x1, 489000 <ferror@plt+0x85070>
  4454bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4454c0:	add	x3, x3, #0x50
  4454c4:	add	x1, x1, #0xdd0
  4454c8:	add	x0, x0, #0xf78
  4454cc:	mov	x4, #0x0                   	// #0
  4454d0:	mov	w2, #0x128                 	// #296
  4454d4:	str	x21, [sp, #32]
  4454d8:	bl	430e98 <ferror@plt+0x2cf08>
  4454dc:	cmp	w21, w0
  4454e0:	mov	w19, #0x3                   	// #3
  4454e4:	b.ne	4455cc <ferror@plt+0x4163c>  // b.any
  4454e8:	ldr	w0, [x20, #4]
  4454ec:	ldr	x21, [sp, #32]
  4454f0:	cmp	w0, #0x1
  4454f4:	cset	w19, ne  // ne = any
  4454f8:	add	w19, w19, #0x2
  4454fc:	mov	x0, x20
  445500:	bl	4099f8 <ferror@plt+0x5a68>
  445504:	mov	w0, w19
  445508:	ldp	x19, x20, [sp, #16]
  44550c:	ldp	x29, x30, [sp], #64
  445510:	ret
  445514:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445518:	add	x1, x1, #0x7a8
  44551c:	add	x1, x1, #0x70
  445520:	mov	w19, #0x3                   	// #3
  445524:	adrp	x2, 489000 <ferror@plt+0x85070>
  445528:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44552c:	add	x2, x2, #0xd68
  445530:	add	x0, x0, #0xf78
  445534:	bl	419d28 <ferror@plt+0x15d98>
  445538:	mov	w0, w19
  44553c:	ldp	x19, x20, [sp, #16]
  445540:	ldp	x29, x30, [sp], #64
  445544:	ret
  445548:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44554c:	add	x1, x1, #0x7a8
  445550:	add	x1, x1, #0x70
  445554:	mov	w19, #0x3                   	// #3
  445558:	adrp	x2, 489000 <ferror@plt+0x85070>
  44555c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445560:	add	x2, x2, #0xde0
  445564:	add	x0, x0, #0xf78
  445568:	bl	419d28 <ferror@plt+0x15d98>
  44556c:	mov	w0, w19
  445570:	ldp	x19, x20, [sp, #16]
  445574:	ldp	x29, x30, [sp], #64
  445578:	ret
  44557c:	mov	w19, #0x0                   	// #0
  445580:	cbz	x20, 445494 <ferror@plt+0x41504>
  445584:	b	4454fc <ferror@plt+0x4156c>
  445588:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44558c:	add	x1, x1, #0x7a8
  445590:	add	x1, x1, #0x30
  445594:	adrp	x2, 489000 <ferror@plt+0x85070>
  445598:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44559c:	add	x2, x2, #0xda0
  4455a0:	add	x0, x0, #0xf78
  4455a4:	bl	419d28 <ferror@plt+0x15d98>
  4455a8:	ldr	x20, [sp, #56]
  4455ac:	mov	w19, #0x3                   	// #3
  4455b0:	cbz	x20, 445494 <ferror@plt+0x41504>
  4455b4:	b	4454fc <ferror@plt+0x4156c>
  4455b8:	ldr	x20, [sp, #56]
  4455bc:	mov	w19, #0x3                   	// #3
  4455c0:	ldr	x21, [sp, #32]
  4455c4:	cbz	x20, 445494 <ferror@plt+0x41504>
  4455c8:	b	4454fc <ferror@plt+0x4156c>
  4455cc:	ldr	x21, [sp, #32]
  4455d0:	b	4454fc <ferror@plt+0x4156c>
  4455d4:	nop
  4455d8:	stp	x29, x30, [sp, #-64]!
  4455dc:	mov	x29, sp
  4455e0:	stp	x19, x20, [sp, #16]
  4455e4:	str	xzr, [sp, #56]
  4455e8:	cbz	x0, 44572c <ferror@plt+0x4179c>
  4455ec:	ldrb	w5, [x0, #94]
  4455f0:	tbz	w5, #5, 4456b4 <ferror@plt+0x41724>
  4455f4:	cmp	w2, #0x2
  4455f8:	b.hi	445790 <ferror@plt+0x41800>  // b.pmore
  4455fc:	ldr	x4, [x0, #8]
  445600:	add	x3, sp, #0x38
  445604:	ldr	x4, [x4, #16]
  445608:	blr	x4
  44560c:	cmp	w0, #0x2
  445610:	ldr	x20, [sp, #56]
  445614:	b.hi	44567c <ferror@plt+0x416ec>  // b.pmore
  445618:	cbnz	w0, 445720 <ferror@plt+0x41790>
  44561c:	cbz	x20, 445760 <ferror@plt+0x417d0>
  445620:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  445624:	str	x21, [sp, #32]
  445628:	ldr	w21, [x20]
  44562c:	ldr	w0, [x19, #152]
  445630:	cbnz	w0, 4456e8 <ferror@plt+0x41758>
  445634:	adrp	x0, 489000 <ferror@plt+0x85070>
  445638:	add	x0, x0, #0xdb0
  44563c:	bl	421a88 <ferror@plt+0x1daf8>
  445640:	str	w0, [x19, #152]
  445644:	cmp	w21, w0
  445648:	b.ne	4457b0 <ferror@plt+0x41820>  // b.any
  44564c:	ldr	w1, [x20, #4]
  445650:	mov	w19, #0x2                   	// #2
  445654:	ldr	x21, [sp, #32]
  445658:	cmp	w1, #0x1
  44565c:	ldr	x20, [sp, #56]
  445660:	mov	w0, #0x3                   	// #3
  445664:	csel	w19, w19, w0, eq  // eq = none
  445668:	cbnz	x20, 445708 <ferror@plt+0x41778>
  44566c:	mov	w0, w19
  445670:	ldp	x19, x20, [sp, #16]
  445674:	ldp	x29, x30, [sp], #64
  445678:	ret
  44567c:	cmp	w0, #0x3
  445680:	mov	w19, #0x1                   	// #1
  445684:	b.eq	445668 <ferror@plt+0x416d8>  // b.none
  445688:	adrp	x3, 48a000 <ferror@plt+0x86070>
  44568c:	add	x3, x3, #0x7a8
  445690:	adrp	x1, 489000 <ferror@plt+0x85070>
  445694:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445698:	add	x3, x3, #0x50
  44569c:	add	x1, x1, #0xdd0
  4456a0:	add	x0, x0, #0xf78
  4456a4:	mov	x4, #0x0                   	// #0
  4456a8:	mov	w2, #0x128                 	// #296
  4456ac:	str	x21, [sp, #32]
  4456b0:	bl	430e98 <ferror@plt+0x2cf08>
  4456b4:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4456b8:	add	x1, x1, #0x7a8
  4456bc:	add	x1, x1, #0x88
  4456c0:	mov	w19, #0x3                   	// #3
  4456c4:	adrp	x2, 489000 <ferror@plt+0x85070>
  4456c8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4456cc:	add	x2, x2, #0xdf8
  4456d0:	add	x0, x0, #0xf78
  4456d4:	bl	419d28 <ferror@plt+0x15d98>
  4456d8:	mov	w0, w19
  4456dc:	ldp	x19, x20, [sp, #16]
  4456e0:	ldp	x29, x30, [sp], #64
  4456e4:	ret
  4456e8:	cmp	w21, w0
  4456ec:	mov	w19, #0x3                   	// #3
  4456f0:	b.ne	4457c4 <ferror@plt+0x41834>  // b.any
  4456f4:	ldr	w0, [x20, #4]
  4456f8:	ldr	x21, [sp, #32]
  4456fc:	cmp	w0, #0x1
  445700:	cset	w19, ne  // ne = any
  445704:	add	w19, w19, #0x2
  445708:	mov	x0, x20
  44570c:	bl	4099f8 <ferror@plt+0x5a68>
  445710:	mov	w0, w19
  445714:	ldp	x19, x20, [sp, #16]
  445718:	ldp	x29, x30, [sp], #64
  44571c:	ret
  445720:	mov	w19, #0x0                   	// #0
  445724:	cbz	x20, 44566c <ferror@plt+0x416dc>
  445728:	b	445708 <ferror@plt+0x41778>
  44572c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445730:	add	x1, x1, #0x7a8
  445734:	add	x1, x1, #0x88
  445738:	mov	w19, #0x3                   	// #3
  44573c:	adrp	x2, 489000 <ferror@plt+0x85070>
  445740:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445744:	add	x2, x2, #0xd68
  445748:	add	x0, x0, #0xf78
  44574c:	bl	419d28 <ferror@plt+0x15d98>
  445750:	mov	w0, w19
  445754:	ldp	x19, x20, [sp, #16]
  445758:	ldp	x29, x30, [sp], #64
  44575c:	ret
  445760:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445764:	add	x1, x1, #0x7a8
  445768:	add	x1, x1, #0x30
  44576c:	adrp	x2, 489000 <ferror@plt+0x85070>
  445770:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445774:	add	x2, x2, #0xda0
  445778:	add	x0, x0, #0xf78
  44577c:	bl	419d28 <ferror@plt+0x15d98>
  445780:	ldr	x20, [sp, #56]
  445784:	mov	w19, #0x3                   	// #3
  445788:	cbz	x20, 44566c <ferror@plt+0x416dc>
  44578c:	b	445708 <ferror@plt+0x41778>
  445790:	adrp	x2, 489000 <ferror@plt+0x85070>
  445794:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445798:	add	x2, x2, #0xe10
  44579c:	add	x0, x0, #0xf78
  4457a0:	mov	w1, #0x10                  	// #16
  4457a4:	mov	w19, #0x3                   	// #3
  4457a8:	bl	4199b8 <ferror@plt+0x15a28>
  4457ac:	b	44566c <ferror@plt+0x416dc>
  4457b0:	ldr	x20, [sp, #56]
  4457b4:	mov	w19, #0x3                   	// #3
  4457b8:	ldr	x21, [sp, #32]
  4457bc:	cbz	x20, 44566c <ferror@plt+0x416dc>
  4457c0:	b	445708 <ferror@plt+0x41778>
  4457c4:	ldr	x21, [sp, #32]
  4457c8:	b	445708 <ferror@plt+0x41778>
  4457cc:	nop
  4457d0:	cbz	x0, 4457e4 <ferror@plt+0x41854>
  4457d4:	ldr	x2, [x0, #8]
  4457d8:	ldr	x2, [x2, #32]
  4457dc:	mov	x16, x2
  4457e0:	br	x16
  4457e4:	stp	x29, x30, [sp, #-16]!
  4457e8:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4457ec:	add	x1, x1, #0x7a8
  4457f0:	mov	x29, sp
  4457f4:	add	x1, x1, #0xa0
  4457f8:	adrp	x2, 489000 <ferror@plt+0x85070>
  4457fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445800:	add	x2, x2, #0xd68
  445804:	add	x0, x0, #0xf78
  445808:	bl	419d28 <ferror@plt+0x15d98>
  44580c:	mov	x0, #0x0                   	// #0
  445810:	ldp	x29, x30, [sp], #16
  445814:	ret
  445818:	stp	x29, x30, [sp, #-64]!
  44581c:	mov	x29, sp
  445820:	stp	x19, x20, [sp, #16]
  445824:	cbz	x0, 44589c <ferror@plt+0x4190c>
  445828:	mov	w20, w1
  44582c:	mov	w1, w2
  445830:	ldr	x2, [x0, #8]
  445834:	stp	x21, x22, [sp, #32]
  445838:	mov	x21, x3
  44583c:	mov	x22, x4
  445840:	ldr	x2, [x2, #32]
  445844:	str	x23, [sp, #48]
  445848:	mov	x23, x5
  44584c:	blr	x2
  445850:	mov	x19, x0
  445854:	cbnz	w20, 4458d0 <ferror@plt+0x41940>
  445858:	mov	x3, x23
  44585c:	mov	x2, x22
  445860:	mov	x1, x21
  445864:	mov	x0, x19
  445868:	bl	4122b8 <ferror@plt+0xe328>
  44586c:	mov	x1, #0x0                   	// #0
  445870:	mov	x0, x19
  445874:	bl	4118b0 <ferror@plt+0xd920>
  445878:	mov	w20, w0
  44587c:	mov	x0, x19
  445880:	bl	412840 <ferror@plt+0xe8b0>
  445884:	mov	w0, w20
  445888:	ldp	x19, x20, [sp, #16]
  44588c:	ldp	x21, x22, [sp, #32]
  445890:	ldr	x23, [sp, #48]
  445894:	ldp	x29, x30, [sp], #64
  445898:	ret
  44589c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4458a0:	add	x1, x1, #0x7a8
  4458a4:	add	x1, x1, #0xb8
  4458a8:	mov	w20, #0x0                   	// #0
  4458ac:	adrp	x2, 489000 <ferror@plt+0x85070>
  4458b0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4458b4:	add	x2, x2, #0xd68
  4458b8:	add	x0, x0, #0xf78
  4458bc:	bl	419d28 <ferror@plt+0x15d98>
  4458c0:	mov	w0, w20
  4458c4:	ldp	x19, x20, [sp, #16]
  4458c8:	ldp	x29, x30, [sp], #64
  4458cc:	ret
  4458d0:	mov	w1, w20
  4458d4:	bl	412448 <ferror@plt+0xe4b8>
  4458d8:	b	445858 <ferror@plt+0x418c8>
  4458dc:	nop
  4458e0:	stp	x29, x30, [sp, #-32]!
  4458e4:	mov	x29, sp
  4458e8:	stp	x19, x20, [sp, #16]
  4458ec:	cbz	x0, 445940 <ferror@plt+0x419b0>
  4458f0:	mov	x19, x2
  4458f4:	mov	x20, x3
  4458f8:	ldr	x2, [x0, #8]
  4458fc:	ldr	x2, [x2, #32]
  445900:	blr	x2
  445904:	mov	x2, x20
  445908:	mov	x3, #0x0                   	// #0
  44590c:	mov	x1, x19
  445910:	mov	x19, x0
  445914:	bl	4122b8 <ferror@plt+0xe328>
  445918:	mov	x1, #0x0                   	// #0
  44591c:	mov	x0, x19
  445920:	bl	4118b0 <ferror@plt+0xd920>
  445924:	mov	w20, w0
  445928:	mov	x0, x19
  44592c:	bl	412840 <ferror@plt+0xe8b0>
  445930:	mov	w0, w20
  445934:	ldp	x19, x20, [sp, #16]
  445938:	ldp	x29, x30, [sp], #32
  44593c:	ret
  445940:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445944:	add	x1, x1, #0x7a8
  445948:	add	x1, x1, #0xb8
  44594c:	mov	w20, #0x0                   	// #0
  445950:	adrp	x2, 489000 <ferror@plt+0x85070>
  445954:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445958:	add	x2, x2, #0xd68
  44595c:	add	x0, x0, #0xf78
  445960:	bl	419d28 <ferror@plt+0x15d98>
  445964:	mov	w0, w20
  445968:	ldp	x19, x20, [sp, #16]
  44596c:	ldp	x29, x30, [sp], #32
  445970:	ret
  445974:	nop
  445978:	mov	x1, x0
  44597c:	ldr	x0, [x0, #16]
  445980:	cbz	x0, 4459bc <ferror@plt+0x41a2c>
  445984:	ldr	x2, [x1, #72]
  445988:	mov	w0, #0x0                   	// #0
  44598c:	cbz	x2, 44599c <ferror@plt+0x41a0c>
  445990:	ldr	x0, [x2, #8]
  445994:	cmp	x0, #0x0
  445998:	cset	w0, ne  // ne = any
  44599c:	ldr	x2, [x1, #80]
  4459a0:	cbz	x2, 4459b8 <ferror@plt+0x41a28>
  4459a4:	ldr	x3, [x2, #8]
  4459a8:	orr	w2, w0, #0x4
  4459ac:	ldr	x1, [x1, #56]
  4459b0:	cmp	x3, x1
  4459b4:	csel	w0, w2, w0, cc  // cc = lo, ul, last
  4459b8:	ret
  4459bc:	ldr	x2, [x1, #64]
  4459c0:	mov	w0, #0x0                   	// #0
  4459c4:	cbnz	x2, 445990 <ferror@plt+0x41a00>
  4459c8:	b	44599c <ferror@plt+0x41a0c>
  4459cc:	nop
  4459d0:	stp	x29, x30, [sp, #-16]!
  4459d4:	cmp	w0, #0xb
  4459d8:	mov	x29, sp
  4459dc:	b.eq	445a84 <ferror@plt+0x41af4>  // b.none
  4459e0:	mov	w1, w0
  4459e4:	cmp	w0, #0x16
  4459e8:	b.eq	445ab4 <ferror@plt+0x41b24>  // b.none
  4459ec:	b.gt	445a1c <ferror@plt+0x41a8c>
  4459f0:	cmp	w0, #0x9
  4459f4:	b.eq	445abc <ferror@plt+0x41b2c>  // b.none
  4459f8:	b.le	445a40 <ferror@plt+0x41ab0>
  4459fc:	cmp	w0, #0xe
  445a00:	b.eq	445adc <ferror@plt+0x41b4c>  // b.none
  445a04:	cmp	w0, #0x15
  445a08:	mov	w1, #0x3                   	// #3
  445a0c:	mov	w0, #0x8                   	// #8
  445a10:	csel	w0, w0, w1, ne  // ne = any
  445a14:	ldp	x29, x30, [sp], #16
  445a18:	ret
  445a1c:	cmp	w0, #0x20
  445a20:	b.eq	445aac <ferror@plt+0x41b1c>  // b.none
  445a24:	b.le	445a64 <ferror@plt+0x41ad4>
  445a28:	cmp	w0, #0x4b
  445a2c:	mov	w1, #0x6                   	// #6
  445a30:	ldp	x29, x30, [sp], #16
  445a34:	mov	w0, #0x8                   	// #8
  445a38:	csel	w0, w0, w1, ne  // ne = any
  445a3c:	ret
  445a40:	cmp	w0, #0x5
  445a44:	mov	w0, #0x2                   	// #2
  445a48:	b.eq	445a14 <ferror@plt+0x41a84>  // b.none
  445a4c:	cmp	w1, #0x6
  445a50:	mov	w0, #0x8                   	// #8
  445a54:	mov	w1, #0x5                   	// #5
  445a58:	csel	w0, w0, w1, ne  // ne = any
  445a5c:	ldp	x29, x30, [sp], #16
  445a60:	ret
  445a64:	cmp	w0, #0x1b
  445a68:	mov	w0, #0x0                   	// #0
  445a6c:	b.eq	445a14 <ferror@plt+0x41a84>  // b.none
  445a70:	cmp	w1, #0x1c
  445a74:	mov	w0, #0x8                   	// #8
  445a78:	mov	w1, #0x4                   	// #4
  445a7c:	csel	w0, w0, w1, ne  // ne = any
  445a80:	b	445a14 <ferror@plt+0x41a84>
  445a84:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445a88:	add	x1, x1, #0x7a8
  445a8c:	add	x1, x1, #0xd0
  445a90:	adrp	x2, 489000 <ferror@plt+0x85070>
  445a94:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445a98:	add	x2, x2, #0xe38
  445a9c:	add	x0, x0, #0xf78
  445aa0:	bl	419d28 <ferror@plt+0x15d98>
  445aa4:	mov	w0, #0x8                   	// #8
  445aa8:	b	445a14 <ferror@plt+0x41a84>
  445aac:	mov	w0, #0x7                   	// #7
  445ab0:	b	445a14 <ferror@plt+0x41a84>
  445ab4:	mov	w0, #0x1                   	// #1
  445ab8:	b	445a14 <ferror@plt+0x41a84>
  445abc:	adrp	x2, 489000 <ferror@plt+0x85070>
  445ac0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445ac4:	add	x2, x2, #0xe48
  445ac8:	add	x0, x0, #0xf78
  445acc:	mov	w1, #0x10                  	// #16
  445ad0:	bl	4199b8 <ferror@plt+0x15a28>
  445ad4:	mov	w0, #0x8                   	// #8
  445ad8:	b	445a14 <ferror@plt+0x41a84>
  445adc:	adrp	x2, 489000 <ferror@plt+0x85070>
  445ae0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445ae4:	add	x2, x2, #0xe68
  445ae8:	add	x0, x0, #0xf78
  445aec:	mov	w1, #0x10                  	// #16
  445af0:	bl	4199b8 <ferror@plt+0x15a28>
  445af4:	mov	w0, #0x8                   	// #8
  445af8:	b	445a14 <ferror@plt+0x41a84>
  445afc:	nop
  445b00:	cbz	x0, 445b28 <ferror@plt+0x41b98>
  445b04:	mov	x2, #0x400                 	// #1024
  445b08:	cbnz	x1, 445b14 <ferror@plt+0x41b84>
  445b0c:	str	x2, [x0, #56]
  445b10:	ret
  445b14:	cmp	x1, #0xa
  445b18:	mov	x2, #0xa                   	// #10
  445b1c:	csel	x2, x1, x2, cs  // cs = hs, nlast
  445b20:	str	x2, [x0, #56]
  445b24:	ret
  445b28:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445b2c:	add	x1, x1, #0x7a8
  445b30:	add	x1, x1, #0xf0
  445b34:	adrp	x2, 489000 <ferror@plt+0x85070>
  445b38:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445b3c:	add	x2, x2, #0xd68
  445b40:	add	x0, x0, #0xf78
  445b44:	b	419d28 <ferror@plt+0x15d98>
  445b48:	cbz	x0, 445b54 <ferror@plt+0x41bc4>
  445b4c:	ldr	x0, [x0, #56]
  445b50:	ret
  445b54:	stp	x29, x30, [sp, #-16]!
  445b58:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445b5c:	add	x1, x1, #0x7a8
  445b60:	mov	x29, sp
  445b64:	add	x1, x1, #0x110
  445b68:	adrp	x2, 489000 <ferror@plt+0x85070>
  445b6c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445b70:	add	x2, x2, #0xd68
  445b74:	add	x0, x0, #0xf78
  445b78:	bl	419d28 <ferror@plt+0x15d98>
  445b7c:	mov	x0, #0x0                   	// #0
  445b80:	ldp	x29, x30, [sp], #16
  445b84:	ret
  445b88:	cbz	x0, 445c28 <ferror@plt+0x41c98>
  445b8c:	stp	x29, x30, [sp, #-48]!
  445b90:	cmp	x1, #0x0
  445b94:	ccmp	w2, #0x0, #0x0, ne  // ne = any
  445b98:	mov	x29, sp
  445b9c:	stp	x19, x20, [sp, #16]
  445ba0:	mov	x20, x1
  445ba4:	b.eq	445bf0 <ferror@plt+0x41c60>  // b.none
  445ba8:	str	x21, [sp, #32]
  445bac:	mov	x21, x0
  445bb0:	ldr	x19, [x0, #40]
  445bb4:	cbz	x1, 445c48 <ferror@plt+0x41cb8>
  445bb8:	tbnz	w2, #31, 445c18 <ferror@plt+0x41c88>
  445bbc:	mov	x0, x19
  445bc0:	mov	w19, w2
  445bc4:	bl	417d40 <ferror@plt+0x13db0>
  445bc8:	mov	w1, w19
  445bcc:	mov	x0, x20
  445bd0:	bl	427ad0 <ferror@plt+0x23b40>
  445bd4:	mov	x20, x0
  445bd8:	str	x20, [x21, #40]
  445bdc:	str	w19, [x21, #48]
  445be0:	ldp	x19, x20, [sp, #16]
  445be4:	ldr	x21, [sp, #32]
  445be8:	ldp	x29, x30, [sp], #48
  445bec:	ret
  445bf0:	ldp	x19, x20, [sp, #16]
  445bf4:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445bf8:	ldp	x29, x30, [sp], #48
  445bfc:	add	x1, x1, #0x7a8
  445c00:	add	x1, x1, #0x130
  445c04:	adrp	x2, 489000 <ferror@plt+0x85070>
  445c08:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445c0c:	add	x2, x2, #0xe90
  445c10:	add	x0, x0, #0xf78
  445c14:	b	419d28 <ferror@plt+0x15d98>
  445c18:	mov	x0, x1
  445c1c:	bl	4034d0 <strlen@plt>
  445c20:	mov	w2, w0
  445c24:	b	445bbc <ferror@plt+0x41c2c>
  445c28:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445c2c:	add	x1, x1, #0x7a8
  445c30:	adrp	x2, 489000 <ferror@plt+0x85070>
  445c34:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445c38:	add	x1, x1, #0x130
  445c3c:	add	x2, x2, #0xd68
  445c40:	add	x0, x0, #0xf78
  445c44:	b	419d28 <ferror@plt+0x15d98>
  445c48:	mov	x0, x19
  445c4c:	mov	w19, #0x0                   	// #0
  445c50:	bl	417d40 <ferror@plt+0x13db0>
  445c54:	str	x20, [x21, #40]
  445c58:	str	w19, [x21, #48]
  445c5c:	ldp	x19, x20, [sp, #16]
  445c60:	ldr	x21, [sp, #32]
  445c64:	ldp	x29, x30, [sp], #48
  445c68:	ret
  445c6c:	nop
  445c70:	cbz	x0, 445c88 <ferror@plt+0x41cf8>
  445c74:	cbz	x1, 445c80 <ferror@plt+0x41cf0>
  445c78:	ldr	w2, [x0, #48]
  445c7c:	str	w2, [x1]
  445c80:	ldr	x0, [x0, #40]
  445c84:	ret
  445c88:	stp	x29, x30, [sp, #-16]!
  445c8c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445c90:	add	x1, x1, #0x7a8
  445c94:	mov	x29, sp
  445c98:	add	x1, x1, #0x150
  445c9c:	adrp	x2, 489000 <ferror@plt+0x85070>
  445ca0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445ca4:	add	x2, x2, #0xd68
  445ca8:	add	x0, x0, #0xf78
  445cac:	bl	419d28 <ferror@plt+0x15d98>
  445cb0:	mov	x0, #0x0                   	// #0
  445cb4:	ldp	x29, x30, [sp], #16
  445cb8:	ret
  445cbc:	nop
  445cc0:	stp	x29, x30, [sp, #-16]!
  445cc4:	mov	x29, sp
  445cc8:	cbz	x0, 445d1c <ferror@plt+0x41d8c>
  445ccc:	cbz	x2, 445d04 <ferror@plt+0x41d74>
  445cd0:	ldr	x3, [x2]
  445cd4:	cbz	x3, 445d04 <ferror@plt+0x41d74>
  445cd8:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445cdc:	add	x1, x1, #0x7a8
  445ce0:	add	x1, x1, #0x170
  445ce4:	adrp	x2, 488000 <ferror@plt+0x84070>
  445ce8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445cec:	add	x2, x2, #0xc18
  445cf0:	add	x0, x0, #0xf78
  445cf4:	bl	419d28 <ferror@plt+0x15d98>
  445cf8:	mov	w0, #0x0                   	// #0
  445cfc:	ldp	x29, x30, [sp], #16
  445d00:	ret
  445d04:	ldr	x3, [x0, #8]
  445d08:	and	w1, w1, #0x3
  445d0c:	ldp	x29, x30, [sp], #16
  445d10:	ldr	x3, [x3, #48]
  445d14:	mov	x16, x3
  445d18:	br	x16
  445d1c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445d20:	add	x1, x1, #0x7a8
  445d24:	add	x1, x1, #0x170
  445d28:	adrp	x2, 489000 <ferror@plt+0x85070>
  445d2c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445d30:	add	x2, x2, #0xd68
  445d34:	add	x0, x0, #0xf78
  445d38:	bl	419d28 <ferror@plt+0x15d98>
  445d3c:	mov	w0, #0x0                   	// #0
  445d40:	ldp	x29, x30, [sp], #16
  445d44:	ret
  445d48:	stp	x29, x30, [sp, #-32]!
  445d4c:	mov	x29, sp
  445d50:	cbz	x0, 445d9c <ferror@plt+0x41e0c>
  445d54:	ldr	x1, [x0, #8]
  445d58:	str	x19, [sp, #16]
  445d5c:	mov	x19, x0
  445d60:	ldr	x1, [x1, #56]
  445d64:	blr	x1
  445d68:	orr	w2, w0, #0x10
  445d6c:	ldrb	w1, [x19, #94]
  445d70:	ldr	x19, [sp, #16]
  445d74:	tst	x1, #0x20
  445d78:	csel	w0, w2, w0, ne  // ne = any
  445d7c:	tst	x1, #0x8
  445d80:	orr	w2, w0, #0x4
  445d84:	csel	w0, w2, w0, ne  // ne = any
  445d88:	tst	x1, #0x10
  445d8c:	orr	w1, w0, #0x8
  445d90:	csel	w0, w1, w0, ne  // ne = any
  445d94:	ldp	x29, x30, [sp], #32
  445d98:	ret
  445d9c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445da0:	add	x1, x1, #0x7a8
  445da4:	add	x1, x1, #0x188
  445da8:	adrp	x2, 489000 <ferror@plt+0x85070>
  445dac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445db0:	add	x2, x2, #0xd68
  445db4:	add	x0, x0, #0xf78
  445db8:	bl	419d28 <ferror@plt+0x15d98>
  445dbc:	mov	w0, #0x0                   	// #0
  445dc0:	ldp	x29, x30, [sp], #32
  445dc4:	ret
  445dc8:	cbz	x0, 445ddc <ferror@plt+0x41e4c>
  445dcc:	ldrb	w2, [x0, #94]
  445dd0:	bfi	w2, w1, #2, #1
  445dd4:	strb	w2, [x0, #94]
  445dd8:	ret
  445ddc:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445de0:	add	x1, x1, #0x7a8
  445de4:	add	x1, x1, #0x1a0
  445de8:	adrp	x2, 489000 <ferror@plt+0x85070>
  445dec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445df0:	add	x2, x2, #0xd68
  445df4:	add	x0, x0, #0xf78
  445df8:	b	419d28 <ferror@plt+0x15d98>
  445dfc:	nop
  445e00:	cbz	x0, 445e10 <ferror@plt+0x41e80>
  445e04:	ldrb	w0, [x0, #94]
  445e08:	ubfx	x0, x0, #2, #1
  445e0c:	ret
  445e10:	stp	x29, x30, [sp, #-16]!
  445e14:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445e18:	add	x1, x1, #0x7a8
  445e1c:	mov	x29, sp
  445e20:	add	x1, x1, #0x1c0
  445e24:	adrp	x2, 489000 <ferror@plt+0x85070>
  445e28:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445e2c:	add	x2, x2, #0xd68
  445e30:	add	x0, x0, #0xf78
  445e34:	bl	419d28 <ferror@plt+0x15d98>
  445e38:	mov	w0, #0x0                   	// #0
  445e3c:	ldp	x29, x30, [sp], #16
  445e40:	ret
  445e44:	nop
  445e48:	stp	x29, x30, [sp, #-64]!
  445e4c:	mov	x2, #0x1                   	// #1
  445e50:	mov	x29, sp
  445e54:	stp	x21, x22, [sp, #32]
  445e58:	str	x2, [sp, #56]
  445e5c:	cbz	x0, 445f50 <ferror@plt+0x41fc0>
  445e60:	stp	x19, x20, [sp, #16]
  445e64:	mov	x22, x1
  445e68:	mov	x20, x0
  445e6c:	cbz	x1, 445eb0 <ferror@plt+0x41f20>
  445e70:	ldr	x0, [x1]
  445e74:	cbz	x0, 445eb0 <ferror@plt+0x41f20>
  445e78:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445e7c:	add	x1, x1, #0x7a8
  445e80:	add	x1, x1, #0x1e0
  445e84:	mov	w21, #0x0                   	// #0
  445e88:	adrp	x2, 488000 <ferror@plt+0x84070>
  445e8c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445e90:	add	x2, x2, #0xc18
  445e94:	add	x0, x0, #0xf78
  445e98:	bl	419d28 <ferror@plt+0x15d98>
  445e9c:	mov	w0, w21
  445ea0:	ldp	x19, x20, [sp, #16]
  445ea4:	ldp	x21, x22, [sp, #32]
  445ea8:	ldp	x29, x30, [sp], #64
  445eac:	ret
  445eb0:	ldr	x3, [x20, #80]
  445eb4:	cbz	x3, 445f38 <ferror@plt+0x41fa8>
  445eb8:	ldr	x2, [x3, #8]
  445ebc:	mov	x19, #0x0                   	// #0
  445ec0:	cbz	x2, 445f38 <ferror@plt+0x41fa8>
  445ec4:	ldr	x0, [x20, #8]
  445ec8:	sub	x2, x2, x19
  445ecc:	ldr	x1, [x3]
  445ed0:	mov	x4, x22
  445ed4:	ldr	x5, [x0, #8]
  445ed8:	add	x1, x1, x19
  445edc:	add	x3, sp, #0x38
  445ee0:	mov	x0, x20
  445ee4:	blr	x5
  445ee8:	mov	w21, w0
  445eec:	ldr	x3, [x20, #80]
  445ef0:	ldr	x0, [sp, #56]
  445ef4:	ldr	x2, [x3, #8]
  445ef8:	add	x19, x19, x0
  445efc:	cmp	x2, x19
  445f00:	ccmp	w21, #0x1, #0x0, hi  // hi = pmore
  445f04:	b.ne	445f84 <ferror@plt+0x41ff4>  // b.any
  445f08:	cbnz	x0, 445ec4 <ferror@plt+0x41f34>
  445f0c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  445f10:	add	x3, x3, #0x7a8
  445f14:	adrp	x4, 489000 <ferror@plt+0x85070>
  445f18:	adrp	x1, 489000 <ferror@plt+0x85070>
  445f1c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445f20:	add	x3, x3, #0x1f8
  445f24:	add	x4, x4, #0xeb8
  445f28:	add	x1, x1, #0xdd0
  445f2c:	add	x0, x0, #0xf78
  445f30:	mov	w2, #0x4b9                 	// #1209
  445f34:	bl	430e98 <ferror@plt+0x2cf08>
  445f38:	mov	w21, #0x1                   	// #1
  445f3c:	mov	w0, w21
  445f40:	ldp	x19, x20, [sp, #16]
  445f44:	ldp	x21, x22, [sp, #32]
  445f48:	ldp	x29, x30, [sp], #64
  445f4c:	ret
  445f50:	adrp	x1, 48a000 <ferror@plt+0x86070>
  445f54:	add	x1, x1, #0x7a8
  445f58:	add	x1, x1, #0x1e0
  445f5c:	mov	w21, #0x0                   	// #0
  445f60:	adrp	x2, 489000 <ferror@plt+0x85070>
  445f64:	adrp	x0, 44d000 <ferror@plt+0x49070>
  445f68:	add	x2, x2, #0xd68
  445f6c:	add	x0, x0, #0xf78
  445f70:	bl	419d28 <ferror@plt+0x15d98>
  445f74:	mov	w0, w21
  445f78:	ldp	x21, x22, [sp, #32]
  445f7c:	ldp	x29, x30, [sp], #64
  445f80:	ret
  445f84:	mov	x2, x19
  445f88:	mov	x0, x3
  445f8c:	mov	x1, #0x0                   	// #0
  445f90:	bl	42cbf8 <ferror@plt+0x28c68>
  445f94:	mov	w0, w21
  445f98:	ldp	x19, x20, [sp, #16]
  445f9c:	ldp	x21, x22, [sp, #32]
  445fa0:	ldp	x29, x30, [sp], #64
  445fa4:	ret
  445fa8:	stp	x29, x30, [sp, #-48]!
  445fac:	mov	x29, sp
  445fb0:	str	xzr, [sp, #40]
  445fb4:	cbz	x0, 446048 <ferror@plt+0x420b8>
  445fb8:	ldr	x1, [x0, #80]
  445fbc:	str	x19, [sp, #16]
  445fc0:	mov	x19, x0
  445fc4:	cbz	x1, 446070 <ferror@plt+0x420e0>
  445fc8:	ldr	x2, [x1, #8]
  445fcc:	cbnz	x2, 44607c <ferror@plt+0x420ec>
  445fd0:	ldr	x0, [x0, #64]
  445fd4:	cbz	x0, 445fe8 <ferror@plt+0x42058>
  445fd8:	mov	x1, #0x0                   	// #0
  445fdc:	bl	42ab08 <ferror@plt+0x26b78>
  445fe0:	ldr	x1, [x19, #80]
  445fe4:	cbz	x1, 445ff4 <ferror@plt+0x42064>
  445fe8:	mov	x0, x1
  445fec:	mov	x1, #0x0                   	// #0
  445ff0:	bl	42ab08 <ferror@plt+0x26b78>
  445ff4:	ldr	x0, [x19, #16]
  445ff8:	cbz	x0, 446014 <ferror@plt+0x42084>
  445ffc:	ldr	x0, [x19, #72]
  446000:	cbz	x0, 44600c <ferror@plt+0x4207c>
  446004:	mov	x1, #0x0                   	// #0
  446008:	bl	42ab08 <ferror@plt+0x26b78>
  44600c:	ldrb	w0, [x19, #88]
  446010:	cbnz	w0, 446020 <ferror@plt+0x42090>
  446014:	ldr	x19, [sp, #16]
  446018:	ldp	x29, x30, [sp], #48
  44601c:	ret
  446020:	mov	w1, #0x10                  	// #16
  446024:	adrp	x2, 489000 <ferror@plt+0x85070>
  446028:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44602c:	add	x2, x2, #0xee8
  446030:	add	x0, x0, #0xf78
  446034:	bl	4199b8 <ferror@plt+0x15a28>
  446038:	strb	wzr, [x19, #88]
  44603c:	ldr	x19, [sp, #16]
  446040:	ldp	x29, x30, [sp], #48
  446044:	ret
  446048:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44604c:	add	x1, x1, #0x7a8
  446050:	add	x1, x1, #0x210
  446054:	adrp	x2, 489000 <ferror@plt+0x85070>
  446058:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44605c:	add	x2, x2, #0xd68
  446060:	add	x0, x0, #0xf78
  446064:	bl	419d28 <ferror@plt+0x15d98>
  446068:	ldp	x29, x30, [sp], #48
  44606c:	ret
  446070:	ldr	x0, [x0, #64]
  446074:	cbnz	x0, 445fd8 <ferror@plt+0x42048>
  446078:	b	445ff4 <ferror@plt+0x42064>
  44607c:	ldr	x1, [x0, #8]
  446080:	ldr	x1, [x1, #56]
  446084:	blr	x1
  446088:	and	w1, w0, #0x1
  44608c:	ldr	x3, [x19, #8]
  446090:	mov	x2, #0x0                   	// #0
  446094:	mov	x0, x19
  446098:	ldr	x3, [x3, #48]
  44609c:	blr	x3
  4460a0:	add	x1, sp, #0x28
  4460a4:	mov	x0, x19
  4460a8:	bl	445e48 <ferror@plt+0x41eb8>
  4460ac:	ldr	x0, [sp, #40]
  4460b0:	cbz	x0, 4460d8 <ferror@plt+0x42148>
  4460b4:	ldr	x3, [x0, #8]
  4460b8:	adrp	x2, 489000 <ferror@plt+0x85070>
  4460bc:	mov	w1, #0x10                  	// #16
  4460c0:	add	x2, x2, #0xec8
  4460c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4460c8:	add	x0, x0, #0xf78
  4460cc:	bl	4199b8 <ferror@plt+0x15a28>
  4460d0:	ldr	x0, [sp, #40]
  4460d4:	bl	4099f8 <ferror@plt+0x5a68>
  4460d8:	ldr	x0, [x19, #64]
  4460dc:	cbnz	x0, 445fd8 <ferror@plt+0x42048>
  4460e0:	b	445fe0 <ferror@plt+0x42050>
  4460e4:	nop
  4460e8:	stp	x29, x30, [sp, #-48]!
  4460ec:	mov	x29, sp
  4460f0:	str	xzr, [sp, #40]
  4460f4:	cbz	x0, 44615c <ferror@plt+0x421cc>
  4460f8:	str	x19, [sp, #16]
  4460fc:	mov	x19, x0
  446100:	bl	445fa8 <ferror@plt+0x42018>
  446104:	add	x1, sp, #0x28
  446108:	mov	x0, x19
  44610c:	ldr	x2, [x19, #8]
  446110:	ldr	x2, [x2, #24]
  446114:	blr	x2
  446118:	ldr	x0, [sp, #40]
  44611c:	cbz	x0, 446144 <ferror@plt+0x421b4>
  446120:	ldr	x3, [x0, #8]
  446124:	adrp	x2, 489000 <ferror@plt+0x85070>
  446128:	mov	w1, #0x10                  	// #16
  44612c:	add	x2, x2, #0xf20
  446130:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446134:	add	x0, x0, #0xf78
  446138:	bl	4199b8 <ferror@plt+0x15a28>
  44613c:	ldr	x0, [sp, #40]
  446140:	bl	4099f8 <ferror@plt+0x5a68>
  446144:	ldrb	w0, [x19, #94]
  446148:	and	w0, w0, #0xffffffc3
  44614c:	strb	w0, [x19, #94]
  446150:	ldr	x19, [sp, #16]
  446154:	ldp	x29, x30, [sp], #48
  446158:	ret
  44615c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  446160:	add	x1, x1, #0x7a8
  446164:	add	x1, x1, #0x228
  446168:	adrp	x2, 489000 <ferror@plt+0x85070>
  44616c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446170:	add	x2, x2, #0xd68
  446174:	add	x0, x0, #0xf78
  446178:	bl	419d28 <ferror@plt+0x15d98>
  44617c:	ldp	x29, x30, [sp], #48
  446180:	ret
  446184:	nop
  446188:	stp	x29, x30, [sp, #-64]!
  44618c:	mov	x29, sp
  446190:	stp	x21, x22, [sp, #32]
  446194:	str	xzr, [sp, #56]
  446198:	cbz	x0, 446288 <ferror@plt+0x422f8>
  44619c:	stp	x19, x20, [sp, #16]
  4461a0:	mov	w21, w1
  4461a4:	mov	x19, x0
  4461a8:	mov	x20, x2
  4461ac:	cbz	x2, 4461f0 <ferror@plt+0x42260>
  4461b0:	ldr	x0, [x2]
  4461b4:	cbz	x0, 4461f0 <ferror@plt+0x42260>
  4461b8:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4461bc:	add	x1, x1, #0x7a8
  4461c0:	add	x1, x1, #0x240
  4461c4:	mov	w22, #0x0                   	// #0
  4461c8:	adrp	x2, 451000 <ferror@plt+0x4d070>
  4461cc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4461d0:	add	x2, x2, #0x320
  4461d4:	add	x0, x0, #0xf78
  4461d8:	bl	419d28 <ferror@plt+0x15d98>
  4461dc:	mov	w0, w22
  4461e0:	ldp	x19, x20, [sp, #16]
  4461e4:	ldp	x21, x22, [sp, #32]
  4461e8:	ldp	x29, x30, [sp], #64
  4461ec:	ret
  4461f0:	ldr	x0, [x19, #80]
  4461f4:	mov	w22, #0x1                   	// #1
  4461f8:	cbz	x0, 446210 <ferror@plt+0x42280>
  4461fc:	ldr	x1, [x0, #8]
  446200:	cbz	x1, 446210 <ferror@plt+0x42280>
  446204:	cbnz	w21, 4462fc <ferror@plt+0x4236c>
  446208:	mov	x1, #0x0                   	// #0
  44620c:	bl	42ab08 <ferror@plt+0x26b78>
  446210:	ldrb	w0, [x19, #88]
  446214:	cbnz	w0, 44625c <ferror@plt+0x422cc>
  446218:	ldr	x2, [x19, #8]
  44621c:	mov	x1, x20
  446220:	mov	x0, x19
  446224:	ldr	x2, [x2, #24]
  446228:	blr	x2
  44622c:	cmp	w0, #0x1
  446230:	ldrb	w1, [x19, #94]
  446234:	and	w1, w1, #0xffffffc3
  446238:	strb	w1, [x19, #94]
  44623c:	b.ne	4462bc <ferror@plt+0x4232c>  // b.any
  446240:	cmp	w22, #0x1
  446244:	b.ne	446268 <ferror@plt+0x422d8>  // b.any
  446248:	mov	w0, w22
  44624c:	ldp	x19, x20, [sp, #16]
  446250:	ldp	x21, x22, [sp, #32]
  446254:	ldp	x29, x30, [sp], #64
  446258:	ret
  44625c:	cbnz	w21, 4462dc <ferror@plt+0x4234c>
  446260:	strb	wzr, [x19, #88]
  446264:	b	446218 <ferror@plt+0x42288>
  446268:	ldr	x1, [sp, #56]
  44626c:	mov	x0, x20
  446270:	bl	409db0 <ferror@plt+0x5e20>
  446274:	mov	w0, w22
  446278:	ldp	x19, x20, [sp, #16]
  44627c:	ldp	x21, x22, [sp, #32]
  446280:	ldp	x29, x30, [sp], #64
  446284:	ret
  446288:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44628c:	add	x1, x1, #0x7a8
  446290:	add	x1, x1, #0x240
  446294:	mov	w22, #0x0                   	// #0
  446298:	adrp	x2, 489000 <ferror@plt+0x85070>
  44629c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4462a0:	add	x2, x2, #0xd68
  4462a4:	add	x0, x0, #0xf78
  4462a8:	bl	419d28 <ferror@plt+0x15d98>
  4462ac:	mov	w0, w22
  4462b0:	ldp	x21, x22, [sp, #32]
  4462b4:	ldp	x29, x30, [sp], #64
  4462b8:	ret
  4462bc:	mov	w22, w0
  4462c0:	add	x0, sp, #0x38
  4462c4:	bl	409e28 <ferror@plt+0x5e98>
  4462c8:	mov	w0, w22
  4462cc:	ldp	x19, x20, [sp, #16]
  4462d0:	ldp	x21, x22, [sp, #32]
  4462d4:	ldp	x29, x30, [sp], #64
  4462d8:	ret
  4462dc:	adrp	x2, 489000 <ferror@plt+0x85070>
  4462e0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4462e4:	add	x2, x2, #0xee8
  4462e8:	add	x0, x0, #0xf78
  4462ec:	mov	w1, #0x10                  	// #16
  4462f0:	bl	4199b8 <ferror@plt+0x15a28>
  4462f4:	strb	wzr, [x19, #88]
  4462f8:	b	446218 <ferror@plt+0x42288>
  4462fc:	ldr	x1, [x19, #8]
  446300:	mov	x0, x19
  446304:	ldr	x1, [x1, #56]
  446308:	blr	x1
  44630c:	and	w1, w0, w22
  446310:	ldr	x3, [x19, #8]
  446314:	mov	x2, #0x0                   	// #0
  446318:	mov	x0, x19
  44631c:	ldr	x3, [x3, #48]
  446320:	blr	x3
  446324:	add	x1, sp, #0x38
  446328:	mov	x0, x19
  44632c:	bl	445e48 <ferror@plt+0x41eb8>
  446330:	mov	w22, w0
  446334:	ldr	x0, [x19, #80]
  446338:	b	446208 <ferror@plt+0x42278>
  44633c:	nop
  446340:	cbz	x0, 446404 <ferror@plt+0x42474>
  446344:	stp	x29, x30, [sp, #-32]!
  446348:	mov	x29, sp
  44634c:	str	x19, [sp, #16]
  446350:	mov	x19, x0
  446354:	ldxr	w1, [x19]
  446358:	sub	w2, w1, #0x1
  44635c:	stlxr	w3, w2, [x19]
  446360:	cbnz	w3, 446354 <ferror@plt+0x423c4>
  446364:	dmb	ish
  446368:	cmp	w1, #0x1
  44636c:	b.eq	44637c <ferror@plt+0x423ec>  // b.none
  446370:	ldr	x19, [sp, #16]
  446374:	ldp	x29, x30, [sp], #32
  446378:	ret
  44637c:	ldrb	w2, [x19, #94]
  446380:	tbnz	w2, #2, 446424 <ferror@plt+0x42494>
  446384:	bl	445fa8 <ferror@plt+0x42018>
  446388:	ldr	x0, [x19, #16]
  44638c:	bl	417d40 <ferror@plt+0x13db0>
  446390:	ldr	x0, [x19, #24]
  446394:	cmn	x0, #0x1
  446398:	b.eq	4463a0 <ferror@plt+0x42410>  // b.none
  44639c:	bl	443318 <ferror@plt+0x3f388>
  4463a0:	ldr	x0, [x19, #32]
  4463a4:	cmn	x0, #0x1
  4463a8:	b.eq	4463b0 <ferror@plt+0x42420>  // b.none
  4463ac:	bl	443318 <ferror@plt+0x3f388>
  4463b0:	ldr	x0, [x19, #40]
  4463b4:	bl	417d40 <ferror@plt+0x13db0>
  4463b8:	ldr	x0, [x19, #64]
  4463bc:	cbz	x0, 4463c8 <ferror@plt+0x42438>
  4463c0:	mov	w1, #0x1                   	// #1
  4463c4:	bl	42a758 <ferror@plt+0x267c8>
  4463c8:	ldr	x0, [x19, #80]
  4463cc:	cbz	x0, 4463d8 <ferror@plt+0x42448>
  4463d0:	mov	w1, #0x1                   	// #1
  4463d4:	bl	42a758 <ferror@plt+0x267c8>
  4463d8:	ldr	x0, [x19, #72]
  4463dc:	cbz	x0, 4463e8 <ferror@plt+0x42458>
  4463e0:	mov	w1, #0x1                   	// #1
  4463e4:	bl	42a758 <ferror@plt+0x267c8>
  4463e8:	ldr	x1, [x19, #8]
  4463ec:	mov	x0, x19
  4463f0:	ldr	x19, [sp, #16]
  4463f4:	ldp	x29, x30, [sp], #32
  4463f8:	ldr	x1, [x1, #40]
  4463fc:	mov	x16, x1
  446400:	br	x16
  446404:	adrp	x1, 48a000 <ferror@plt+0x86070>
  446408:	add	x1, x1, #0x7a8
  44640c:	adrp	x2, 489000 <ferror@plt+0x85070>
  446410:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446414:	add	x1, x1, #0x258
  446418:	add	x2, x2, #0xd68
  44641c:	add	x0, x0, #0xf78
  446420:	b	419d28 <ferror@plt+0x15d98>
  446424:	mov	x2, #0x0                   	// #0
  446428:	bl	446188 <ferror@plt+0x421f8>
  44642c:	b	446388 <ferror@plt+0x423f8>
  446430:	stp	x29, x30, [sp, #-64]!
  446434:	mov	x29, sp
  446438:	stp	x19, x20, [sp, #16]
  44643c:	cbz	x0, 4465bc <ferror@plt+0x4262c>
  446440:	str	x21, [sp, #32]
  446444:	mov	x19, x0
  446448:	mov	x21, x1
  44644c:	cbz	x3, 446490 <ferror@plt+0x42500>
  446450:	ldr	x0, [x3]
  446454:	cbz	x0, 446490 <ferror@plt+0x42500>
  446458:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44645c:	add	x1, x1, #0x7a8
  446460:	add	x1, x1, #0x270
  446464:	adrp	x2, 488000 <ferror@plt+0x84070>
  446468:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44646c:	add	x2, x2, #0xc18
  446470:	add	x0, x0, #0xf78
  446474:	bl	419d28 <ferror@plt+0x15d98>
  446478:	ldr	x21, [sp, #32]
  44647c:	mov	w20, #0x0                   	// #0
  446480:	mov	w0, w20
  446484:	ldp	x19, x20, [sp, #16]
  446488:	ldp	x29, x30, [sp], #64
  44648c:	ret
  446490:	ldrb	w0, [x19, #94]
  446494:	tbz	w0, #5, 4464e0 <ferror@plt+0x42550>
  446498:	cbz	w2, 446518 <ferror@plt+0x42588>
  44649c:	sub	w1, w2, #0x1
  4464a0:	cmp	w1, #0x1
  4464a4:	b.hi	44658c <ferror@plt+0x425fc>  // b.pmore
  4464a8:	tbnz	w0, #0, 44655c <ferror@plt+0x425cc>
  4464ac:	ldr	x4, [x19, #8]
  4464b0:	mov	x1, x21
  4464b4:	mov	x0, x19
  4464b8:	ldr	x4, [x4, #16]
  4464bc:	blr	x4
  4464c0:	mov	w20, w0
  4464c4:	cmp	w0, #0x1
  4464c8:	b.eq	4465e4 <ferror@plt+0x42654>  // b.none
  4464cc:	ldr	x21, [sp, #32]
  4464d0:	mov	w0, w20
  4464d4:	ldp	x19, x20, [sp, #16]
  4464d8:	ldp	x29, x30, [sp], #64
  4464dc:	ret
  4464e0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4464e4:	add	x1, x1, #0x7a8
  4464e8:	add	x1, x1, #0x270
  4464ec:	mov	w20, #0x0                   	// #0
  4464f0:	adrp	x2, 489000 <ferror@plt+0x85070>
  4464f4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4464f8:	add	x2, x2, #0xdf8
  4464fc:	add	x0, x0, #0xf78
  446500:	bl	419d28 <ferror@plt+0x15d98>
  446504:	mov	w0, w20
  446508:	ldp	x19, x20, [sp, #16]
  44650c:	ldr	x21, [sp, #32]
  446510:	ldp	x29, x30, [sp], #64
  446514:	ret
  446518:	tbz	w0, #0, 4464ac <ferror@plt+0x4251c>
  44651c:	and	w5, w0, #0x2
  446520:	ldr	x1, [x19, #72]
  446524:	tbz	w0, #1, 4466b4 <ferror@plt+0x42724>
  446528:	cbz	x1, 4466ec <ferror@plt+0x4275c>
  44652c:	ldr	x0, [x1, #8]
  446530:	cbnz	x0, 4466f8 <ferror@plt+0x42768>
  446534:	ldr	x4, [x19, #64]
  446538:	cbz	x4, 44654c <ferror@plt+0x425bc>
  44653c:	ldr	x0, [x4, #8]
  446540:	sub	x21, x21, x0
  446544:	cbz	x1, 44655c <ferror@plt+0x425cc>
  446548:	ldr	x0, [x1, #8]
  44654c:	cmp	x0, #0x0
  446550:	ccmp	w5, #0x0, #0x4, ne  // ne = any
  446554:	sub	x21, x21, x0
  446558:	b.ne	4466c0 <ferror@plt+0x42730>  // b.any
  44655c:	mov	x1, x3
  446560:	mov	x0, x19
  446564:	str	x3, [sp, #48]
  446568:	str	w2, [sp, #60]
  44656c:	bl	445e48 <ferror@plt+0x41eb8>
  446570:	ldr	w2, [sp, #60]
  446574:	mov	w20, w0
  446578:	cmp	w0, #0x1
  44657c:	ldr	x3, [sp, #48]
  446580:	b.eq	4464ac <ferror@plt+0x4251c>  // b.none
  446584:	ldr	x21, [sp, #32]
  446588:	b	4464d0 <ferror@plt+0x42540>
  44658c:	adrp	x2, 489000 <ferror@plt+0x85070>
  446590:	add	x2, x2, #0xfc0
  446594:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446598:	add	x0, x0, #0xf78
  44659c:	mov	w1, #0x10                  	// #16
  4465a0:	mov	w20, #0x0                   	// #0
  4465a4:	bl	4199b8 <ferror@plt+0x15a28>
  4465a8:	mov	w0, w20
  4465ac:	ldp	x19, x20, [sp, #16]
  4465b0:	ldr	x21, [sp, #32]
  4465b4:	ldp	x29, x30, [sp], #64
  4465b8:	ret
  4465bc:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4465c0:	add	x1, x1, #0x7a8
  4465c4:	add	x1, x1, #0x270
  4465c8:	adrp	x2, 489000 <ferror@plt+0x85070>
  4465cc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4465d0:	add	x2, x2, #0xd68
  4465d4:	add	x0, x0, #0xf78
  4465d8:	mov	w20, #0x0                   	// #0
  4465dc:	bl	419d28 <ferror@plt+0x15d98>
  4465e0:	b	446480 <ferror@plt+0x424f0>
  4465e4:	ldrb	w0, [x19, #94]
  4465e8:	tbz	w0, #0, 4464cc <ferror@plt+0x4253c>
  4465ec:	ldr	x0, [x19, #64]
  4465f0:	cbz	x0, 4465fc <ferror@plt+0x4266c>
  4465f4:	mov	x1, #0x0                   	// #0
  4465f8:	bl	42ab08 <ferror@plt+0x26b78>
  4465fc:	ldr	x0, [x19, #24]
  446600:	cmn	x0, #0x1
  446604:	b.eq	44661c <ferror@plt+0x4268c>  // b.none
  446608:	mov	x4, #0x0                   	// #0
  44660c:	mov	x3, #0x0                   	// #0
  446610:	mov	x2, #0x0                   	// #0
  446614:	mov	x1, #0x0                   	// #0
  446618:	bl	443310 <ferror@plt+0x3f380>
  44661c:	ldr	x0, [x19, #32]
  446620:	cmn	x0, #0x1
  446624:	b.eq	44663c <ferror@plt+0x426ac>  // b.none
  446628:	mov	x4, #0x0                   	// #0
  44662c:	mov	x3, #0x0                   	// #0
  446630:	mov	x2, #0x0                   	// #0
  446634:	mov	x1, #0x0                   	// #0
  446638:	bl	443310 <ferror@plt+0x3f380>
  44663c:	ldr	x0, [x19, #72]
  446640:	cbz	x0, 446688 <ferror@plt+0x426f8>
  446644:	ldr	x1, [x0, #8]
  446648:	cbz	x1, 446680 <ferror@plt+0x426f0>
  44664c:	ldrb	w1, [x19, #94]
  446650:	tbz	w1, #1, 446680 <ferror@plt+0x426f0>
  446654:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446658:	add	x3, x3, #0x7a8
  44665c:	adrp	x4, 489000 <ferror@plt+0x85070>
  446660:	adrp	x1, 489000 <ferror@plt+0x85070>
  446664:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446668:	add	x3, x3, #0x290
  44666c:	add	x4, x4, #0xf80
  446670:	add	x1, x1, #0xdd0
  446674:	add	x0, x0, #0xf78
  446678:	mov	w2, #0x491                 	// #1169
  44667c:	bl	430e98 <ferror@plt+0x2cf08>
  446680:	mov	x1, #0x0                   	// #0
  446684:	bl	42ab08 <ferror@plt+0x26b78>
  446688:	ldrb	w0, [x19, #88]
  44668c:	cbz	w0, 4464cc <ferror@plt+0x4253c>
  446690:	adrp	x2, 489000 <ferror@plt+0x85070>
  446694:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446698:	add	x2, x2, #0xee8
  44669c:	add	x0, x0, #0xf78
  4466a0:	mov	w1, #0x10                  	// #16
  4466a4:	bl	4199b8 <ferror@plt+0x15a28>
  4466a8:	strb	wzr, [x19, #88]
  4466ac:	ldr	x21, [sp, #32]
  4466b0:	b	446480 <ferror@plt+0x424f0>
  4466b4:	ldr	x4, [x19, #64]
  4466b8:	cbnz	x4, 44653c <ferror@plt+0x425ac>
  4466bc:	b	446544 <ferror@plt+0x425b4>
  4466c0:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4466c4:	add	x3, x3, #0x7a8
  4466c8:	adrp	x4, 489000 <ferror@plt+0x85070>
  4466cc:	adrp	x1, 489000 <ferror@plt+0x85070>
  4466d0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4466d4:	add	x3, x3, #0x290
  4466d8:	add	x4, x4, #0xf80
  4466dc:	add	x1, x1, #0xdd0
  4466e0:	add	x0, x0, #0xf78
  4466e4:	mov	w2, #0x468                 	// #1128
  4466e8:	bl	430e98 <ferror@plt+0x2cf08>
  4466ec:	ldr	x4, [x19, #64]
  4466f0:	cbnz	x4, 44653c <ferror@plt+0x425ac>
  4466f4:	b	44655c <ferror@plt+0x425cc>
  4466f8:	adrp	x2, 489000 <ferror@plt+0x85070>
  4466fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446700:	add	x2, x2, #0xf40
  446704:	b	446598 <ferror@plt+0x42608>
  446708:	stp	x29, x30, [sp, #-144]!
  44670c:	mov	x29, sp
  446710:	ldrb	w2, [x0, #94]
  446714:	stp	x19, x20, [sp, #16]
  446718:	mov	x19, x0
  44671c:	stp	x21, x22, [sp, #32]
  446720:	mov	x22, x1
  446724:	tbz	w2, #5, 446784 <ferror@plt+0x427f4>
  446728:	ldr	x2, [x0, #80]
  44672c:	cbz	x2, 446738 <ferror@plt+0x427a8>
  446730:	ldr	x2, [x2, #8]
  446734:	cbnz	x2, 446b88 <ferror@plt+0x42bf8>
  446738:	stp	x23, x24, [sp, #48]
  44673c:	stp	x25, x26, [sp, #64]
  446740:	stp	x27, x28, [sp, #80]
  446744:	ldrb	w0, [x19, #88]
  446748:	cbz	w0, 446790 <ferror@plt+0x42800>
  44674c:	mov	w1, #0x10                  	// #16
  446750:	adrp	x2, 489000 <ferror@plt+0x85070>
  446754:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446758:	add	x2, x2, #0xee8
  44675c:	add	x0, x0, #0xf78
  446760:	bl	4199b8 <ferror@plt+0x15a28>
  446764:	ldp	x1, x0, [x19, #56]
  446768:	strb	wzr, [x19, #88]
  44676c:	cbnz	x0, 446798 <ferror@plt+0x42808>
  446770:	mov	x0, x1
  446774:	bl	42a6d8 <ferror@plt+0x26748>
  446778:	str	x0, [x19, #64]
  44677c:	ldr	x1, [x19, #56]
  446780:	b	446798 <ferror@plt+0x42808>
  446784:	stp	x23, x24, [sp, #48]
  446788:	stp	x25, x26, [sp, #64]
  44678c:	stp	x27, x28, [sp, #80]
  446790:	ldp	x1, x0, [x19, #56]
  446794:	cbz	x0, 446770 <ferror@plt+0x427e0>
  446798:	ldr	x20, [x0, #8]
  44679c:	add	x1, x20, x1
  4467a0:	bl	42ab70 <ferror@plt+0x26be0>
  4467a4:	ldp	x2, x1, [x19, #56]
  4467a8:	mov	x4, x22
  4467ac:	ldr	x0, [x19, #8]
  4467b0:	add	x3, sp, #0x68
  4467b4:	ldr	x5, [x0]
  4467b8:	mov	x0, x19
  4467bc:	ldr	x1, [x1]
  4467c0:	add	x1, x1, x20
  4467c4:	blr	x5
  4467c8:	mov	w21, w0
  4467cc:	cmp	w0, #0x1
  4467d0:	b.eq	4468f4 <ferror@plt+0x42964>  // b.none
  4467d4:	ldr	x0, [sp, #104]
  4467d8:	cbnz	x0, 446810 <ferror@plt+0x42880>
  4467dc:	ldr	x0, [x19, #64]
  4467e0:	mov	x1, x20
  4467e4:	bl	42ab08 <ferror@plt+0x26b78>
  4467e8:	cmp	w21, #0x2
  4467ec:	b.eq	44683c <ferror@plt+0x428ac>  // b.none
  4467f0:	ldp	x23, x24, [sp, #48]
  4467f4:	ldp	x25, x26, [sp, #64]
  4467f8:	ldp	x27, x28, [sp, #80]
  4467fc:	mov	w0, w21
  446800:	ldp	x19, x20, [sp, #16]
  446804:	ldp	x21, x22, [sp, #32]
  446808:	ldp	x29, x30, [sp], #144
  44680c:	ret
  446810:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446814:	add	x3, x3, #0x7a8
  446818:	adrp	x4, 489000 <ferror@plt+0x85070>
  44681c:	adrp	x1, 489000 <ferror@plt+0x85070>
  446820:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446824:	add	x3, x3, #0x2b0
  446828:	add	x4, x4, #0xff0
  44682c:	add	x1, x1, #0xdd0
  446830:	add	x0, x0, #0xf78
  446834:	mov	w2, #0x5e5                 	// #1509
  446838:	bl	430e98 <ferror@plt+0x2cf08>
  44683c:	ldr	x0, [x19, #64]
  446840:	mov	x1, x0
  446844:	ldr	x27, [x0, #8]
  446848:	cbz	x27, 4467f0 <ferror@plt+0x42860>
  44684c:	ldr	x23, [x19, #72]
  446850:	cbz	x23, 446b04 <ferror@plt+0x42b74>
  446854:	ldrb	w2, [x19, #94]
  446858:	ldr	x24, [x23, #8]
  44685c:	tbnz	w2, #1, 446940 <ferror@plt+0x429b0>
  446860:	ldr	x1, [x19, #16]
  446864:	cbz	x1, 4467f0 <ferror@plt+0x42860>
  446868:	ldp	x25, x27, [x0]
  44686c:	add	x27, x25, x27
  446870:	cmp	x25, x27
  446874:	b.cs	4467f0 <ferror@plt+0x42860>  // b.hs, b.nlast
  446878:	adrp	x0, 46a000 <ferror@plt+0x66070>
  44687c:	mov	x20, x25
  446880:	ldr	x26, [x0, #952]
  446884:	nop
  446888:	sub	x1, x27, x20
  44688c:	mov	x0, x20
  446890:	bl	435c00 <ferror@plt+0x31c70>
  446894:	cmn	w0, #0x2
  446898:	b.eq	4468b4 <ferror@plt+0x42924>  // b.none
  44689c:	cmn	w0, #0x1
  4468a0:	b.ne	446a08 <ferror@plt+0x42a78>  // b.any
  4468a4:	ldr	x0, [x23, #8]
  4468a8:	mov	w21, #0x1                   	// #1
  4468ac:	cmp	x0, x24
  4468b0:	b.ls	446b5c <ferror@plt+0x42bcc>  // b.plast
  4468b4:	cmp	x20, x25
  4468b8:	b.ls	4467f0 <ferror@plt+0x42860>  // b.plast
  4468bc:	ldr	x0, [x19, #72]
  4468c0:	sub	x20, x20, x25
  4468c4:	mov	x1, x25
  4468c8:	sxtw	x20, w20
  4468cc:	mov	x2, x20
  4468d0:	bl	42b388 <ferror@plt+0x273f8>
  4468d4:	ldr	x0, [x19, #64]
  4468d8:	mov	x2, x20
  4468dc:	mov	x1, #0x0                   	// #0
  4468e0:	bl	42cbf8 <ferror@plt+0x28c68>
  4468e4:	ldp	x23, x24, [sp, #48]
  4468e8:	ldp	x25, x26, [sp, #64]
  4468ec:	ldp	x27, x28, [sp, #80]
  4468f0:	b	4467fc <ferror@plt+0x4286c>
  4468f4:	ldr	x0, [x19, #64]
  4468f8:	ldr	x1, [sp, #104]
  4468fc:	add	x1, x20, x1
  446900:	bl	42ab08 <ferror@plt+0x26b78>
  446904:	ldr	x0, [x19, #64]
  446908:	mov	x1, x0
  44690c:	ldr	x27, [x0, #8]
  446910:	cbnz	x27, 44684c <ferror@plt+0x428bc>
  446914:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446918:	add	x3, x3, #0x7a8
  44691c:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446920:	adrp	x1, 489000 <ferror@plt+0x85070>
  446924:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446928:	add	x3, x3, #0x2b0
  44692c:	add	x4, x4, #0x28
  446930:	add	x1, x1, #0xdd0
  446934:	add	x0, x0, #0xf78
  446938:	mov	w2, #0x5ed                 	// #1517
  44693c:	bl	430e98 <ferror@plt+0x2cf08>
  446940:	mov	x26, x24
  446944:	ldr	x28, [x1]
  446948:	bl	403e80 <__errno_location@plt>
  44694c:	mov	x20, x0
  446950:	mov	x25, #0x6                   	// #6
  446954:	ldr	x1, [x23, #16]
  446958:	cmp	x27, #0x6
  44695c:	csel	x2, x27, x25, cs  // cs = hs, nlast
  446960:	mov	x0, x23
  446964:	sub	x1, x1, x24
  446968:	str	x28, [sp, #128]
  44696c:	sub	x1, x1, #0x1
  446970:	cmp	x1, x2
  446974:	csel	x1, x1, x2, cs  // cs = hs, nlast
  446978:	stp	x27, x1, [sp, #112]
  44697c:	add	x1, x1, x24
  446980:	bl	42ab70 <ferror@plt+0x26be0>
  446984:	ldr	x1, [x19, #72]
  446988:	add	x4, sp, #0x78
  44698c:	ldr	x6, [sp, #120]
  446990:	add	x3, sp, #0x88
  446994:	ldr	x5, [x1, #8]
  446998:	add	x2, sp, #0x70
  44699c:	ldr	x0, [x19, #24]
  4469a0:	sub	x6, x5, x6
  4469a4:	ldr	x5, [x1]
  4469a8:	add	x1, sp, #0x80
  4469ac:	add	x5, x5, x6
  4469b0:	str	x5, [sp, #136]
  4469b4:	bl	443310 <ferror@plt+0x3f380>
  4469b8:	mov	x24, x0
  4469bc:	ldr	x4, [x19, #64]
  4469c0:	ldr	x2, [sp, #112]
  4469c4:	ldp	x1, x5, [x4]
  4469c8:	ldr	x3, [sp, #128]
  4469cc:	add	x3, x3, x2
  4469d0:	add	x1, x1, x5
  4469d4:	cmp	x3, x1
  4469d8:	b.eq	446a24 <ferror@plt+0x42a94>  // b.none
  4469dc:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4469e0:	add	x3, x3, #0x7a8
  4469e4:	adrp	x4, 48a000 <ferror@plt+0x86070>
  4469e8:	adrp	x1, 489000 <ferror@plt+0x85070>
  4469ec:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4469f0:	add	x3, x3, #0x2b0
  4469f4:	add	x4, x4, #0x68
  4469f8:	add	x1, x1, #0xdd0
  4469fc:	add	x0, x0, #0xf78
  446a00:	mov	w2, #0x612                 	// #1554
  446a04:	bl	430e98 <ferror@plt+0x2cf08>
  446a08:	ldrb	w0, [x20]
  446a0c:	ldrb	w0, [x26, x0]
  446a10:	add	x20, x20, x0
  446a14:	cmp	x27, x20
  446a18:	b.hi	446888 <ferror@plt+0x428f8>  // b.pmore
  446a1c:	mov	x20, x27
  446a20:	b	4468b4 <ferror@plt+0x42924>
  446a24:	ldr	x6, [x19, #72]
  446a28:	ldr	x0, [sp, #120]
  446a2c:	ldr	x3, [sp, #136]
  446a30:	ldr	x1, [x6]
  446a34:	add	x3, x3, x0
  446a38:	ldr	x0, [x6, #8]
  446a3c:	add	x1, x1, x0
  446a40:	cmp	x3, x1
  446a44:	b.eq	446a74 <ferror@plt+0x42ae4>  // b.none
  446a48:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446a4c:	add	x3, x3, #0x7a8
  446a50:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446a54:	adrp	x1, 489000 <ferror@plt+0x85070>
  446a58:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446a5c:	add	x3, x3, #0x2b0
  446a60:	add	x4, x4, #0xb0
  446a64:	add	x1, x1, #0xdd0
  446a68:	add	x0, x0, #0xf78
  446a6c:	mov	w2, #0x614                 	// #1556
  446a70:	bl	430e98 <ferror@plt+0x2cf08>
  446a74:	sub	x2, x5, x2
  446a78:	mov	x0, x4
  446a7c:	mov	x1, #0x0                   	// #0
  446a80:	ldr	w23, [x20]
  446a84:	bl	42cbf8 <ferror@plt+0x28c68>
  446a88:	ldr	x0, [x19, #72]
  446a8c:	ldr	x1, [sp, #120]
  446a90:	ldr	x2, [x0, #8]
  446a94:	sub	x1, x2, x1
  446a98:	bl	42ab08 <ferror@plt+0x26b78>
  446a9c:	cmn	x24, #0x1
  446aa0:	b.ne	446d14 <ferror@plt+0x42d84>  // b.any
  446aa4:	cmp	w23, #0x16
  446aa8:	b.eq	446c28 <ferror@plt+0x42c98>  // b.none
  446aac:	cmp	w23, #0x54
  446ab0:	b.eq	446c80 <ferror@plt+0x42cf0>  // b.none
  446ab4:	cmp	w23, #0x7
  446ab8:	b.eq	446cb0 <ferror@plt+0x42d20>  // b.none
  446abc:	cmp	w23, #0x9
  446ac0:	b.eq	446bfc <ferror@plt+0x42c6c>  // b.none
  446ac4:	bl	443180 <ferror@plt+0x3f1f0>
  446ac8:	mov	w19, w0
  446acc:	mov	w0, w23
  446ad0:	bl	4283c8 <ferror@plt+0x24438>
  446ad4:	adrp	x3, 489000 <ferror@plt+0x85070>
  446ad8:	mov	x4, x0
  446adc:	mov	w1, w19
  446ae0:	mov	x0, x22
  446ae4:	add	x3, x3, #0x998
  446ae8:	mov	w2, #0x2                   	// #2
  446aec:	bl	409b68 <ferror@plt+0x5bd8>
  446af0:	mov	w21, #0x0                   	// #0
  446af4:	ldp	x23, x24, [sp, #48]
  446af8:	ldp	x25, x26, [sp, #64]
  446afc:	ldp	x27, x28, [sp, #80]
  446b00:	b	4467fc <ferror@plt+0x4286c>
  446b04:	ldr	x0, [x19, #16]
  446b08:	cbz	x0, 446bb0 <ferror@plt+0x42c20>
  446b0c:	ldr	x0, [x19, #56]
  446b10:	bl	42a6d8 <ferror@plt+0x26748>
  446b14:	str	x0, [x19, #72]
  446b18:	ldrb	w1, [x19, #94]
  446b1c:	mov	x23, x0
  446b20:	tbnz	w1, #1, 446be4 <ferror@plt+0x42c54>
  446b24:	ldr	x0, [x19, #16]
  446b28:	cbz	x0, 4467f0 <ferror@plt+0x42860>
  446b2c:	cbnz	x23, 446d28 <ferror@plt+0x42d98>
  446b30:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446b34:	add	x3, x3, #0x7a8
  446b38:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446b3c:	adrp	x1, 489000 <ferror@plt+0x85070>
  446b40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446b44:	add	x3, x3, #0x2b0
  446b48:	add	x4, x4, #0x48
  446b4c:	add	x1, x1, #0xdd0
  446b50:	add	x0, x0, #0xf78
  446b54:	mov	w2, #0x644                 	// #1604
  446b58:	bl	430e98 <ferror@plt+0x2cf08>
  446b5c:	bl	443180 <ferror@plt+0x3f1f0>
  446b60:	mov	w1, w0
  446b64:	mov	w2, w21
  446b68:	mov	x0, x22
  446b6c:	adrp	x3, 46a000 <ferror@plt+0x66070>
  446b70:	add	x3, x3, #0x138
  446b74:	bl	409cc8 <ferror@plt+0x5d38>
  446b78:	mov	w21, #0x0                   	// #0
  446b7c:	ldr	x0, [x19, #64]
  446b80:	ldr	x25, [x0]
  446b84:	b	4468b4 <ferror@plt+0x42924>
  446b88:	bl	445e48 <ferror@plt+0x41eb8>
  446b8c:	mov	w21, w0
  446b90:	cmp	w0, #0x1
  446b94:	b.ne	4467fc <ferror@plt+0x4286c>  // b.any
  446b98:	ldrb	w0, [x19, #94]
  446b9c:	stp	x23, x24, [sp, #48]
  446ba0:	stp	x25, x26, [sp, #64]
  446ba4:	stp	x27, x28, [sp, #80]
  446ba8:	tbnz	w0, #5, 446744 <ferror@plt+0x427b4>
  446bac:	b	446790 <ferror@plt+0x42800>
  446bb0:	ldrb	w0, [x19, #94]
  446bb4:	tbz	w0, #1, 4467f0 <ferror@plt+0x42860>
  446bb8:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446bbc:	add	x3, x3, #0x7a8
  446bc0:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446bc4:	adrp	x1, 489000 <ferror@plt+0x85070>
  446bc8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446bcc:	add	x3, x3, #0x2b0
  446bd0:	add	x4, x4, #0x48
  446bd4:	add	x1, x1, #0xdd0
  446bd8:	add	x0, x0, #0xf78
  446bdc:	mov	w2, #0x5fe                 	// #1534
  446be0:	bl	430e98 <ferror@plt+0x2cf08>
  446be4:	cbz	x0, 446bb8 <ferror@plt+0x42c28>
  446be8:	ldr	x1, [x19, #64]
  446bec:	mov	x26, #0x0                   	// #0
  446bf0:	ldr	x24, [x0, #8]
  446bf4:	ldr	x27, [x1, #8]
  446bf8:	b	446944 <ferror@plt+0x429b4>
  446bfc:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446c00:	add	x3, x3, #0x7a8
  446c04:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446c08:	adrp	x1, 489000 <ferror@plt+0x85070>
  446c0c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446c10:	add	x3, x3, #0x2b0
  446c14:	add	x4, x4, #0x130
  446c18:	add	x1, x1, #0xdd0
  446c1c:	add	x0, x0, #0xf78
  446c20:	mov	w2, #0x637                 	// #1591
  446c24:	bl	430e98 <ferror@plt+0x2cf08>
  446c28:	ldr	x0, [x19, #72]
  446c2c:	ldr	x0, [x0, #8]
  446c30:	cmp	x0, x26
  446c34:	ccmp	w21, #0x2, #0x0, eq  // eq = none
  446c38:	b.eq	446c6c <ferror@plt+0x42cdc>  // b.none
  446c3c:	cbnz	x0, 446cd4 <ferror@plt+0x42d44>
  446c40:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446c44:	add	x3, x3, #0x7a8
  446c48:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446c4c:	adrp	x1, 489000 <ferror@plt+0x85070>
  446c50:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446c54:	add	x3, x3, #0x2b0
  446c58:	add	x4, x4, #0x140
  446c5c:	add	x1, x1, #0xdd0
  446c60:	add	x0, x0, #0xf78
  446c64:	mov	w2, #0x63d                 	// #1597
  446c68:	bl	430e98 <ferror@plt+0x2cf08>
  446c6c:	mov	w21, #0x2                   	// #2
  446c70:	ldp	x23, x24, [sp, #48]
  446c74:	ldp	x25, x26, [sp, #64]
  446c78:	ldp	x27, x28, [sp, #80]
  446c7c:	b	4467fc <ferror@plt+0x4286c>
  446c80:	ldr	x0, [x19, #72]
  446c84:	ldr	x0, [x0, #8]
  446c88:	cmp	x0, x26
  446c8c:	b.hi	446c3c <ferror@plt+0x42cac>  // b.pmore
  446c90:	bl	443180 <ferror@plt+0x3f1f0>
  446c94:	mov	w1, w0
  446c98:	adrp	x3, 46a000 <ferror@plt+0x66070>
  446c9c:	mov	x0, x22
  446ca0:	add	x3, x3, #0x138
  446ca4:	mov	w2, #0x1                   	// #1
  446ca8:	bl	409cc8 <ferror@plt+0x5d38>
  446cac:	b	446af0 <ferror@plt+0x42b60>
  446cb0:	ldr	x0, [x19, #64]
  446cb4:	ldr	x1, [sp, #128]
  446cb8:	ldr	x28, [x0]
  446cbc:	cmp	x28, x1
  446cc0:	b.eq	446ce8 <ferror@plt+0x42d58>  // b.none
  446cc4:	ldr	x23, [x19, #72]
  446cc8:	ldr	x27, [x0, #8]
  446ccc:	ldr	x24, [x23, #8]
  446cd0:	b	446954 <ferror@plt+0x429c4>
  446cd4:	mov	w21, #0x1                   	// #1
  446cd8:	ldp	x23, x24, [sp, #48]
  446cdc:	ldp	x25, x26, [sp, #64]
  446ce0:	ldp	x27, x28, [sp, #80]
  446ce4:	b	4467fc <ferror@plt+0x4286c>
  446ce8:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446cec:	add	x3, x3, #0x7a8
  446cf0:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446cf4:	adrp	x1, 489000 <ferror@plt+0x85070>
  446cf8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446cfc:	add	x3, x3, #0x2b0
  446d00:	add	x4, x4, #0x110
  446d04:	add	x1, x1, #0xdd0
  446d08:	add	x0, x0, #0xf78
  446d0c:	mov	w2, #0x629                 	// #1577
  446d10:	bl	430e98 <ferror@plt+0x2cf08>
  446d14:	cmp	w21, #0x1
  446d18:	b.ne	4467f0 <ferror@plt+0x42860>  // b.any
  446d1c:	ldr	x0, [x19, #72]
  446d20:	ldr	x0, [x0, #8]
  446d24:	b	446c3c <ferror@plt+0x42cac>
  446d28:	mov	x24, #0x0                   	// #0
  446d2c:	ldr	x0, [x19, #64]
  446d30:	b	446868 <ferror@plt+0x428d8>
  446d34:	nop
  446d38:	stp	x29, x30, [sp, #-128]!
  446d3c:	mov	x29, sp
  446d40:	stp	x21, x22, [sp, #32]
  446d44:	mov	x22, x0
  446d48:	ldrb	w0, [x0, #94]
  446d4c:	stp	x19, x20, [sp, #16]
  446d50:	mov	x20, x3
  446d54:	stp	x27, x28, [sp, #80]
  446d58:	str	x1, [sp, #104]
  446d5c:	str	x2, [sp, #120]
  446d60:	tbz	w0, #0, 446e70 <ferror@plt+0x42ee0>
  446d64:	ldr	x0, [x22, #40]
  446d68:	stp	x23, x24, [sp, #48]
  446d6c:	mov	x23, #0x3                   	// #3
  446d70:	stp	x25, x26, [sp, #64]
  446d74:	cbz	x0, 446d7c <ferror@plt+0x42dec>
  446d78:	ldr	w23, [x22, #48]
  446d7c:	ldr	x21, [x22, #16]
  446d80:	cbz	x21, 446dd4 <ferror@plt+0x42e44>
  446d84:	ldr	x0, [x22, #72]
  446d88:	cbz	x0, 446ddc <ferror@plt+0x42e4c>
  446d8c:	ldr	x1, [x0, #8]
  446d90:	str	x1, [sp, #112]
  446d94:	cbz	x1, 446de0 <ferror@plt+0x42e50>
  446d98:	mov	w28, #0x1                   	// #1
  446d9c:	str	xzr, [sp, #112]
  446da0:	ldr	x25, [x0, #8]
  446da4:	cbnz	x25, 446ec8 <ferror@plt+0x42f38>
  446da8:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446dac:	add	x3, x3, #0x7a8
  446db0:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446db4:	adrp	x1, 489000 <ferror@plt+0x85070>
  446db8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446dbc:	add	x3, x3, #0x2d0
  446dc0:	add	x4, x4, #0x1f0
  446dc4:	add	x1, x1, #0xdd0
  446dc8:	add	x0, x0, #0xf78
  446dcc:	mov	w2, #0x721                 	// #1825
  446dd0:	bl	430e98 <ferror@plt+0x2cf08>
  446dd4:	ldr	x0, [x22, #64]
  446dd8:	cbnz	x0, 446ea8 <ferror@plt+0x42f18>
  446ddc:	str	xzr, [sp, #112]
  446de0:	mov	x1, x20
  446de4:	mov	x0, x22
  446de8:	bl	446708 <ferror@plt+0x42778>
  446dec:	mov	w28, w0
  446df0:	cmp	w0, #0x1
  446df4:	b.eq	446e48 <ferror@plt+0x42eb8>  // b.none
  446df8:	cmp	w0, #0x2
  446dfc:	b.eq	446e28 <ferror@plt+0x42e98>  // b.none
  446e00:	ldr	x0, [sp, #104]
  446e04:	ldp	x23, x24, [sp, #48]
  446e08:	ldp	x25, x26, [sp, #64]
  446e0c:	str	xzr, [x0]
  446e10:	mov	w0, w28
  446e14:	ldp	x19, x20, [sp, #16]
  446e18:	ldp	x21, x22, [sp, #32]
  446e1c:	ldp	x27, x28, [sp, #80]
  446e20:	ldp	x29, x30, [sp], #128
  446e24:	ret
  446e28:	ldr	x21, [x22, #16]
  446e2c:	cbz	x21, 447048 <ferror@plt+0x430b8>
  446e30:	ldr	x0, [x22, #72]
  446e34:	cbz	x0, 447078 <ferror@plt+0x430e8>
  446e38:	ldr	x1, [x0, #8]
  446e3c:	cbz	x1, 447078 <ferror@plt+0x430e8>
  446e40:	cbz	x0, 446da8 <ferror@plt+0x42e18>
  446e44:	b	446da0 <ferror@plt+0x42e10>
  446e48:	ldr	x21, [x22, #16]
  446e4c:	cbz	x21, 44703c <ferror@plt+0x430ac>
  446e50:	ldr	x0, [x22, #72]
  446e54:	cbz	x0, 446de0 <ferror@plt+0x42e50>
  446e58:	ldr	x0, [x0, #8]
  446e5c:	cbz	x0, 446de0 <ferror@plt+0x42e50>
  446e60:	cbz	x21, 4470c0 <ferror@plt+0x43130>
  446e64:	ldr	x0, [x22, #72]
  446e68:	cbz	x0, 446da8 <ferror@plt+0x42e18>
  446e6c:	b	446da0 <ferror@plt+0x42e10>
  446e70:	bl	443180 <ferror@plt+0x3f1f0>
  446e74:	mov	w28, #0x0                   	// #0
  446e78:	mov	w1, w0
  446e7c:	mov	w2, #0x2                   	// #2
  446e80:	mov	x0, x20
  446e84:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446e88:	add	x3, x3, #0x188
  446e8c:	bl	409cc8 <ferror@plt+0x5d38>
  446e90:	mov	w0, w28
  446e94:	ldp	x19, x20, [sp, #16]
  446e98:	ldp	x21, x22, [sp, #32]
  446e9c:	ldp	x27, x28, [sp, #80]
  446ea0:	ldp	x29, x30, [sp], #128
  446ea4:	ret
  446ea8:	ldr	x1, [x0, #8]
  446eac:	str	x1, [sp, #112]
  446eb0:	cbz	x1, 446de0 <ferror@plt+0x42e50>
  446eb4:	mov	w28, #0x1                   	// #1
  446eb8:	str	xzr, [sp, #112]
  446ebc:	ldr	x25, [x0, #8]
  446ec0:	cbz	x25, 446da8 <ferror@plt+0x42e18>
  446ec4:	mov	x21, #0x0                   	// #0
  446ec8:	ldr	x26, [x0]
  446ecc:	ldr	x0, [sp, #112]
  446ed0:	add	x24, x26, x25
  446ed4:	add	x19, x26, x0
  446ed8:	cmp	x24, x19
  446edc:	b.ls	446f24 <ferror@plt+0x42f94>  // b.plast
  446ee0:	adrp	x0, 46a000 <ferror@plt+0x66070>
  446ee4:	ldr	x27, [x22, #40]
  446ee8:	ldr	x0, [x0, #952]
  446eec:	str	x0, [sp, #96]
  446ef0:	cbz	x27, 446f68 <ferror@plt+0x42fd8>
  446ef4:	mov	x2, x23
  446ef8:	mov	x1, x19
  446efc:	mov	x0, x27
  446f00:	bl	403ab0 <memcmp@plt>
  446f04:	cbz	w0, 4470b8 <ferror@plt+0x43128>
  446f08:	cbz	x21, 446f58 <ferror@plt+0x42fc8>
  446f0c:	ldrb	w0, [x19]
  446f10:	ldr	x1, [sp, #96]
  446f14:	ldrb	w0, [x1, x0]
  446f18:	add	x19, x19, x0
  446f1c:	cmp	x24, x19
  446f20:	b.hi	446ef4 <ferror@plt+0x42f64>  // b.pmore
  446f24:	cmp	x19, x24
  446f28:	b.eq	447098 <ferror@plt+0x43108>  // b.none
  446f2c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  446f30:	add	x3, x3, #0x7a8
  446f34:	adrp	x4, 48a000 <ferror@plt+0x86070>
  446f38:	adrp	x1, 489000 <ferror@plt+0x85070>
  446f3c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  446f40:	add	x3, x3, #0x2d0
  446f44:	add	x4, x4, #0x218
  446f48:	add	x1, x1, #0xdd0
  446f4c:	add	x0, x0, #0xf78
  446f50:	mov	w2, #0x75a                 	// #1882
  446f54:	bl	430e98 <ferror@plt+0x2cf08>
  446f58:	add	x19, x19, #0x1
  446f5c:	cmp	x24, x19
  446f60:	b.hi	446ef4 <ferror@plt+0x42f64>  // b.pmore
  446f64:	b	446f24 <ferror@plt+0x42f94>
  446f68:	mov	w1, #0x80                  	// #128
  446f6c:	mov	w2, #0xa9                  	// #169
  446f70:	ldrb	w0, [x19]
  446f74:	cmp	w0, #0xd
  446f78:	b.eq	447010 <ferror@plt+0x43080>  // b.none
  446f7c:	b.hi	446fd0 <ferror@plt+0x43040>  // b.pmore
  446f80:	cbz	w0, 446f8c <ferror@plt+0x42ffc>
  446f84:	cmp	w0, #0xa
  446f88:	b.ne	446fe8 <ferror@plt+0x43058>  // b.any
  446f8c:	sub	x25, x19, x26
  446f90:	mov	x23, #0x1                   	// #1
  446f94:	ldr	x0, [sp, #120]
  446f98:	cbz	x0, 446fa0 <ferror@plt+0x43010>
  446f9c:	str	x25, [x0]
  446fa0:	ldr	x0, [sp, #104]
  446fa4:	add	x23, x25, x23
  446fa8:	ldp	x25, x26, [sp, #64]
  446fac:	mov	w28, #0x1                   	// #1
  446fb0:	str	x23, [x0]
  446fb4:	mov	w0, w28
  446fb8:	ldp	x19, x20, [sp, #16]
  446fbc:	ldp	x21, x22, [sp, #32]
  446fc0:	ldp	x23, x24, [sp, #48]
  446fc4:	ldp	x27, x28, [sp, #80]
  446fc8:	ldp	x29, x30, [sp], #128
  446fcc:	ret
  446fd0:	cmp	w0, #0xe2
  446fd4:	b.ne	446fe8 <ferror@plt+0x43058>  // b.any
  446fd8:	ldrb	w0, [x19, #1]
  446fdc:	cmp	w1, w0
  446fe0:	b.eq	447060 <ferror@plt+0x430d0>  // b.none
  446fe4:	nop
  446fe8:	cbz	x21, 44702c <ferror@plt+0x4309c>
  446fec:	ldrb	w0, [x19]
  446ff0:	ldr	x3, [sp, #96]
  446ff4:	ldrb	w0, [x3, x0]
  446ff8:	add	x19, x19, x0
  446ffc:	cmp	x19, x24
  447000:	b.cs	446f24 <ferror@plt+0x42f94>  // b.hs, b.nlast
  447004:	ldrb	w0, [x19]
  447008:	cmp	w0, #0xd
  44700c:	b.ne	446f7c <ferror@plt+0x42fec>  // b.any
  447010:	sub	x24, x24, #0x1
  447014:	sub	x25, x19, x26
  447018:	cmp	x24, x19
  44701c:	b.ne	4470f8 <ferror@plt+0x43168>  // b.any
  447020:	cmp	w28, #0x2
  447024:	b.ne	446de0 <ferror@plt+0x42e50>  // b.any
  447028:	b	446f90 <ferror@plt+0x43000>
  44702c:	add	x19, x19, #0x1
  447030:	cmp	x19, x24
  447034:	b.cc	446f70 <ferror@plt+0x42fe0>  // b.lo, b.ul, b.last
  447038:	b	446f24 <ferror@plt+0x42f94>
  44703c:	ldr	x0, [x22, #64]
  447040:	cbnz	x0, 446e58 <ferror@plt+0x42ec8>
  447044:	b	446de0 <ferror@plt+0x42e50>
  447048:	ldr	x0, [x22, #64]
  44704c:	cbz	x0, 446e00 <ferror@plt+0x42e70>
  447050:	ldr	x1, [x0, #8]
  447054:	cbz	x1, 446e00 <ferror@plt+0x42e70>
  447058:	cbz	x0, 446da8 <ferror@plt+0x42e18>
  44705c:	b	446ebc <ferror@plt+0x42f2c>
  447060:	ldrb	w0, [x19, #2]
  447064:	cmp	w2, w0
  447068:	b.ne	446fe8 <ferror@plt+0x43058>  // b.any
  44706c:	sub	x25, x19, x26
  447070:	mov	x23, #0x3                   	// #3
  447074:	b	446f94 <ferror@plt+0x43004>
  447078:	ldr	x1, [sp, #104]
  44707c:	ldr	x0, [x22, #64]
  447080:	str	xzr, [x1]
  447084:	ldr	x0, [x0, #8]
  447088:	cbnz	x0, 4470cc <ferror@plt+0x4313c>
  44708c:	ldp	x23, x24, [sp, #48]
  447090:	ldp	x25, x26, [sp, #64]
  447094:	b	446e10 <ferror@plt+0x42e80>
  447098:	cmp	w28, #0x2
  44709c:	b.eq	447110 <ferror@plt+0x43180>  // b.none
  4470a0:	sub	x0, x23, #0x1
  4470a4:	sub	x27, x25, x23
  4470a8:	cmp	x0, x25
  4470ac:	csinc	x0, xzr, x27, cs  // cs = hs, nlast
  4470b0:	str	x0, [sp, #112]
  4470b4:	b	446de0 <ferror@plt+0x42e50>
  4470b8:	sub	x25, x19, x26
  4470bc:	b	446f94 <ferror@plt+0x43004>
  4470c0:	ldr	x0, [x22, #64]
  4470c4:	cbz	x0, 446da8 <ferror@plt+0x42e18>
  4470c8:	b	446ebc <ferror@plt+0x42f2c>
  4470cc:	bl	443180 <ferror@plt+0x3f1f0>
  4470d0:	mov	w28, #0x0                   	// #0
  4470d4:	mov	w1, w0
  4470d8:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4470dc:	mov	x0, x20
  4470e0:	add	x3, x3, #0x1c0
  4470e4:	mov	w2, #0x3                   	// #3
  4470e8:	bl	409cc8 <ferror@plt+0x5d38>
  4470ec:	ldp	x23, x24, [sp, #48]
  4470f0:	ldp	x25, x26, [sp, #64]
  4470f4:	b	446e10 <ferror@plt+0x42e80>
  4470f8:	b.ls	446f90 <ferror@plt+0x43000>  // b.plast
  4470fc:	ldrb	w0, [x19, #1]
  447100:	cmp	w0, #0xa
  447104:	cset	x23, eq  // eq = none
  447108:	add	x23, x23, #0x1
  44710c:	b	446f94 <ferror@plt+0x43004>
  447110:	cbz	x21, 44714c <ferror@plt+0x431bc>
  447114:	ldr	x0, [x22, #64]
  447118:	ldr	x23, [x0, #8]
  44711c:	cbz	x23, 446f94 <ferror@plt+0x43004>
  447120:	bl	443180 <ferror@plt+0x3f1f0>
  447124:	mov	w28, #0x0                   	// #0
  447128:	mov	w1, w0
  44712c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447130:	mov	x0, x20
  447134:	add	x3, x3, #0x230
  447138:	mov	w2, #0x3                   	// #3
  44713c:	bl	409cc8 <ferror@plt+0x5d38>
  447140:	ldp	x23, x24, [sp, #48]
  447144:	ldp	x25, x26, [sp, #64]
  447148:	b	446e10 <ferror@plt+0x42e80>
  44714c:	mov	x23, #0x0                   	// #0
  447150:	b	446f94 <ferror@plt+0x43004>
  447154:	nop
  447158:	cbz	x0, 4471ac <ferror@plt+0x4321c>
  44715c:	ldr	x2, [x0, #16]
  447160:	cbnz	x2, 447194 <ferror@plt+0x43204>
  447164:	ldr	x2, [x0, #64]
  447168:	cbz	x2, 447174 <ferror@plt+0x431e4>
  44716c:	ldr	x2, [x2, #8]
  447170:	cbnz	x2, 4471cc <ferror@plt+0x4323c>
  447174:	ldr	x2, [x0, #80]
  447178:	cbz	x2, 447184 <ferror@plt+0x431f4>
  44717c:	ldr	x2, [x2, #8]
  447180:	cbnz	x2, 4471ec <ferror@plt+0x4325c>
  447184:	ldrb	w2, [x0, #94]
  447188:	bfxil	w2, w1, #0, #1
  44718c:	strb	w2, [x0, #94]
  447190:	ret
  447194:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447198:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44719c:	add	x2, x2, #0x260
  4471a0:	add	x0, x0, #0xf78
  4471a4:	mov	w1, #0x10                  	// #16
  4471a8:	b	4199b8 <ferror@plt+0x15a28>
  4471ac:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4471b0:	add	x1, x1, #0x7a8
  4471b4:	add	x1, x1, #0x2f0
  4471b8:	adrp	x2, 489000 <ferror@plt+0x85070>
  4471bc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4471c0:	add	x2, x2, #0xd68
  4471c4:	add	x0, x0, #0xf78
  4471c8:	b	419d28 <ferror@plt+0x15d98>
  4471cc:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4471d0:	add	x1, x1, #0x7a8
  4471d4:	add	x1, x1, #0x2f0
  4471d8:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4471dc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4471e0:	add	x2, x2, #0x2a8
  4471e4:	add	x0, x0, #0xf78
  4471e8:	b	419d28 <ferror@plt+0x15d98>
  4471ec:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4471f0:	add	x1, x1, #0x7a8
  4471f4:	add	x1, x1, #0x2f0
  4471f8:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4471fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447200:	add	x2, x2, #0x2e0
  447204:	add	x0, x0, #0xf78
  447208:	b	419d28 <ferror@plt+0x15d98>
  44720c:	nop
  447210:	cbz	x0, 447220 <ferror@plt+0x43290>
  447214:	ldrb	w0, [x0, #94]
  447218:	and	w0, w0, #0x1
  44721c:	ret
  447220:	stp	x29, x30, [sp, #-16]!
  447224:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447228:	add	x1, x1, #0x7a8
  44722c:	mov	x29, sp
  447230:	add	x1, x1, #0x310
  447234:	adrp	x2, 489000 <ferror@plt+0x85070>
  447238:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44723c:	add	x2, x2, #0xd68
  447240:	add	x0, x0, #0xf78
  447244:	bl	419d28 <ferror@plt+0x15d98>
  447248:	mov	w0, #0x0                   	// #0
  44724c:	ldp	x29, x30, [sp], #16
  447250:	ret
  447254:	nop
  447258:	stp	x29, x30, [sp, #-80]!
  44725c:	mov	x29, sp
  447260:	stp	x21, x22, [sp, #32]
  447264:	cbz	x0, 447458 <ferror@plt+0x434c8>
  447268:	stp	x19, x20, [sp, #16]
  44726c:	mov	x21, x2
  447270:	mov	x19, x0
  447274:	mov	x20, x1
  447278:	cbz	x2, 4472bc <ferror@plt+0x4332c>
  44727c:	ldr	x0, [x2]
  447280:	cbz	x0, 4472bc <ferror@plt+0x4332c>
  447284:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447288:	add	x1, x1, #0x7a8
  44728c:	add	x1, x1, #0x330
  447290:	mov	w21, #0x0                   	// #0
  447294:	adrp	x2, 488000 <ferror@plt+0x84070>
  447298:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44729c:	add	x2, x2, #0xc18
  4472a0:	add	x0, x0, #0xf78
  4472a4:	bl	419d28 <ferror@plt+0x15d98>
  4472a8:	mov	w0, w21
  4472ac:	ldp	x19, x20, [sp, #16]
  4472b0:	ldp	x21, x22, [sp, #32]
  4472b4:	ldp	x29, x30, [sp], #80
  4472b8:	ret
  4472bc:	ldrb	w0, [x19, #94]
  4472c0:	tbz	w0, #1, 4472d4 <ferror@plt+0x43344>
  4472c4:	ldr	x1, [x19, #72]
  4472c8:	cbz	x1, 4472d4 <ferror@plt+0x43344>
  4472cc:	ldr	x1, [x1, #8]
  4472d0:	cbnz	x1, 44748c <ferror@plt+0x434fc>
  4472d4:	stp	x23, x24, [sp, #48]
  4472d8:	tbz	w0, #0, 4473f4 <ferror@plt+0x43464>
  4472dc:	ldrb	w0, [x19, #88]
  4472e0:	cbnz	w0, 447438 <ferror@plt+0x434a8>
  4472e4:	ldrb	w24, [x19, #94]
  4472e8:	ubfx	x24, x24, #1, #1
  4472ec:	cbz	x20, 447304 <ferror@plt+0x43374>
  4472f0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4472f4:	mov	x0, x20
  4472f8:	add	x1, x1, #0x3f8
  4472fc:	bl	403ad0 <strcmp@plt>
  447300:	cbnz	w0, 44739c <ferror@plt+0x4340c>
  447304:	ldrb	w1, [x19, #94]
  447308:	mov	x22, #0xffffffffffffffff    	// #-1
  44730c:	mov	x23, x22
  447310:	and	w1, w1, #0xfffffffd
  447314:	strb	w1, [x19, #94]
  447318:	ldr	x0, [x19, #24]
  44731c:	cmn	x0, #0x1
  447320:	b.eq	447328 <ferror@plt+0x43398>  // b.none
  447324:	bl	443318 <ferror@plt+0x3f388>
  447328:	ldr	x0, [x19, #32]
  44732c:	cmn	x0, #0x1
  447330:	b.eq	447338 <ferror@plt+0x433a8>  // b.none
  447334:	bl	443318 <ferror@plt+0x3f388>
  447338:	ldr	x1, [x19, #72]
  44733c:	cbz	x1, 447348 <ferror@plt+0x433b8>
  447340:	ldr	x2, [x1, #8]
  447344:	cbnz	x2, 44737c <ferror@plt+0x433ec>
  447348:	ldr	x0, [x19, #16]
  44734c:	stp	x23, x22, [x19, #24]
  447350:	mov	w21, #0x1                   	// #1
  447354:	bl	417d40 <ferror@plt+0x13db0>
  447358:	mov	x0, x20
  44735c:	bl	427a88 <ferror@plt+0x23af8>
  447360:	ldp	x23, x24, [sp, #48]
  447364:	str	x0, [x19, #16]
  447368:	ldp	x19, x20, [sp, #16]
  44736c:	mov	w0, w21
  447370:	ldp	x21, x22, [sp, #32]
  447374:	ldp	x29, x30, [sp], #80
  447378:	ret
  44737c:	cbnz	w24, 4474c4 <ferror@plt+0x43534>
  447380:	ldr	x1, [x1]
  447384:	ldr	x0, [x19, #64]
  447388:	bl	42bb38 <ferror@plt+0x27ba8>
  44738c:	ldr	x0, [x19, #72]
  447390:	mov	x1, #0x0                   	// #0
  447394:	bl	42ab08 <ferror@plt+0x26b78>
  447398:	b	447348 <ferror@plt+0x433b8>
  44739c:	stp	x25, x26, [sp, #64]
  4473a0:	adrp	x25, 450000 <ferror@plt+0x4c070>
  4473a4:	add	x25, x25, #0xc0
  4473a8:	mov	x1, x25
  4473ac:	mov	x0, x20
  4473b0:	bl	403ad0 <strcmp@plt>
  4473b4:	cbz	w0, 4474f4 <ferror@plt+0x43564>
  4473b8:	ldrb	w0, [x19, #94]
  4473bc:	tbnz	w0, #3, 447508 <ferror@plt+0x43578>
  4473c0:	tbz	w0, #4, 4474fc <ferror@plt+0x4356c>
  4473c4:	mov	x23, #0xffffffffffffffff    	// #-1
  4473c8:	mov	x1, x25
  4473cc:	mov	x0, x20
  4473d0:	bl	4431b8 <ferror@plt+0x3f228>
  4473d4:	mov	x22, x0
  4473d8:	cmn	x0, #0x1
  4473dc:	b.eq	4475f0 <ferror@plt+0x43660>  // b.none
  4473e0:	ldrb	w0, [x19, #94]
  4473e4:	ldp	x25, x26, [sp, #64]
  4473e8:	orr	w0, w0, #0x2
  4473ec:	strb	w0, [x19, #94]
  4473f0:	b	447318 <ferror@plt+0x43388>
  4473f4:	adrp	x22, 44d000 <ferror@plt+0x49070>
  4473f8:	add	x22, x22, #0xf78
  4473fc:	mov	x0, x22
  447400:	mov	w1, #0x10                  	// #16
  447404:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447408:	add	x2, x2, #0x378
  44740c:	bl	4199b8 <ferror@plt+0x15a28>
  447410:	mov	x0, x22
  447414:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447418:	mov	w1, #0x10                  	// #16
  44741c:	add	x2, x2, #0x3b8
  447420:	bl	4199b8 <ferror@plt+0x15a28>
  447424:	ldrb	w0, [x19, #94]
  447428:	orr	w0, w0, #0x1
  44742c:	strb	w0, [x19, #94]
  447430:	ldrb	w0, [x19, #88]
  447434:	cbz	w0, 4472e4 <ferror@plt+0x43354>
  447438:	adrp	x2, 489000 <ferror@plt+0x85070>
  44743c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447440:	add	x2, x2, #0xee8
  447444:	add	x0, x0, #0xf78
  447448:	mov	w1, #0x10                  	// #16
  44744c:	bl	4199b8 <ferror@plt+0x15a28>
  447450:	strb	wzr, [x19, #88]
  447454:	b	4472e4 <ferror@plt+0x43354>
  447458:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44745c:	add	x1, x1, #0x7a8
  447460:	add	x1, x1, #0x330
  447464:	mov	w21, #0x0                   	// #0
  447468:	adrp	x2, 489000 <ferror@plt+0x85070>
  44746c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447470:	add	x2, x2, #0xd68
  447474:	add	x0, x0, #0xf78
  447478:	bl	419d28 <ferror@plt+0x15d98>
  44747c:	mov	w0, w21
  447480:	ldp	x21, x22, [sp, #32]
  447484:	ldp	x29, x30, [sp], #80
  447488:	ret
  44748c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447490:	add	x1, x1, #0x7a8
  447494:	add	x1, x1, #0x330
  447498:	mov	w21, #0x0                   	// #0
  44749c:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4474a0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4474a4:	add	x2, x2, #0x318
  4474a8:	add	x0, x0, #0xf78
  4474ac:	bl	419d28 <ferror@plt+0x15d98>
  4474b0:	mov	w0, w21
  4474b4:	ldp	x19, x20, [sp, #16]
  4474b8:	ldp	x21, x22, [sp, #32]
  4474bc:	ldp	x29, x30, [sp], #80
  4474c0:	ret
  4474c4:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4474c8:	add	x3, x3, #0x7a8
  4474cc:	adrp	x4, 48a000 <ferror@plt+0x86070>
  4474d0:	adrp	x1, 489000 <ferror@plt+0x85070>
  4474d4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4474d8:	add	x3, x3, #0x350
  4474dc:	add	x4, x4, #0x430
  4474e0:	add	x1, x1, #0xdd0
  4474e4:	add	x0, x0, #0xf78
  4474e8:	mov	w2, #0x5a1                 	// #1441
  4474ec:	stp	x25, x26, [sp, #64]
  4474f0:	bl	430e98 <ferror@plt+0x2cf08>
  4474f4:	ldp	x25, x26, [sp, #64]
  4474f8:	b	447304 <ferror@plt+0x43374>
  4474fc:	mov	x22, #0xffffffffffffffff    	// #-1
  447500:	mov	x23, x22
  447504:	b	4473e0 <ferror@plt+0x43450>
  447508:	mov	x1, x20
  44750c:	mov	x0, x25
  447510:	bl	4431b8 <ferror@plt+0x3f228>
  447514:	mov	x23, x0
  447518:	cmn	x0, #0x1
  44751c:	b.eq	447530 <ferror@plt+0x435a0>  // b.none
  447520:	ldrb	w0, [x19, #94]
  447524:	tbnz	w0, #4, 4473c8 <ferror@plt+0x43438>
  447528:	mov	x22, #0xffffffffffffffff    	// #-1
  44752c:	b	4473e0 <ferror@plt+0x43450>
  447530:	bl	403e80 <__errno_location@plt>
  447534:	ldr	w22, [x0]
  447538:	ldrb	w1, [x19, #94]
  44753c:	tbz	w1, #4, 4475e0 <ferror@plt+0x43650>
  447540:	cbz	w22, 4473c4 <ferror@plt+0x43434>
  447544:	mov	x26, x20
  447548:	cmp	w22, #0x16
  44754c:	b.eq	4475b8 <ferror@plt+0x43628>  // b.none
  447550:	bl	443180 <ferror@plt+0x3f1f0>
  447554:	mov	w19, w0
  447558:	mov	w0, w22
  44755c:	bl	4283c8 <ferror@plt+0x24438>
  447560:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447564:	mov	x6, x0
  447568:	mov	w1, w19
  44756c:	mov	x5, x25
  447570:	mov	x4, x26
  447574:	mov	x0, x21
  447578:	add	x3, x3, #0x400
  44757c:	mov	w2, #0x2                   	// #2
  447580:	bl	409b68 <ferror@plt+0x5bd8>
  447584:	cmn	x23, #0x1
  447588:	mov	w21, #0x0                   	// #0
  44758c:	b.eq	4475a8 <ferror@plt+0x43618>  // b.none
  447590:	mov	x0, x23
  447594:	bl	443318 <ferror@plt+0x3f388>
  447598:	ldp	x19, x20, [sp, #16]
  44759c:	ldp	x23, x24, [sp, #48]
  4475a0:	ldp	x25, x26, [sp, #64]
  4475a4:	b	44736c <ferror@plt+0x433dc>
  4475a8:	ldp	x19, x20, [sp, #16]
  4475ac:	ldp	x23, x24, [sp, #48]
  4475b0:	ldp	x25, x26, [sp, #64]
  4475b4:	b	44736c <ferror@plt+0x433dc>
  4475b8:	bl	443180 <ferror@plt+0x3f1f0>
  4475bc:	mov	w1, w0
  4475c0:	mov	x5, x25
  4475c4:	mov	x4, x26
  4475c8:	mov	x0, x21
  4475cc:	adrp	x3, 489000 <ferror@plt+0x85070>
  4475d0:	mov	w2, #0x0                   	// #0
  4475d4:	add	x3, x3, #0x9e8
  4475d8:	bl	409b68 <ferror@plt+0x5bd8>
  4475dc:	b	447584 <ferror@plt+0x435f4>
  4475e0:	mov	x26, x20
  4475e4:	cbnz	w22, 447548 <ferror@plt+0x435b8>
  4475e8:	mov	x22, #0xffffffffffffffff    	// #-1
  4475ec:	b	4473e0 <ferror@plt+0x43450>
  4475f0:	bl	403e80 <__errno_location@plt>
  4475f4:	ldr	w22, [x0]
  4475f8:	mov	x26, x25
  4475fc:	mov	x25, x20
  447600:	cbnz	w22, 447548 <ferror@plt+0x435b8>
  447604:	b	4475e8 <ferror@plt+0x43658>
  447608:	cbz	x0, 447614 <ferror@plt+0x43684>
  44760c:	ldr	x0, [x0, #16]
  447610:	ret
  447614:	stp	x29, x30, [sp, #-16]!
  447618:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44761c:	add	x1, x1, #0x7a8
  447620:	mov	x29, sp
  447624:	add	x1, x1, #0x370
  447628:	adrp	x2, 489000 <ferror@plt+0x85070>
  44762c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447630:	add	x2, x2, #0xd68
  447634:	add	x0, x0, #0xf78
  447638:	bl	419d28 <ferror@plt+0x15d98>
  44763c:	mov	x0, #0x0                   	// #0
  447640:	ldp	x29, x30, [sp], #16
  447644:	ret
  447648:	stp	x29, x30, [sp, #-64]!
  44764c:	mov	x29, sp
  447650:	stp	x19, x20, [sp, #16]
  447654:	cbz	x0, 447770 <ferror@plt+0x437e0>
  447658:	stp	x21, x22, [sp, #32]
  44765c:	mov	x21, x1
  447660:	cbz	x1, 4477a4 <ferror@plt+0x43814>
  447664:	mov	x22, x2
  447668:	mov	x19, x0
  44766c:	mov	x2, x3
  447670:	mov	x3, x4
  447674:	cbz	x4, 4476b8 <ferror@plt+0x43728>
  447678:	ldr	x0, [x4]
  44767c:	cbz	x0, 4476b8 <ferror@plt+0x43728>
  447680:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447684:	add	x1, x1, #0x7a8
  447688:	add	x1, x1, #0x390
  44768c:	mov	w20, #0x0                   	// #0
  447690:	adrp	x2, 488000 <ferror@plt+0x84070>
  447694:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447698:	add	x2, x2, #0xc18
  44769c:	add	x0, x0, #0xf78
  4476a0:	bl	419d28 <ferror@plt+0x15d98>
  4476a4:	mov	w0, w20
  4476a8:	ldp	x19, x20, [sp, #16]
  4476ac:	ldp	x21, x22, [sp, #32]
  4476b0:	ldp	x29, x30, [sp], #64
  4476b4:	ret
  4476b8:	ldrb	w0, [x19, #94]
  4476bc:	tbz	w0, #3, 4476fc <ferror@plt+0x4376c>
  4476c0:	add	x1, sp, #0x38
  4476c4:	mov	x0, x19
  4476c8:	bl	446d38 <ferror@plt+0x42da8>
  4476cc:	mov	w20, w0
  4476d0:	cbz	x22, 4476dc <ferror@plt+0x4374c>
  4476d4:	ldr	x0, [sp, #56]
  4476d8:	str	x0, [x22]
  4476dc:	cmp	w20, #0x1
  4476e0:	b.eq	447734 <ferror@plt+0x437a4>  // b.none
  4476e4:	str	xzr, [x21]
  4476e8:	ldp	x21, x22, [sp, #32]
  4476ec:	mov	w0, w20
  4476f0:	ldp	x19, x20, [sp, #16]
  4476f4:	ldp	x29, x30, [sp], #64
  4476f8:	ret
  4476fc:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447700:	add	x1, x1, #0x7a8
  447704:	add	x1, x1, #0x390
  447708:	mov	w20, #0x0                   	// #0
  44770c:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447710:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447714:	add	x2, x2, #0x458
  447718:	add	x0, x0, #0xf78
  44771c:	bl	419d28 <ferror@plt+0x15d98>
  447720:	mov	w0, w20
  447724:	ldp	x19, x20, [sp, #16]
  447728:	ldp	x21, x22, [sp, #32]
  44772c:	ldp	x29, x30, [sp], #64
  447730:	ret
  447734:	ldr	x0, [x19, #16]
  447738:	cbz	x0, 4477d0 <ferror@plt+0x43840>
  44773c:	ldr	x0, [x19, #72]
  447740:	cbnz	x0, 4477d8 <ferror@plt+0x43848>
  447744:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447748:	add	x3, x3, #0x7a8
  44774c:	adrp	x4, 48a000 <ferror@plt+0x86070>
  447750:	adrp	x1, 489000 <ferror@plt+0x85070>
  447754:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447758:	add	x3, x3, #0x3a8
  44775c:	add	x4, x4, #0x470
  447760:	add	x1, x1, #0xdd0
  447764:	add	x0, x0, #0xf78
  447768:	mov	w2, #0x69e                 	// #1694
  44776c:	bl	430e98 <ferror@plt+0x2cf08>
  447770:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447774:	add	x1, x1, #0x7a8
  447778:	add	x1, x1, #0x390
  44777c:	mov	w20, #0x0                   	// #0
  447780:	adrp	x2, 489000 <ferror@plt+0x85070>
  447784:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447788:	add	x2, x2, #0xd68
  44778c:	add	x0, x0, #0xf78
  447790:	bl	419d28 <ferror@plt+0x15d98>
  447794:	mov	w0, w20
  447798:	ldp	x19, x20, [sp, #16]
  44779c:	ldp	x29, x30, [sp], #64
  4477a0:	ret
  4477a4:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4477a8:	add	x1, x1, #0x7a8
  4477ac:	add	x1, x1, #0x390
  4477b0:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4477b4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4477b8:	add	x2, x2, #0x440
  4477bc:	add	x0, x0, #0xf78
  4477c0:	mov	w20, #0x0                   	// #0
  4477c4:	bl	419d28 <ferror@plt+0x15d98>
  4477c8:	ldp	x21, x22, [sp, #32]
  4477cc:	b	4476ec <ferror@plt+0x4375c>
  4477d0:	ldr	x0, [x19, #64]
  4477d4:	cbz	x0, 447744 <ferror@plt+0x437b4>
  4477d8:	ldr	x0, [x0]
  4477dc:	ldr	x1, [sp, #56]
  4477e0:	bl	427b18 <ferror@plt+0x23b88>
  4477e4:	str	x0, [x21]
  4477e8:	ldr	x2, [sp, #56]
  4477ec:	mov	x1, #0x0                   	// #0
  4477f0:	ldr	x3, [x19, #16]
  4477f4:	ldr	x0, [x19, #64]
  4477f8:	cmp	x3, #0x0
  4477fc:	ldr	x3, [x19, #72]
  447800:	csel	x0, x3, x0, ne  // ne = any
  447804:	bl	42cbf8 <ferror@plt+0x28c68>
  447808:	ldp	x21, x22, [sp, #32]
  44780c:	b	4476ec <ferror@plt+0x4375c>
  447810:	stp	x29, x30, [sp, #-80]!
  447814:	mov	x29, sp
  447818:	str	x21, [sp, #32]
  44781c:	cbz	x0, 447954 <ferror@plt+0x439c4>
  447820:	stp	x19, x20, [sp, #16]
  447824:	mov	x20, x1
  447828:	cbz	x1, 447988 <ferror@plt+0x439f8>
  44782c:	mov	x19, x0
  447830:	cbz	x3, 447874 <ferror@plt+0x438e4>
  447834:	ldr	x0, [x3]
  447838:	cbz	x0, 447874 <ferror@plt+0x438e4>
  44783c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447840:	add	x1, x1, #0x7a8
  447844:	add	x1, x1, #0x3c0
  447848:	mov	w21, #0x0                   	// #0
  44784c:	adrp	x2, 488000 <ferror@plt+0x84070>
  447850:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447854:	add	x2, x2, #0xc18
  447858:	add	x0, x0, #0xf78
  44785c:	bl	419d28 <ferror@plt+0x15d98>
  447860:	mov	w0, w21
  447864:	ldp	x19, x20, [sp, #16]
  447868:	ldr	x21, [sp, #32]
  44786c:	ldp	x29, x30, [sp], #80
  447870:	ret
  447874:	ldrb	w0, [x19, #94]
  447878:	tbz	w0, #3, 4478b0 <ferror@plt+0x43920>
  44787c:	ldr	x0, [x20, #8]
  447880:	cbnz	x0, 447924 <ferror@plt+0x43994>
  447884:	add	x1, sp, #0x48
  447888:	mov	x0, x19
  44788c:	bl	446d38 <ferror@plt+0x42da8>
  447890:	mov	w21, w0
  447894:	cmp	w0, #0x1
  447898:	b.eq	4478e8 <ferror@plt+0x43958>  // b.none
  44789c:	ldp	x19, x20, [sp, #16]
  4478a0:	mov	w0, w21
  4478a4:	ldr	x21, [sp, #32]
  4478a8:	ldp	x29, x30, [sp], #80
  4478ac:	ret
  4478b0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4478b4:	add	x1, x1, #0x7a8
  4478b8:	add	x1, x1, #0x3c0
  4478bc:	mov	w21, #0x0                   	// #0
  4478c0:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4478c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4478c8:	add	x2, x2, #0x458
  4478cc:	add	x0, x0, #0xf78
  4478d0:	bl	419d28 <ferror@plt+0x15d98>
  4478d4:	mov	w0, w21
  4478d8:	ldp	x19, x20, [sp, #16]
  4478dc:	ldr	x21, [sp, #32]
  4478e0:	ldp	x29, x30, [sp], #80
  4478e4:	ret
  4478e8:	ldr	x0, [x19, #16]
  4478ec:	cbz	x0, 4479b4 <ferror@plt+0x43a24>
  4478f0:	ldr	x1, [x19, #72]
  4478f4:	cbnz	x1, 4479bc <ferror@plt+0x43a2c>
  4478f8:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4478fc:	add	x3, x3, #0x7a8
  447900:	adrp	x4, 48a000 <ferror@plt+0x86070>
  447904:	adrp	x1, 489000 <ferror@plt+0x85070>
  447908:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44790c:	add	x3, x3, #0x3e0
  447910:	add	x4, x4, #0x470
  447914:	add	x1, x1, #0xdd0
  447918:	add	x0, x0, #0xf78
  44791c:	mov	w2, #0x6cc                 	// #1740
  447920:	bl	430e98 <ferror@plt+0x2cf08>
  447924:	mov	x1, #0x0                   	// #0
  447928:	mov	x0, x20
  44792c:	stp	x2, x3, [sp, #48]
  447930:	bl	42ab08 <ferror@plt+0x26b78>
  447934:	add	x1, sp, #0x48
  447938:	ldp	x2, x3, [sp, #48]
  44793c:	mov	x0, x19
  447940:	bl	446d38 <ferror@plt+0x42da8>
  447944:	mov	w21, w0
  447948:	cmp	w0, #0x1
  44794c:	b.ne	44789c <ferror@plt+0x4390c>  // b.any
  447950:	b	4478e8 <ferror@plt+0x43958>
  447954:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447958:	add	x1, x1, #0x7a8
  44795c:	add	x1, x1, #0x3c0
  447960:	mov	w21, #0x0                   	// #0
  447964:	adrp	x2, 489000 <ferror@plt+0x85070>
  447968:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44796c:	add	x2, x2, #0xd68
  447970:	add	x0, x0, #0xf78
  447974:	bl	419d28 <ferror@plt+0x15d98>
  447978:	mov	w0, w21
  44797c:	ldr	x21, [sp, #32]
  447980:	ldp	x29, x30, [sp], #80
  447984:	ret
  447988:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44798c:	add	x1, x1, #0x7a8
  447990:	add	x1, x1, #0x3c0
  447994:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447998:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44799c:	add	x2, x2, #0x488
  4479a0:	add	x0, x0, #0xf78
  4479a4:	mov	w21, #0x0                   	// #0
  4479a8:	bl	419d28 <ferror@plt+0x15d98>
  4479ac:	ldp	x19, x20, [sp, #16]
  4479b0:	b	4478a0 <ferror@plt+0x43910>
  4479b4:	ldr	x1, [x19, #64]
  4479b8:	cbz	x1, 4478f8 <ferror@plt+0x43968>
  4479bc:	ldr	x1, [x1]
  4479c0:	mov	x0, x20
  4479c4:	ldr	x2, [sp, #72]
  4479c8:	bl	42b388 <ferror@plt+0x273f8>
  4479cc:	ldr	x0, [x19, #16]
  4479d0:	mov	x1, #0x0                   	// #0
  4479d4:	ldr	x3, [x19, #72]
  4479d8:	cmp	x0, #0x0
  4479dc:	ldr	x2, [sp, #72]
  4479e0:	ldr	x0, [x19, #64]
  4479e4:	csel	x0, x3, x0, ne  // ne = any
  4479e8:	bl	42cbf8 <ferror@plt+0x28c68>
  4479ec:	ldp	x19, x20, [sp, #16]
  4479f0:	b	4478a0 <ferror@plt+0x43910>
  4479f4:	nop
  4479f8:	stp	x29, x30, [sp, #-64]!
  4479fc:	mov	x29, sp
  447a00:	stp	x19, x20, [sp, #16]
  447a04:	cbz	x0, 447b24 <ferror@plt+0x43b94>
  447a08:	stp	x21, x22, [sp, #32]
  447a0c:	mov	x20, x0
  447a10:	mov	x22, x1
  447a14:	str	x23, [sp, #48]
  447a18:	mov	x21, x3
  447a1c:	mov	x23, x2
  447a20:	cbz	x3, 447a68 <ferror@plt+0x43ad8>
  447a24:	ldr	x0, [x3]
  447a28:	cbz	x0, 447a68 <ferror@plt+0x43ad8>
  447a2c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447a30:	add	x1, x1, #0x7a8
  447a34:	adrp	x2, 488000 <ferror@plt+0x84070>
  447a38:	add	x1, x1, #0x400
  447a3c:	add	x2, x2, #0xc18
  447a40:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447a44:	add	x0, x0, #0xf78
  447a48:	bl	419d28 <ferror@plt+0x15d98>
  447a4c:	ldp	x21, x22, [sp, #32]
  447a50:	mov	w19, #0x0                   	// #0
  447a54:	ldr	x23, [sp, #48]
  447a58:	mov	w0, w19
  447a5c:	ldp	x19, x20, [sp, #16]
  447a60:	ldp	x29, x30, [sp], #64
  447a64:	ret
  447a68:	ldrb	w0, [x20, #94]
  447a6c:	tbz	w0, #3, 447af0 <ferror@plt+0x43b60>
  447a70:	cbz	x22, 447a78 <ferror@plt+0x43ae8>
  447a74:	str	xzr, [x22]
  447a78:	cbz	x23, 447a80 <ferror@plt+0x43af0>
  447a7c:	str	xzr, [x23]
  447a80:	ldrb	w0, [x20, #94]
  447a84:	tbz	w0, #0, 447b58 <ferror@plt+0x43bc8>
  447a88:	mov	x1, x21
  447a8c:	mov	x0, x20
  447a90:	bl	446708 <ferror@plt+0x42778>
  447a94:	mov	w19, w0
  447a98:	cmp	w0, #0x1
  447a9c:	b.eq	447a88 <ferror@plt+0x43af8>  // b.none
  447aa0:	cmp	w0, #0x2
  447aa4:	b.ne	447b0c <ferror@plt+0x43b7c>  // b.any
  447aa8:	ldr	x1, [x20, #16]
  447aac:	ldr	x0, [x20, #64]
  447ab0:	cbz	x1, 447bdc <ferror@plt+0x43c4c>
  447ab4:	ldr	x2, [x0, #8]
  447ab8:	cbnz	x2, 447be8 <ferror@plt+0x43c58>
  447abc:	ldr	x2, [x20, #72]
  447ac0:	cmp	x2, #0x0
  447ac4:	cset	w2, eq  // eq = none
  447ac8:	cbz	w2, 447b90 <ferror@plt+0x43c00>
  447acc:	mov	w19, #0x1                   	// #1
  447ad0:	cbz	x22, 447b0c <ferror@plt+0x43b7c>
  447ad4:	adrp	x0, 44b000 <ferror@plt+0x47070>
  447ad8:	add	x0, x0, #0xc80
  447adc:	bl	427a88 <ferror@plt+0x23af8>
  447ae0:	ldr	x23, [sp, #48]
  447ae4:	str	x0, [x22]
  447ae8:	ldp	x21, x22, [sp, #32]
  447aec:	b	447a58 <ferror@plt+0x43ac8>
  447af0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447af4:	add	x1, x1, #0x7a8
  447af8:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447afc:	add	x1, x1, #0x400
  447b00:	add	x2, x2, #0x458
  447b04:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447b08:	b	447a44 <ferror@plt+0x43ab4>
  447b0c:	mov	w0, w19
  447b10:	ldp	x19, x20, [sp, #16]
  447b14:	ldp	x21, x22, [sp, #32]
  447b18:	ldr	x23, [sp, #48]
  447b1c:	ldp	x29, x30, [sp], #64
  447b20:	ret
  447b24:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447b28:	add	x1, x1, #0x7a8
  447b2c:	add	x1, x1, #0x400
  447b30:	mov	w19, #0x0                   	// #0
  447b34:	adrp	x2, 489000 <ferror@plt+0x85070>
  447b38:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447b3c:	add	x2, x2, #0xd68
  447b40:	add	x0, x0, #0xf78
  447b44:	bl	419d28 <ferror@plt+0x15d98>
  447b48:	mov	w0, w19
  447b4c:	ldp	x19, x20, [sp, #16]
  447b50:	ldp	x29, x30, [sp], #64
  447b54:	ret
  447b58:	bl	443180 <ferror@plt+0x3f1f0>
  447b5c:	mov	w19, #0x0                   	// #0
  447b60:	mov	w1, w0
  447b64:	mov	w2, #0x2                   	// #2
  447b68:	mov	x0, x21
  447b6c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447b70:	add	x3, x3, #0x498
  447b74:	bl	409cc8 <ferror@plt+0x5d38>
  447b78:	mov	w0, w19
  447b7c:	ldp	x19, x20, [sp, #16]
  447b80:	ldp	x21, x22, [sp, #32]
  447b84:	ldr	x23, [sp, #48]
  447b88:	ldp	x29, x30, [sp], #64
  447b8c:	ret
  447b90:	ldr	x2, [x20, #72]
  447b94:	cbz	x23, 447ba8 <ferror@plt+0x43c18>
  447b98:	cmp	x1, #0x0
  447b9c:	csel	x3, x0, x2, eq  // eq = none
  447ba0:	ldr	x3, [x3, #8]
  447ba4:	str	x3, [x23]
  447ba8:	cmp	x1, #0x0
  447bac:	cbz	x22, 447c24 <ferror@plt+0x43c94>
  447bb0:	csel	x0, x2, x0, ne  // ne = any
  447bb4:	mov	w1, #0x0                   	// #0
  447bb8:	bl	42a758 <ferror@plt+0x267c8>
  447bbc:	str	x0, [x22]
  447bc0:	ldr	x0, [x20, #16]
  447bc4:	mov	w19, #0x1                   	// #1
  447bc8:	cbz	x0, 447c14 <ferror@plt+0x43c84>
  447bcc:	ldp	x21, x22, [sp, #32]
  447bd0:	ldr	x23, [sp, #48]
  447bd4:	str	xzr, [x20, #72]
  447bd8:	b	447a58 <ferror@plt+0x43ac8>
  447bdc:	cmp	x0, #0x0
  447be0:	cset	w2, eq  // eq = none
  447be4:	b	447ac8 <ferror@plt+0x43b38>
  447be8:	bl	443180 <ferror@plt+0x3f1f0>
  447bec:	mov	w19, #0x0                   	// #0
  447bf0:	mov	w1, w0
  447bf4:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447bf8:	mov	x0, x21
  447bfc:	add	x3, x3, #0x230
  447c00:	mov	w2, #0x3                   	// #3
  447c04:	bl	409cc8 <ferror@plt+0x5d38>
  447c08:	ldp	x21, x22, [sp, #32]
  447c0c:	ldr	x23, [sp, #48]
  447c10:	b	447a58 <ferror@plt+0x43ac8>
  447c14:	ldp	x21, x22, [sp, #32]
  447c18:	ldr	x23, [sp, #48]
  447c1c:	str	xzr, [x20, #64]
  447c20:	b	447a58 <ferror@plt+0x43ac8>
  447c24:	csel	x0, x2, x0, ne  // ne = any
  447c28:	mov	w1, #0x1                   	// #1
  447c2c:	bl	42a758 <ferror@plt+0x267c8>
  447c30:	b	447bc0 <ferror@plt+0x43c30>
  447c34:	nop
  447c38:	stp	x29, x30, [sp, #-80]!
  447c3c:	mov	x29, sp
  447c40:	cbz	x0, 447d34 <ferror@plt+0x43da4>
  447c44:	stp	x19, x20, [sp, #16]
  447c48:	mov	x19, x0
  447c4c:	mov	x20, x4
  447c50:	stp	x21, x22, [sp, #32]
  447c54:	mov	x21, x2
  447c58:	mov	x22, x3
  447c5c:	str	x23, [sp, #48]
  447c60:	mov	x23, x1
  447c64:	cbz	x4, 447ca8 <ferror@plt+0x43d18>
  447c68:	ldr	x0, [x4]
  447c6c:	cbz	x0, 447ca8 <ferror@plt+0x43d18>
  447c70:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447c74:	add	x1, x1, #0x7a8
  447c78:	adrp	x2, 488000 <ferror@plt+0x84070>
  447c7c:	add	x1, x1, #0x420
  447c80:	add	x2, x2, #0xc18
  447c84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447c88:	add	x0, x0, #0xf78
  447c8c:	bl	419d28 <ferror@plt+0x15d98>
  447c90:	ldp	x19, x20, [sp, #16]
  447c94:	mov	w0, #0x0                   	// #0
  447c98:	ldp	x21, x22, [sp, #32]
  447c9c:	ldr	x23, [sp, #48]
  447ca0:	ldp	x29, x30, [sp], #80
  447ca4:	ret
  447ca8:	ldrb	w0, [x19, #94]
  447cac:	tbz	w0, #3, 447cf8 <ferror@plt+0x43d68>
  447cb0:	cbz	x21, 447d14 <ferror@plt+0x43d84>
  447cb4:	cbz	x23, 447eb0 <ferror@plt+0x43f20>
  447cb8:	tbnz	w0, #0, 447d60 <ferror@plt+0x43dd0>
  447cbc:	ldr	x0, [x19, #64]
  447cc0:	cbz	x0, 447e70 <ferror@plt+0x43ee0>
  447cc4:	ldr	x0, [x0, #8]
  447cc8:	cbz	x0, 447e70 <ferror@plt+0x43ee0>
  447ccc:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447cd0:	add	x3, x3, #0x7a8
  447cd4:	adrp	x4, 48a000 <ferror@plt+0x86070>
  447cd8:	adrp	x1, 489000 <ferror@plt+0x85070>
  447cdc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447ce0:	add	x3, x3, #0x438
  447ce4:	add	x4, x4, #0x2a8
  447ce8:	add	x1, x1, #0xdd0
  447cec:	add	x0, x0, #0xf78
  447cf0:	mov	w2, #0x7fa                 	// #2042
  447cf4:	bl	430e98 <ferror@plt+0x2cf08>
  447cf8:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447cfc:	add	x1, x1, #0x7a8
  447d00:	adrp	x2, 48a000 <ferror@plt+0x86070>
  447d04:	add	x1, x1, #0x420
  447d08:	add	x2, x2, #0x458
  447d0c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447d10:	b	447c88 <ferror@plt+0x43cf8>
  447d14:	cbz	x22, 447e5c <ferror@plt+0x43ecc>
  447d18:	ldp	x19, x20, [sp, #16]
  447d1c:	mov	w0, #0x1                   	// #1
  447d20:	ldr	x23, [sp, #48]
  447d24:	str	xzr, [x22]
  447d28:	ldp	x21, x22, [sp, #32]
  447d2c:	ldp	x29, x30, [sp], #80
  447d30:	ret
  447d34:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447d38:	add	x1, x1, #0x7a8
  447d3c:	add	x1, x1, #0x420
  447d40:	adrp	x2, 489000 <ferror@plt+0x85070>
  447d44:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447d48:	add	x2, x2, #0xd68
  447d4c:	add	x0, x0, #0xf78
  447d50:	bl	419d28 <ferror@plt+0x15d98>
  447d54:	mov	w0, #0x0                   	// #0
  447d58:	ldp	x29, x30, [sp], #80
  447d5c:	ret
  447d60:	mov	w0, #0x1                   	// #1
  447d64:	b	447d8c <ferror@plt+0x43dfc>
  447d68:	ldr	x1, [x2, #8]
  447d6c:	mov	w3, #0x1                   	// #1
  447d70:	cmp	x1, x21
  447d74:	b.cs	447dac <ferror@plt+0x43e1c>  // b.hs, b.nlast
  447d78:	cmp	w0, #0x1
  447d7c:	b.ne	447f00 <ferror@plt+0x43f70>  // b.any
  447d80:	mov	x1, x20
  447d84:	mov	x0, x19
  447d88:	bl	446708 <ferror@plt+0x42778>
  447d8c:	ldr	x4, [x19, #16]
  447d90:	cbz	x4, 447e48 <ferror@plt+0x43eb8>
  447d94:	ldr	x2, [x19, #72]
  447d98:	cbnz	x2, 447d68 <ferror@plt+0x43dd8>
  447d9c:	mov	w3, #0x0                   	// #0
  447da0:	mov	x1, #0x0                   	// #0
  447da4:	cmp	x1, x21
  447da8:	b.cc	447d78 <ferror@plt+0x43de8>  // b.lo, b.ul, b.last
  447dac:	cbz	w3, 447ecc <ferror@plt+0x43f3c>
  447db0:	ldp	x2, x1, [x19, #64]
  447db4:	cmp	x4, #0x0
  447db8:	csel	x1, x1, x2, ne  // ne = any
  447dbc:	ldr	x1, [x1, #8]
  447dc0:	cbz	x1, 447ecc <ferror@plt+0x43f3c>
  447dc4:	cbz	w0, 447f74 <ferror@plt+0x43fe4>
  447dc8:	cbz	x4, 447f84 <ferror@plt+0x43ff4>
  447dcc:	ldr	x0, [x19, #72]
  447dd0:	cbz	x0, 447fe4 <ferror@plt+0x44054>
  447dd4:	ldr	x20, [x0, #8]
  447dd8:	cmp	x20, x21
  447ddc:	csel	x20, x20, x21, ls  // ls = plast
  447de0:	cbz	x20, 447fe4 <ferror@plt+0x44054>
  447de4:	ldr	x1, [x0]
  447de8:	adrp	x2, 46a000 <ferror@plt+0x66070>
  447dec:	mov	x0, x1
  447df0:	add	x6, x1, x20
  447df4:	ldr	x5, [x2, #952]
  447df8:	b	447e04 <ferror@plt+0x43e74>
  447dfc:	cmp	x6, x0
  447e00:	b.ls	448010 <ferror@plt+0x44080>  // b.plast
  447e04:	ldrb	w4, [x0]
  447e08:	mov	x3, x0
  447e0c:	ldrb	w4, [x5, x4]
  447e10:	add	x0, x0, x4
  447e14:	cmp	x3, x0
  447e18:	b.ne	447dfc <ferror@plt+0x43e6c>  // b.any
  447e1c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447e20:	add	x3, x3, #0x7a8
  447e24:	adrp	x4, 48a000 <ferror@plt+0x86070>
  447e28:	adrp	x1, 489000 <ferror@plt+0x85070>
  447e2c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447e30:	add	x3, x3, #0x438
  447e34:	add	x4, x4, #0x4f8
  447e38:	add	x1, x1, #0xdd0
  447e3c:	add	x0, x0, #0xf78
  447e40:	mov	w2, #0x832                 	// #2098
  447e44:	bl	430e98 <ferror@plt+0x2cf08>
  447e48:	ldr	x2, [x19, #64]
  447e4c:	cbnz	x2, 447d68 <ferror@plt+0x43dd8>
  447e50:	mov	w3, #0x0                   	// #0
  447e54:	mov	x1, #0x0                   	// #0
  447e58:	b	447da4 <ferror@plt+0x43e14>
  447e5c:	mov	w0, #0x1                   	// #1
  447e60:	ldp	x19, x20, [sp, #16]
  447e64:	ldp	x21, x22, [sp, #32]
  447e68:	ldr	x23, [sp, #48]
  447e6c:	b	447ca0 <ferror@plt+0x43d10>
  447e70:	ldr	x5, [x19, #8]
  447e74:	mov	x4, x20
  447e78:	mov	x2, x21
  447e7c:	mov	x1, x23
  447e80:	mov	x0, x19
  447e84:	add	x3, sp, #0x48
  447e88:	ldr	x5, [x5]
  447e8c:	blr	x5
  447e90:	cbz	x22, 447f28 <ferror@plt+0x43f98>
  447e94:	ldr	x1, [sp, #72]
  447e98:	ldp	x19, x20, [sp, #16]
  447e9c:	ldr	x23, [sp, #48]
  447ea0:	str	x1, [x22]
  447ea4:	ldp	x21, x22, [sp, #32]
  447ea8:	ldp	x29, x30, [sp], #80
  447eac:	ret
  447eb0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  447eb4:	add	x1, x1, #0x7a8
  447eb8:	adrp	x2, 489000 <ferror@plt+0x85070>
  447ebc:	add	x1, x1, #0x420
  447ec0:	add	x2, x2, #0xd90
  447ec4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447ec8:	b	447c88 <ferror@plt+0x43cf8>
  447ecc:	cmp	w0, #0x1
  447ed0:	b.ne	447f04 <ferror@plt+0x43f74>  // b.any
  447ed4:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447ed8:	add	x3, x3, #0x7a8
  447edc:	adrp	x4, 48a000 <ferror@plt+0x86070>
  447ee0:	adrp	x1, 489000 <ferror@plt+0x85070>
  447ee4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447ee8:	add	x3, x3, #0x438
  447eec:	add	x4, x4, #0x4c8
  447ef0:	add	x1, x1, #0xdd0
  447ef4:	add	x0, x0, #0xf78
  447ef8:	mov	w2, #0x80d                 	// #2061
  447efc:	bl	430e98 <ferror@plt+0x2cf08>
  447f00:	cbnz	w3, 447db0 <ferror@plt+0x43e20>
  447f04:	cmp	w0, #0x2
  447f08:	b.eq	447f3c <ferror@plt+0x43fac>  // b.none
  447f0c:	cbz	x22, 447f28 <ferror@plt+0x43f98>
  447f10:	ldp	x19, x20, [sp, #16]
  447f14:	ldr	x23, [sp, #48]
  447f18:	str	xzr, [x22]
  447f1c:	ldp	x21, x22, [sp, #32]
  447f20:	ldp	x29, x30, [sp], #80
  447f24:	ret
  447f28:	ldp	x19, x20, [sp, #16]
  447f2c:	ldp	x21, x22, [sp, #32]
  447f30:	ldr	x23, [sp, #48]
  447f34:	ldp	x29, x30, [sp], #80
  447f38:	ret
  447f3c:	cbz	x4, 447f0c <ferror@plt+0x43f7c>
  447f40:	ldr	x1, [x19, #64]
  447f44:	cbz	x1, 447f0c <ferror@plt+0x43f7c>
  447f48:	ldr	x1, [x1, #8]
  447f4c:	cbz	x1, 447f0c <ferror@plt+0x43f7c>
  447f50:	bl	443180 <ferror@plt+0x3f1f0>
  447f54:	mov	w1, w0
  447f58:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447f5c:	mov	x0, x20
  447f60:	add	x3, x3, #0x1c0
  447f64:	mov	w2, #0x3                   	// #3
  447f68:	bl	409cc8 <ferror@plt+0x5d38>
  447f6c:	mov	w0, #0x0                   	// #0
  447f70:	b	447f0c <ferror@plt+0x43f7c>
  447f74:	mov	x0, x20
  447f78:	bl	409e28 <ferror@plt+0x5e98>
  447f7c:	ldr	x4, [x19, #16]
  447f80:	cbnz	x4, 447dcc <ferror@plt+0x43e3c>
  447f84:	ldr	x0, [x19, #64]
  447f88:	cbz	x0, 447fe4 <ferror@plt+0x44054>
  447f8c:	ldr	x20, [x0, #8]
  447f90:	cmp	x20, x21
  447f94:	csel	x20, x20, x21, ls  // ls = plast
  447f98:	cbz	x20, 447fe4 <ferror@plt+0x44054>
  447f9c:	ldr	x1, [x0]
  447fa0:	mov	x2, x20
  447fa4:	mov	x0, x23
  447fa8:	bl	403460 <memcpy@plt>
  447fac:	ldr	x1, [x19, #16]
  447fb0:	mov	x2, x20
  447fb4:	ldp	x0, x3, [x19, #64]
  447fb8:	cmp	x1, #0x0
  447fbc:	mov	x1, #0x0                   	// #0
  447fc0:	csel	x0, x3, x0, ne  // ne = any
  447fc4:	bl	42cbf8 <ferror@plt+0x28c68>
  447fc8:	cbz	x22, 447e5c <ferror@plt+0x43ecc>
  447fcc:	mov	w0, #0x1                   	// #1
  447fd0:	ldr	x23, [sp, #48]
  447fd4:	str	x20, [x22]
  447fd8:	ldp	x19, x20, [sp, #16]
  447fdc:	ldp	x21, x22, [sp, #32]
  447fe0:	b	447ca0 <ferror@plt+0x43d10>
  447fe4:	adrp	x3, 48a000 <ferror@plt+0x86070>
  447fe8:	add	x3, x3, #0x7a8
  447fec:	adrp	x4, 48a000 <ferror@plt+0x86070>
  447ff0:	adrp	x1, 489000 <ferror@plt+0x85070>
  447ff4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  447ff8:	add	x3, x3, #0x438
  447ffc:	add	x4, x4, #0x4e8
  448000:	add	x1, x1, #0xdd0
  448004:	add	x0, x0, #0xf78
  448008:	mov	w2, #0x823                 	// #2083
  44800c:	bl	430e98 <ferror@plt+0x2cf08>
  448010:	b.cs	447fa0 <ferror@plt+0x44010>  // b.hs, b.nlast
  448014:	subs	x20, x3, x1
  448018:	ccmp	x21, #0x5, #0x0, eq  // eq = none
  44801c:	b.ls	447fa0 <ferror@plt+0x44010>  // b.plast
  448020:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448024:	add	x3, x3, #0x7a8
  448028:	adrp	x4, 48a000 <ferror@plt+0x86070>
  44802c:	adrp	x1, 489000 <ferror@plt+0x85070>
  448030:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448034:	add	x3, x3, #0x438
  448038:	add	x4, x4, #0x510
  44803c:	add	x1, x1, #0xdd0
  448040:	add	x0, x0, #0xf78
  448044:	mov	w2, #0x839                 	// #2105
  448048:	bl	430e98 <ferror@plt+0x2cf08>
  44804c:	nop
  448050:	stp	x29, x30, [sp, #-48]!
  448054:	mov	x29, sp
  448058:	cbz	x0, 448138 <ferror@plt+0x441a8>
  44805c:	stp	x19, x20, [sp, #16]
  448060:	mov	x19, x0
  448064:	ldr	x0, [x0, #16]
  448068:	cbz	x0, 4481b4 <ferror@plt+0x44224>
  44806c:	stp	x21, x22, [sp, #32]
  448070:	mov	x22, x1
  448074:	mov	x21, x2
  448078:	cbz	x2, 4480b8 <ferror@plt+0x44128>
  44807c:	ldr	x0, [x2]
  448080:	cbz	x0, 4480b8 <ferror@plt+0x44128>
  448084:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448088:	add	x1, x1, #0x7a8
  44808c:	adrp	x2, 488000 <ferror@plt+0x84070>
  448090:	add	x1, x1, #0x450
  448094:	add	x2, x2, #0xc18
  448098:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44809c:	add	x0, x0, #0xf78
  4480a0:	bl	419d28 <ferror@plt+0x15d98>
  4480a4:	ldp	x19, x20, [sp, #16]
  4480a8:	mov	w0, #0x0                   	// #0
  4480ac:	ldp	x21, x22, [sp, #32]
  4480b0:	ldp	x29, x30, [sp], #48
  4480b4:	ret
  4480b8:	ldrb	w0, [x19, #94]
  4480bc:	tbz	w0, #3, 44811c <ferror@plt+0x4418c>
  4480c0:	mov	w0, #0x1                   	// #1
  4480c4:	b	4480d4 <ferror@plt+0x44144>
  4480c8:	mov	x1, x21
  4480cc:	mov	x0, x19
  4480d0:	bl	446708 <ferror@plt+0x42778>
  4480d4:	ldr	x20, [x19, #72]
  4480d8:	cbz	x20, 4480e4 <ferror@plt+0x44154>
  4480dc:	ldr	x2, [x20, #8]
  4480e0:	cbnz	x2, 448164 <ferror@plt+0x441d4>
  4480e4:	cmp	w0, #0x1
  4480e8:	b.eq	4480c8 <ferror@plt+0x44138>  // b.none
  4480ec:	ldr	x1, [x19, #16]
  4480f0:	cbz	x1, 448268 <ferror@plt+0x442d8>
  4480f4:	cbnz	x20, 44828c <ferror@plt+0x442fc>
  4480f8:	cmp	w0, #0x2
  4480fc:	b.eq	4481e4 <ferror@plt+0x44254>  // b.none
  448100:	cbz	x22, 448218 <ferror@plt+0x44288>
  448104:	mov	w1, #0xffffffff            	// #-1
  448108:	ldp	x19, x20, [sp, #16]
  44810c:	str	w1, [x22]
  448110:	ldp	x21, x22, [sp, #32]
  448114:	ldp	x29, x30, [sp], #48
  448118:	ret
  44811c:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448120:	add	x1, x1, #0x7a8
  448124:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448128:	add	x1, x1, #0x450
  44812c:	add	x2, x2, #0x458
  448130:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448134:	b	44809c <ferror@plt+0x4410c>
  448138:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44813c:	add	x1, x1, #0x7a8
  448140:	add	x1, x1, #0x450
  448144:	adrp	x2, 489000 <ferror@plt+0x85070>
  448148:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44814c:	add	x2, x2, #0xd68
  448150:	add	x0, x0, #0xf78
  448154:	bl	419d28 <ferror@plt+0x15d98>
  448158:	mov	w0, #0x0                   	// #0
  44815c:	ldp	x29, x30, [sp], #48
  448160:	ret
  448164:	ldr	x1, [x19, #16]
  448168:	cbz	x1, 448224 <ferror@plt+0x44294>
  44816c:	cbz	w0, 44827c <ferror@plt+0x442ec>
  448170:	ldr	x19, [x20]
  448174:	cbz	x22, 448184 <ferror@plt+0x441f4>
  448178:	mov	x0, x19
  44817c:	bl	4354e8 <ferror@plt+0x31558>
  448180:	str	w0, [x22]
  448184:	adrp	x3, 46a000 <ferror@plt+0x66070>
  448188:	ldrb	w2, [x19]
  44818c:	mov	x0, x20
  448190:	mov	x1, #0x0                   	// #0
  448194:	ldr	x3, [x3, #952]
  448198:	ldrb	w2, [x3, x2]
  44819c:	bl	42cbf8 <ferror@plt+0x28c68>
  4481a0:	mov	w0, #0x1                   	// #1
  4481a4:	ldp	x19, x20, [sp, #16]
  4481a8:	ldp	x21, x22, [sp, #32]
  4481ac:	ldp	x29, x30, [sp], #48
  4481b0:	ret
  4481b4:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4481b8:	add	x1, x1, #0x7a8
  4481bc:	add	x1, x1, #0x450
  4481c0:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4481c4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4481c8:	add	x2, x2, #0x530
  4481cc:	add	x0, x0, #0xf78
  4481d0:	bl	419d28 <ferror@plt+0x15d98>
  4481d4:	mov	w0, #0x0                   	// #0
  4481d8:	ldp	x19, x20, [sp, #16]
  4481dc:	ldp	x29, x30, [sp], #48
  4481e0:	ret
  4481e4:	ldr	x1, [x19, #64]
  4481e8:	cbz	x1, 448100 <ferror@plt+0x44170>
  4481ec:	ldr	x1, [x1, #8]
  4481f0:	cbz	x1, 448100 <ferror@plt+0x44170>
  4481f4:	bl	443180 <ferror@plt+0x3f1f0>
  4481f8:	mov	w1, w0
  4481fc:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448200:	mov	x0, x21
  448204:	add	x3, x3, #0x1c0
  448208:	mov	w2, #0x3                   	// #3
  44820c:	bl	409cc8 <ferror@plt+0x5d38>
  448210:	mov	w0, #0x0                   	// #0
  448214:	cbnz	x22, 448104 <ferror@plt+0x44174>
  448218:	ldp	x19, x20, [sp, #16]
  44821c:	ldp	x21, x22, [sp, #32]
  448220:	b	4480b0 <ferror@plt+0x44120>
  448224:	ldr	x1, [x19, #64]
  448228:	cbz	x1, 448234 <ferror@plt+0x442a4>
  44822c:	ldr	x1, [x1, #8]
  448230:	cbnz	x1, 44816c <ferror@plt+0x441dc>
  448234:	cmp	w0, #0x1
  448238:	b.ne	4480f8 <ferror@plt+0x44168>  // b.any
  44823c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448240:	add	x3, x3, #0x7a8
  448244:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448248:	adrp	x1, 489000 <ferror@plt+0x85070>
  44824c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448250:	add	x3, x3, #0x470
  448254:	add	x4, x4, #0x4c8
  448258:	add	x1, x1, #0xdd0
  44825c:	add	x0, x0, #0xf78
  448260:	mov	w2, #0x865                 	// #2149
  448264:	bl	430e98 <ferror@plt+0x2cf08>
  448268:	ldr	x1, [x19, #64]
  44826c:	cbz	x1, 4480f8 <ferror@plt+0x44168>
  448270:	ldr	x1, [x1, #8]
  448274:	cbz	x1, 4480f8 <ferror@plt+0x44168>
  448278:	b	44816c <ferror@plt+0x441dc>
  44827c:	mov	x0, x21
  448280:	bl	409e28 <ferror@plt+0x5e98>
  448284:	ldr	x20, [x19, #72]
  448288:	b	448170 <ferror@plt+0x441e0>
  44828c:	ldr	x1, [x20, #8]
  448290:	cbz	x1, 4480f8 <ferror@plt+0x44168>
  448294:	b	44816c <ferror@plt+0x441dc>
  448298:	stp	x29, x30, [sp, #-160]!
  44829c:	mov	x29, sp
  4482a0:	stp	x21, x22, [sp, #32]
  4482a4:	cbz	x0, 4483dc <ferror@plt+0x4444c>
  4482a8:	stp	x19, x20, [sp, #16]
  4482ac:	mov	x22, x4
  4482b0:	mov	x19, x0
  4482b4:	stp	x23, x24, [sp, #48]
  4482b8:	mov	x20, x2
  4482bc:	mov	x23, x1
  4482c0:	mov	x24, x3
  4482c4:	cbz	x4, 44830c <ferror@plt+0x4437c>
  4482c8:	ldr	x0, [x4]
  4482cc:	cbz	x0, 44830c <ferror@plt+0x4437c>
  4482d0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4482d4:	add	x1, x1, #0x7a8
  4482d8:	adrp	x2, 488000 <ferror@plt+0x84070>
  4482dc:	add	x1, x1, #0x490
  4482e0:	add	x2, x2, #0xc18
  4482e4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4482e8:	add	x0, x0, #0xf78
  4482ec:	bl	419d28 <ferror@plt+0x15d98>
  4482f0:	ldp	x19, x20, [sp, #16]
  4482f4:	mov	w21, #0x0                   	// #0
  4482f8:	ldp	x23, x24, [sp, #48]
  4482fc:	mov	w0, w21
  448300:	ldp	x21, x22, [sp, #32]
  448304:	ldp	x29, x30, [sp], #160
  448308:	ret
  44830c:	ldrb	w21, [x19, #94]
  448310:	tbz	w21, #4, 448344 <ferror@plt+0x443b4>
  448314:	cmp	x20, #0x0
  448318:	ccmp	x23, #0x0, #0x4, lt  // lt = tstop
  44831c:	b.ne	448360 <ferror@plt+0x443d0>  // b.any
  448320:	cbz	x20, 4483b8 <ferror@plt+0x44428>
  448324:	cbnz	x23, 44846c <ferror@plt+0x444dc>
  448328:	adrp	x1, 48a000 <ferror@plt+0x86070>
  44832c:	add	x1, x1, #0x7a8
  448330:	adrp	x2, 489000 <ferror@plt+0x85070>
  448334:	add	x1, x1, #0x490
  448338:	add	x2, x2, #0xd90
  44833c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448340:	b	4482e8 <ferror@plt+0x44358>
  448344:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448348:	add	x1, x1, #0x7a8
  44834c:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448350:	add	x1, x1, #0x490
  448354:	add	x2, x2, #0x550
  448358:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44835c:	b	4482e8 <ferror@plt+0x44358>
  448360:	mov	x0, x23
  448364:	bl	4034d0 <strlen@plt>
  448368:	mov	x20, x0
  44836c:	cbz	x0, 4483b8 <ferror@plt+0x44428>
  448370:	tbnz	w21, #0, 448410 <ferror@plt+0x44480>
  448374:	ldr	x0, [x19, #80]
  448378:	cbz	x0, 448598 <ferror@plt+0x44608>
  44837c:	ldr	x0, [x0, #8]
  448380:	cbz	x0, 448598 <ferror@plt+0x44608>
  448384:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448388:	add	x3, x3, #0x7a8
  44838c:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448390:	adrp	x1, 489000 <ferror@plt+0x85070>
  448394:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448398:	add	x3, x3, #0x4b0
  44839c:	add	x4, x4, #0x2e0
  4483a0:	add	x1, x1, #0xdd0
  4483a4:	add	x0, x0, #0xf78
  4483a8:	mov	w2, #0x8bb                 	// #2235
  4483ac:	stp	x25, x26, [sp, #64]
  4483b0:	stp	x27, x28, [sp, #80]
  4483b4:	bl	430e98 <ferror@plt+0x2cf08>
  4483b8:	cbz	x24, 448498 <ferror@plt+0x44508>
  4483bc:	ldp	x19, x20, [sp, #16]
  4483c0:	str	xzr, [x24]
  4483c4:	mov	w21, #0x1                   	// #1
  4483c8:	mov	w0, w21
  4483cc:	ldp	x21, x22, [sp, #32]
  4483d0:	ldp	x23, x24, [sp, #48]
  4483d4:	ldp	x29, x30, [sp], #160
  4483d8:	ret
  4483dc:	adrp	x1, 48a000 <ferror@plt+0x86070>
  4483e0:	add	x1, x1, #0x7a8
  4483e4:	add	x1, x1, #0x490
  4483e8:	mov	w21, #0x0                   	// #0
  4483ec:	adrp	x2, 489000 <ferror@plt+0x85070>
  4483f0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4483f4:	add	x2, x2, #0xd68
  4483f8:	add	x0, x0, #0xf78
  4483fc:	bl	419d28 <ferror@plt+0x15d98>
  448400:	mov	w0, w21
  448404:	ldp	x21, x22, [sp, #32]
  448408:	ldp	x29, x30, [sp], #160
  44840c:	ret
  448410:	tbz	w21, #5, 4484e4 <ferror@plt+0x44554>
  448414:	ldr	x0, [x19, #64]
  448418:	cbz	x0, 4484a8 <ferror@plt+0x44518>
  44841c:	ldr	x0, [x0, #8]
  448420:	cbz	x0, 4484a8 <ferror@plt+0x44518>
  448424:	tbz	w21, #1, 448438 <ferror@plt+0x444a8>
  448428:	ldr	x0, [x19, #72]
  44842c:	cbz	x0, 448438 <ferror@plt+0x444a8>
  448430:	ldr	x0, [x0, #8]
  448434:	cbnz	x0, 4484bc <ferror@plt+0x4452c>
  448438:	mov	x3, x22
  44843c:	mov	x0, x19
  448440:	mov	w2, #0x0                   	// #0
  448444:	mov	x1, #0x0                   	// #0
  448448:	bl	446430 <ferror@plt+0x424a0>
  44844c:	mov	w21, w0
  448450:	cmp	w0, #0x1
  448454:	b.eq	4484e4 <ferror@plt+0x44554>  // b.none
  448458:	cbz	x24, 4488c8 <ferror@plt+0x44938>
  44845c:	ldp	x19, x20, [sp, #16]
  448460:	str	xzr, [x24]
  448464:	ldp	x23, x24, [sp, #48]
  448468:	b	4482fc <ferror@plt+0x4436c>
  44846c:	cmp	x20, #0x0
  448470:	b.gt	448370 <ferror@plt+0x443e0>
  448474:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448478:	add	x1, x1, #0x7a8
  44847c:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448480:	add	x1, x1, #0x490
  448484:	add	x2, x2, #0x568
  448488:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44848c:	b	4482e8 <ferror@plt+0x44358>
  448490:	ldp	x25, x26, [sp, #64]
  448494:	ldp	x27, x28, [sp, #80]
  448498:	mov	w21, #0x1                   	// #1
  44849c:	ldp	x19, x20, [sp, #16]
  4484a0:	ldp	x23, x24, [sp, #48]
  4484a4:	b	4482fc <ferror@plt+0x4436c>
  4484a8:	ldr	x0, [x19, #72]
  4484ac:	cbz	x0, 4484e4 <ferror@plt+0x44554>
  4484b0:	ldr	x0, [x0, #8]
  4484b4:	cbz	x0, 4484e4 <ferror@plt+0x44554>
  4484b8:	tbz	w21, #1, 448438 <ferror@plt+0x444a8>
  4484bc:	adrp	x2, 48a000 <ferror@plt+0x86070>
  4484c0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4484c4:	add	x2, x2, #0x5a0
  4484c8:	add	x0, x0, #0xf78
  4484cc:	mov	w1, #0x10                  	// #16
  4484d0:	mov	w21, #0x0                   	// #0
  4484d4:	bl	4199b8 <ferror@plt+0x15a28>
  4484d8:	ldp	x19, x20, [sp, #16]
  4484dc:	ldp	x23, x24, [sp, #48]
  4484e0:	b	4482fc <ferror@plt+0x4436c>
  4484e4:	ldr	x0, [x19, #80]
  4484e8:	stp	x25, x26, [sp, #64]
  4484ec:	stp	x27, x28, [sp, #80]
  4484f0:	ldr	x1, [x19, #56]
  4484f4:	cbz	x0, 448908 <ferror@plt+0x44978>
  4484f8:	mov	x25, #0x0                   	// #0
  4484fc:	ldr	x2, [x0, #8]
  448500:	sub	x3, x1, #0xa
  448504:	cmp	x2, x3
  448508:	b.cs	44880c <ferror@plt+0x4487c>  // b.hs, b.nlast
  44850c:	ldr	x21, [x0, #16]
  448510:	sub	x21, x21, #0x1
  448514:	cmp	x21, x1
  448518:	csel	x21, x21, x1, cs  // cs = hs, nlast
  44851c:	sub	x21, x21, x2
  448520:	str	x21, [sp, #128]
  448524:	cmp	x21, #0x9
  448528:	b.hi	448558 <ferror@plt+0x445c8>  // b.pmore
  44852c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448530:	add	x3, x3, #0x7a8
  448534:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448538:	adrp	x1, 489000 <ferror@plt+0x85070>
  44853c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448540:	add	x3, x3, #0x4b0
  448544:	add	x4, x4, #0x5d8
  448548:	add	x1, x1, #0xdd0
  44854c:	add	x0, x0, #0xf78
  448550:	mov	w2, #0x906                 	// #2310
  448554:	bl	430e98 <ferror@plt+0x2cf08>
  448558:	ldr	x1, [x19, #16]
  44855c:	cbz	x1, 448a20 <ferror@plt+0x44a90>
  448560:	ldrb	w0, [x19, #88]
  448564:	cbz	w0, 4488b8 <ferror@plt+0x44928>
  448568:	cbz	x25, 44861c <ferror@plt+0x4468c>
  44856c:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448570:	add	x3, x3, #0x7a8
  448574:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448578:	adrp	x1, 489000 <ferror@plt+0x85070>
  44857c:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448580:	add	x3, x3, #0x4b0
  448584:	add	x4, x4, #0x5f8
  448588:	add	x1, x1, #0xdd0
  44858c:	add	x0, x0, #0xf78
  448590:	mov	w2, #0x919                 	// #2329
  448594:	bl	430e98 <ferror@plt+0x2cf08>
  448598:	ldrb	w0, [x19, #88]
  44859c:	cbz	w0, 4485d4 <ferror@plt+0x44644>
  4485a0:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4485a4:	add	x3, x3, #0x7a8
  4485a8:	adrp	x4, 48a000 <ferror@plt+0x86070>
  4485ac:	adrp	x1, 489000 <ferror@plt+0x85070>
  4485b0:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4485b4:	add	x3, x3, #0x4b0
  4485b8:	add	x4, x4, #0x578
  4485bc:	add	x1, x1, #0xdd0
  4485c0:	add	x0, x0, #0xf78
  4485c4:	mov	w2, #0x8bc                 	// #2236
  4485c8:	stp	x25, x26, [sp, #64]
  4485cc:	stp	x27, x28, [sp, #80]
  4485d0:	bl	430e98 <ferror@plt+0x2cf08>
  4485d4:	ldr	x5, [x19, #8]
  4485d8:	mov	x4, x22
  4485dc:	mov	x2, x20
  4485e0:	mov	x1, x23
  4485e4:	mov	x0, x19
  4485e8:	add	x3, sp, #0x98
  4485ec:	ldr	x5, [x5, #8]
  4485f0:	blr	x5
  4485f4:	mov	w21, w0
  4485f8:	cbz	x24, 4488c8 <ferror@plt+0x44938>
  4485fc:	ldr	x0, [sp, #152]
  448600:	ldp	x19, x20, [sp, #16]
  448604:	str	x0, [x24]
  448608:	mov	w0, w21
  44860c:	ldp	x21, x22, [sp, #32]
  448610:	ldp	x23, x24, [sp, #48]
  448614:	ldp	x29, x30, [sp], #160
  448618:	ret
  44861c:	add	x28, x19, #0x58
  448620:	str	x28, [sp, #136]
  448624:	mov	x0, x28
  448628:	bl	4034d0 <strlen@plt>
  44862c:	mov	x27, x0
  448630:	cbnz	x0, 448660 <ferror@plt+0x446d0>
  448634:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448638:	add	x3, x3, #0x7a8
  44863c:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448640:	adrp	x1, 489000 <ferror@plt+0x85070>
  448644:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448648:	add	x3, x3, #0x4b0
  44864c:	add	x4, x4, #0x610
  448650:	add	x1, x1, #0xdd0
  448654:	add	x0, x0, #0xf78
  448658:	mov	w2, #0x91d                 	// #2333
  44865c:	bl	430e98 <ferror@plt+0x2cf08>
  448660:	add	x26, x20, x0
  448664:	mov	x1, #0x6                   	// #6
  448668:	cmp	x26, x1
  44866c:	add	x0, x28, x0
  448670:	csel	x26, x26, x1, ls  // ls = plast
  448674:	mov	x1, x23
  448678:	sub	x2, x26, x27
  44867c:	bl	403460 <memcpy@plt>
  448680:	adrp	x28, 48a000 <ferror@plt+0x86070>
  448684:	add	x0, x28, #0x640
  448688:	str	x0, [sp, #104]
  44868c:	ldrb	w0, [x19, #94]
  448690:	tbnz	w0, #1, 448718 <ferror@plt+0x44788>
  448694:	ldr	x0, [sp, #136]
  448698:	cmp	x21, x26
  44869c:	csel	x28, x21, x26, ls  // ls = plast
  4486a0:	add	x2, sp, #0x98
  4486a4:	mov	x1, x28
  4486a8:	bl	4374e0 <ferror@plt+0x33550>
  4486ac:	ldr	x4, [sp, #136]
  4486b0:	cbnz	w0, 4488d4 <ferror@plt+0x44944>
  4486b4:	ldr	x0, [sp, #152]
  4486b8:	add	x2, x4, x26
  4486bc:	add	x1, x4, x28
  4486c0:	sub	x2, x2, x0
  4486c4:	sub	x28, x1, x0
  4486c8:	mov	x1, x28
  4486cc:	stp	x2, x4, [sp, #112]
  4486d0:	str	x2, [sp, #144]
  4486d4:	bl	435c00 <ferror@plt+0x31c70>
  4486d8:	cmn	w0, #0x2
  4486dc:	ldp	x2, x4, [sp, #112]
  4486e0:	b.ne	44891c <ferror@plt+0x4498c>  // b.any
  4486e4:	cmp	x28, #0x5
  4486e8:	b.ls	448a50 <ferror@plt+0x44ac0>  // b.plast
  4486ec:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4486f0:	add	x3, x3, #0x7a8
  4486f4:	adrp	x4, 48a000 <ferror@plt+0x86070>
  4486f8:	adrp	x1, 489000 <ferror@plt+0x85070>
  4486fc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448700:	add	x3, x3, #0x4b0
  448704:	add	x4, x4, #0x628
  448708:	add	x1, x1, #0xdd0
  44870c:	add	x0, x0, #0xf78
  448710:	mov	w2, #0x93f                 	// #2367
  448714:	bl	430e98 <ferror@plt+0x2cf08>
  448718:	ldr	x0, [x19, #80]
  44871c:	str	x26, [sp, #144]
  448720:	ldr	x1, [x0, #8]
  448724:	add	x1, x21, x1
  448728:	bl	42ab70 <ferror@plt+0x26be0>
  44872c:	ldr	x1, [x19, #80]
  448730:	add	x2, sp, #0x90
  448734:	ldr	x6, [sp, #128]
  448738:	add	x4, sp, #0x80
  44873c:	ldr	x5, [x1, #8]
  448740:	add	x3, sp, #0x98
  448744:	ldr	x0, [x19, #32]
  448748:	sub	x6, x5, x6
  44874c:	ldr	x5, [x1]
  448750:	add	x1, sp, #0x88
  448754:	add	x5, x5, x6
  448758:	str	x5, [sp, #152]
  44875c:	bl	443310 <ferror@plt+0x3f380>
  448760:	mov	x28, x0
  448764:	bl	403e80 <__errno_location@plt>
  448768:	ldr	w21, [x0]
  44876c:	ldr	x0, [x19, #80]
  448770:	ldr	x1, [sp, #128]
  448774:	ldr	x2, [x0, #8]
  448778:	sub	x1, x2, x1
  44877c:	bl	42ab08 <ferror@plt+0x26b78>
  448780:	cmn	x28, #0x1
  448784:	b.ne	448a64 <ferror@plt+0x44ad4>  // b.any
  448788:	cmp	w21, #0x16
  44878c:	b.eq	448988 <ferror@plt+0x449f8>  // b.none
  448790:	cmp	w21, #0x54
  448794:	b.eq	448948 <ferror@plt+0x449b8>  // b.none
  448798:	cmp	w21, #0x7
  44879c:	b.eq	4489c0 <ferror@plt+0x44a30>  // b.none
  4487a0:	bl	443180 <ferror@plt+0x3f1f0>
  4487a4:	mov	w20, w0
  4487a8:	mov	w0, w21
  4487ac:	bl	4283c8 <ferror@plt+0x24438>
  4487b0:	mov	w1, w20
  4487b4:	mov	x4, x0
  4487b8:	adrp	x3, 489000 <ferror@plt+0x85070>
  4487bc:	mov	x0, x22
  4487c0:	add	x3, x3, #0x998
  4487c4:	mov	w2, #0x2                   	// #2
  4487c8:	bl	409b68 <ferror@plt+0x5bd8>
  4487cc:	ldr	x0, [sp, #144]
  4487d0:	sub	x1, x25, x27
  4487d4:	add	x27, x0, x27
  4487d8:	sub	x0, x26, x0
  4487dc:	cmp	x27, x26
  4487e0:	add	x0, x1, x0
  4487e4:	csel	x25, x0, x25, ls  // ls = plast
  4487e8:	cbz	x24, 4487f0 <ferror@plt+0x44860>
  4487ec:	str	x25, [x24]
  4487f0:	strb	wzr, [x19, #88]
  4487f4:	mov	w21, #0x0                   	// #0
  4487f8:	ldp	x19, x20, [sp, #16]
  4487fc:	ldp	x23, x24, [sp, #48]
  448800:	ldp	x25, x26, [sp, #64]
  448804:	ldp	x27, x28, [sp, #80]
  448808:	b	4482fc <ferror@plt+0x4436c>
  44880c:	mov	x27, #0x0                   	// #0
  448810:	mov	x26, #0xa                   	// #10
  448814:	b	44882c <ferror@plt+0x4489c>
  448818:	ldr	x2, [x0, #8]
  44881c:	cmp	x2, #0xa
  448820:	csel	x1, x2, x26, ls  // ls = plast
  448824:	cmp	x1, x27
  448828:	b.ls	44889c <ferror@plt+0x4490c>  // b.plast
  44882c:	ldr	x3, [x19, #8]
  448830:	sub	x2, x2, x27
  448834:	ldr	x1, [x0]
  448838:	mov	x4, x22
  44883c:	ldr	x5, [x3, #8]
  448840:	add	x1, x1, x27
  448844:	mov	x0, x19
  448848:	add	x3, sp, #0x98
  44884c:	blr	x5
  448850:	mov	w21, w0
  448854:	ldr	x1, [sp, #152]
  448858:	cmp	w0, #0x1
  44885c:	ldr	x0, [x19, #80]
  448860:	add	x27, x27, x1
  448864:	b.eq	448818 <ferror@plt+0x44888>  // b.none
  448868:	mov	x2, x27
  44886c:	mov	x1, #0x0                   	// #0
  448870:	bl	42cbf8 <ferror@plt+0x28c68>
  448874:	cmp	x25, #0x0
  448878:	ccmp	w21, #0x3, #0x0, gt
  44887c:	csinc	w21, w21, wzr, ne  // ne = any
  448880:	cbz	x24, 448b84 <ferror@plt+0x44bf4>
  448884:	ldp	x19, x20, [sp, #16]
  448888:	ldp	x27, x28, [sp, #80]
  44888c:	str	x25, [x24]
  448890:	ldp	x23, x24, [sp, #48]
  448894:	ldp	x25, x26, [sp, #64]
  448898:	b	4482fc <ferror@plt+0x4436c>
  44889c:	mov	x2, x27
  4488a0:	mov	x1, #0x0                   	// #0
  4488a4:	bl	42cbf8 <ferror@plt+0x28c68>
  4488a8:	ldr	x0, [x19, #80]
  4488ac:	ldr	x1, [x19, #56]
  4488b0:	ldr	x2, [x0, #8]
  4488b4:	b	44850c <ferror@plt+0x4457c>
  4488b8:	sub	x26, x20, x25
  4488bc:	mov	x27, #0x0                   	// #0
  4488c0:	str	x23, [sp, #136]
  4488c4:	b	448680 <ferror@plt+0x446f0>
  4488c8:	ldp	x19, x20, [sp, #16]
  4488cc:	ldp	x23, x24, [sp, #48]
  4488d0:	b	4482fc <ferror@plt+0x4436c>
  4488d4:	sub	x2, x26, x28
  4488d8:	mov	w21, #0x0                   	// #0
  4488dc:	mov	x28, #0x0                   	// #0
  4488e0:	str	x2, [sp, #144]
  4488e4:	ldr	x0, [x19, #80]
  4488e8:	mov	x1, x4
  4488ec:	sub	x2, x26, x2
  4488f0:	bl	42b388 <ferror@plt+0x273f8>
  4488f4:	ldp	x0, x1, [sp, #136]
  4488f8:	sub	x1, x26, x1
  4488fc:	add	x1, x0, x1
  448900:	str	x1, [sp, #136]
  448904:	b	448780 <ferror@plt+0x447f0>
  448908:	mov	x0, x1
  44890c:	bl	42a6d8 <ferror@plt+0x26748>
  448910:	str	x0, [x19, #80]
  448914:	ldr	x1, [x19, #56]
  448918:	b	4484f8 <ferror@plt+0x44568>
  44891c:	cmn	w0, #0x1
  448920:	b.ne	448b98 <ferror@plt+0x44c08>  // b.any
  448924:	ldr	x2, [sp, #104]
  448928:	adrp	x0, 44d000 <ferror@plt+0x49070>
  44892c:	mov	w1, #0x10                  	// #16
  448930:	add	x0, x0, #0xf78
  448934:	mov	w21, #0x54                  	// #84
  448938:	mov	x28, #0xffffffffffffffff    	// #-1
  44893c:	bl	4199b8 <ferror@plt+0x15a28>
  448940:	ldp	x4, x2, [sp, #136]
  448944:	b	4488e4 <ferror@plt+0x44954>
  448948:	bl	443180 <ferror@plt+0x3f1f0>
  44894c:	mov	w1, w0
  448950:	adrp	x3, 46a000 <ferror@plt+0x66070>
  448954:	mov	x0, x22
  448958:	add	x3, x3, #0x138
  44895c:	mov	w2, #0x1                   	// #1
  448960:	bl	409cc8 <ferror@plt+0x5d38>
  448964:	ldr	x0, [sp, #144]
  448968:	cbz	x27, 448974 <ferror@plt+0x449e4>
  44896c:	cmp	x0, x26
  448970:	b.eq	448ac8 <ferror@plt+0x44b38>  // b.none
  448974:	sub	x26, x26, x0
  448978:	sub	x25, x25, x27
  44897c:	add	x25, x26, x25
  448980:	cbnz	x24, 4487ec <ferror@plt+0x4485c>
  448984:	b	4487f0 <ferror@plt+0x44860>
  448988:	ldr	x21, [sp, #144]
  44898c:	cmp	x21, #0x5
  448990:	b.ls	4489dc <ferror@plt+0x44a4c>  // b.plast
  448994:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448998:	add	x3, x3, #0x7a8
  44899c:	adrp	x4, 48a000 <ferror@plt+0x86070>
  4489a0:	adrp	x1, 489000 <ferror@plt+0x85070>
  4489a4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  4489a8:	add	x3, x3, #0x4b0
  4489ac:	add	x4, x4, #0x678
  4489b0:	add	x1, x1, #0xdd0
  4489b4:	add	x0, x0, #0xf78
  4489b8:	mov	w2, #0x977                 	// #2423
  4489bc:	bl	430e98 <ferror@plt+0x2cf08>
  4489c0:	ldr	x1, [sp, #144]
  4489c4:	cmp	x1, x26
  4489c8:	b.ne	448a68 <ferror@plt+0x44ad8>  // b.any
  4489cc:	ldr	x2, [sp, #128]
  4489d0:	add	x21, x2, #0xa
  4489d4:	str	x21, [sp, #128]
  4489d8:	b	44868c <ferror@plt+0x446fc>
  4489dc:	cbz	x27, 448b08 <ferror@plt+0x44b78>
  4489e0:	cmp	x21, x26
  4489e4:	b.eq	448b3c <ferror@plt+0x44bac>  // b.none
  4489e8:	sub	x26, x26, x21
  4489ec:	cmp	x26, x27
  4489f0:	b.cs	448aa0 <ferror@plt+0x44b10>  // b.hs, b.nlast
  4489f4:	adrp	x3, 48a000 <ferror@plt+0x86070>
  4489f8:	add	x3, x3, #0x7a8
  4489fc:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448a00:	adrp	x1, 489000 <ferror@plt+0x85070>
  448a04:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448a08:	add	x3, x3, #0x4b0
  448a0c:	add	x4, x4, #0x6b8
  448a10:	add	x1, x1, #0xdd0
  448a14:	add	x0, x0, #0xf78
  448a18:	mov	w2, #0x996                 	// #2454
  448a1c:	bl	430e98 <ferror@plt+0x2cf08>
  448a20:	sub	x2, x20, x25
  448a24:	mov	x1, x23
  448a28:	cmp	x2, x21
  448a2c:	csel	x2, x2, x21, ls  // ls = plast
  448a30:	add	x25, x25, x2
  448a34:	add	x23, x23, x2
  448a38:	bl	42b388 <ferror@plt+0x273f8>
  448a3c:	cmp	x20, x25
  448a40:	b.le	448ae8 <ferror@plt+0x44b58>
  448a44:	ldr	x1, [x19, #56]
  448a48:	ldr	x0, [x19, #80]
  448a4c:	b	4484fc <ferror@plt+0x4456c>
  448a50:	cmp	x21, x26
  448a54:	mov	w1, #0x16                  	// #22
  448a58:	csetm	x28, cs  // cs = hs, nlast
  448a5c:	csel	w21, wzr, w1, cc  // cc = lo, ul, last
  448a60:	b	4488e4 <ferror@plt+0x44954>
  448a64:	ldr	x1, [sp, #144]
  448a68:	sub	x26, x26, x1
  448a6c:	cmp	x26, x27
  448a70:	b.cs	448ab4 <ferror@plt+0x44b24>  // b.hs, b.nlast
  448a74:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448a78:	add	x3, x3, #0x7a8
  448a7c:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448a80:	adrp	x1, 489000 <ferror@plt+0x85070>
  448a84:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448a88:	add	x3, x3, #0x4b0
  448a8c:	add	x4, x4, #0x6b8
  448a90:	add	x1, x1, #0xdd0
  448a94:	add	x0, x0, #0xf78
  448a98:	mov	w2, #0x9be                 	// #2494
  448a9c:	bl	430e98 <ferror@plt+0x2cf08>
  448aa0:	sub	x26, x26, x27
  448aa4:	add	x25, x25, x26
  448aa8:	add	x23, x23, x26
  448aac:	strb	wzr, [x19, #88]
  448ab0:	b	448a3c <ferror@plt+0x44aac>
  448ab4:	sub	x26, x26, x27
  448ab8:	add	x25, x25, x26
  448abc:	cbnz	x27, 448aa8 <ferror@plt+0x44b18>
  448ac0:	ldr	x23, [sp, #136]
  448ac4:	b	448a3c <ferror@plt+0x44aac>
  448ac8:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448acc:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448ad0:	add	x2, x2, #0x6e8
  448ad4:	add	x0, x0, #0xf78
  448ad8:	mov	w1, #0x10                  	// #16
  448adc:	bl	4199b8 <ferror@plt+0x15a28>
  448ae0:	cbnz	x24, 4487ec <ferror@plt+0x4485c>
  448ae4:	b	4487f0 <ferror@plt+0x44860>
  448ae8:	cbz	x24, 448490 <ferror@plt+0x44500>
  448aec:	mov	w21, #0x1                   	// #1
  448af0:	ldp	x25, x26, [sp, #64]
  448af4:	ldp	x27, x28, [sp, #80]
  448af8:	str	x20, [x24]
  448afc:	ldp	x19, x20, [sp, #16]
  448b00:	ldp	x23, x24, [sp, #48]
  448b04:	b	4482fc <ferror@plt+0x4436c>
  448b08:	ldr	x1, [sp, #136]
  448b0c:	add	x0, x19, #0x58
  448b10:	add	x19, x19, x21
  448b14:	mov	x2, x21
  448b18:	bl	403460 <memcpy@plt>
  448b1c:	strb	wzr, [x19, #88]
  448b20:	cbnz	x24, 448aec <ferror@plt+0x44b5c>
  448b24:	mov	w21, #0x1                   	// #1
  448b28:	ldp	x19, x20, [sp, #16]
  448b2c:	ldp	x23, x24, [sp, #48]
  448b30:	ldp	x25, x26, [sp, #64]
  448b34:	ldp	x27, x28, [sp, #80]
  448b38:	b	4482fc <ferror@plt+0x4436c>
  448b3c:	sub	x27, x26, x27
  448b40:	cmp	x27, x20
  448b44:	b.eq	448b74 <ferror@plt+0x44be4>  // b.none
  448b48:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448b4c:	add	x3, x3, #0x7a8
  448b50:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448b54:	adrp	x1, 489000 <ferror@plt+0x85070>
  448b58:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448b5c:	add	x3, x3, #0x4b0
  448b60:	add	x4, x4, #0x688
  448b64:	add	x1, x1, #0xdd0
  448b68:	add	x0, x0, #0xf78
  448b6c:	mov	w2, #0x98c                 	// #2444
  448b70:	bl	430e98 <ferror@plt+0x2cf08>
  448b74:	add	x19, x19, x26
  448b78:	strb	wzr, [x19, #88]
  448b7c:	cbnz	x24, 448aec <ferror@plt+0x44b5c>
  448b80:	b	448b24 <ferror@plt+0x44b94>
  448b84:	ldp	x19, x20, [sp, #16]
  448b88:	ldp	x23, x24, [sp, #48]
  448b8c:	ldp	x25, x26, [sp, #64]
  448b90:	ldp	x27, x28, [sp, #80]
  448b94:	b	4482fc <ferror@plt+0x4436c>
  448b98:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448b9c:	add	x3, x3, #0x7a8
  448ba0:	adrp	x1, 489000 <ferror@plt+0x85070>
  448ba4:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448ba8:	add	x3, x3, #0x4b0
  448bac:	add	x1, x1, #0xdd0
  448bb0:	add	x0, x0, #0xf78
  448bb4:	mov	x4, #0x0                   	// #0
  448bb8:	mov	w2, #0x952                 	// #2386
  448bbc:	bl	430e98 <ferror@plt+0x2cf08>
  448bc0:	stp	x29, x30, [sp, #-64]!
  448bc4:	mov	x29, sp
  448bc8:	stp	x19, x20, [sp, #16]
  448bcc:	mov	x19, x0
  448bd0:	cbz	x0, 448cc8 <ferror@plt+0x44d38>
  448bd4:	mov	w0, w1
  448bd8:	ldr	x1, [x19, #16]
  448bdc:	cbz	x1, 448cf8 <ferror@plt+0x44d68>
  448be0:	mov	x20, x2
  448be4:	cbz	x2, 448c20 <ferror@plt+0x44c90>
  448be8:	ldr	x1, [x2]
  448bec:	cbz	x1, 448c20 <ferror@plt+0x44c90>
  448bf0:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448bf4:	add	x1, x1, #0x7a8
  448bf8:	add	x1, x1, #0x4d0
  448bfc:	adrp	x2, 488000 <ferror@plt+0x84070>
  448c00:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448c04:	add	x2, x2, #0xc18
  448c08:	add	x0, x0, #0xf78
  448c0c:	bl	419d28 <ferror@plt+0x15d98>
  448c10:	mov	w0, #0x0                   	// #0
  448c14:	ldp	x19, x20, [sp, #16]
  448c18:	ldp	x29, x30, [sp], #64
  448c1c:	ret
  448c20:	ldrb	w1, [x19, #94]
  448c24:	tbz	w1, #4, 448c78 <ferror@plt+0x44ce8>
  448c28:	add	x1, sp, #0x30
  448c2c:	str	x21, [sp, #32]
  448c30:	bl	4357f8 <ferror@plt+0x31868>
  448c34:	sxtw	x21, w0
  448c38:	ldrb	w1, [x19, #88]
  448c3c:	cbnz	w1, 448ca8 <ferror@plt+0x44d18>
  448c40:	add	x1, sp, #0x30
  448c44:	mov	x4, x20
  448c48:	mov	x0, x19
  448c4c:	add	x3, sp, #0x38
  448c50:	mov	x2, x21
  448c54:	bl	448298 <ferror@plt+0x44308>
  448c58:	ldr	x1, [sp, #56]
  448c5c:	cmp	x1, x21
  448c60:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  448c64:	b.eq	448d20 <ferror@plt+0x44d90>  // b.none
  448c68:	ldr	x21, [sp, #32]
  448c6c:	ldp	x19, x20, [sp, #16]
  448c70:	ldp	x29, x30, [sp], #64
  448c74:	ret
  448c78:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448c7c:	add	x1, x1, #0x7a8
  448c80:	add	x1, x1, #0x4d0
  448c84:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448c88:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448c8c:	add	x2, x2, #0x550
  448c90:	add	x0, x0, #0xf78
  448c94:	bl	419d28 <ferror@plt+0x15d98>
  448c98:	mov	w0, #0x0                   	// #0
  448c9c:	ldp	x19, x20, [sp, #16]
  448ca0:	ldp	x29, x30, [sp], #64
  448ca4:	ret
  448ca8:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448cac:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448cb0:	add	x2, x2, #0x738
  448cb4:	add	x0, x0, #0xf78
  448cb8:	mov	w1, #0x10                  	// #16
  448cbc:	bl	4199b8 <ferror@plt+0x15a28>
  448cc0:	strb	wzr, [x19, #88]
  448cc4:	b	448c40 <ferror@plt+0x44cb0>
  448cc8:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448ccc:	add	x1, x1, #0x7a8
  448cd0:	add	x1, x1, #0x4d0
  448cd4:	adrp	x2, 489000 <ferror@plt+0x85070>
  448cd8:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448cdc:	add	x2, x2, #0xd68
  448ce0:	add	x0, x0, #0xf78
  448ce4:	bl	419d28 <ferror@plt+0x15d98>
  448ce8:	mov	w0, #0x0                   	// #0
  448cec:	ldp	x19, x20, [sp, #16]
  448cf0:	ldp	x29, x30, [sp], #64
  448cf4:	ret
  448cf8:	adrp	x1, 48a000 <ferror@plt+0x86070>
  448cfc:	add	x1, x1, #0x7a8
  448d00:	add	x1, x1, #0x4d0
  448d04:	adrp	x2, 48a000 <ferror@plt+0x86070>
  448d08:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448d0c:	add	x2, x2, #0x530
  448d10:	add	x0, x0, #0xf78
  448d14:	bl	419d28 <ferror@plt+0x15d98>
  448d18:	mov	w0, #0x0                   	// #0
  448d1c:	b	448c6c <ferror@plt+0x44cdc>
  448d20:	adrp	x3, 48a000 <ferror@plt+0x86070>
  448d24:	add	x3, x3, #0x7a8
  448d28:	adrp	x4, 48a000 <ferror@plt+0x86070>
  448d2c:	adrp	x1, 489000 <ferror@plt+0x85070>
  448d30:	adrp	x0, 44d000 <ferror@plt+0x49070>
  448d34:	add	x3, x3, #0x4f0
  448d38:	add	x4, x4, #0x770
  448d3c:	add	x1, x1, #0xdd0
  448d40:	add	x0, x0, #0xf78
  448d44:	mov	w2, #0x9fc                 	// #2556
  448d48:	bl	430e98 <ferror@plt+0x2cf08>
  448d4c:	nop
  448d50:	stp	x29, x30, [sp, #-32]!
  448d54:	mov	x29, sp
  448d58:	str	x19, [sp, #16]
  448d5c:	adrp	x19, 4ad000 <__environ@@GLIBC_2.17+0x680>
  448d60:	ldr	w0, [x19, #152]
  448d64:	cbnz	w0, 448d78 <ferror@plt+0x44de8>
  448d68:	adrp	x0, 489000 <ferror@plt+0x85070>
  448d6c:	add	x0, x0, #0xdb0
  448d70:	bl	421a88 <ferror@plt+0x1daf8>
  448d74:	str	w0, [x19, #152]
  448d78:	ldr	x19, [sp, #16]
  448d7c:	ldp	x29, x30, [sp], #32
  448d80:	ret
  448d84:	nop
  448d88:	stp	x29, x30, [sp, #-160]!
  448d8c:	mov	x29, sp
  448d90:	stp	x25, x26, [sp, #64]
  448d94:	str	w2, [sp, #140]
  448d98:	str	x1, [sp, #144]
  448d9c:	cbz	x0, 4491ac <ferror@plt+0x4521c>
  448da0:	adrp	x1, 450000 <ferror@plt+0x4c070>
  448da4:	add	x1, x1, #0x660
  448da8:	stp	x19, x20, [sp, #16]
  448dac:	mov	x20, x0
  448db0:	bl	403930 <strcasecmp@plt>
  448db4:	cbz	w0, 4490e4 <ferror@plt+0x45154>
  448db8:	ldrb	w0, [x20]
  448dbc:	cbz	w0, 4491a0 <ferror@plt+0x45210>
  448dc0:	ldr	w0, [sp, #140]
  448dc4:	adrp	x26, 450000 <ferror@plt+0x4c070>
  448dc8:	ldr	x1, [sp, #144]
  448dcc:	sub	w0, w0, #0x1
  448dd0:	stp	x27, x28, [sp, #80]
  448dd4:	adrp	x28, 48a000 <ferror@plt+0x86070>
  448dd8:	add	x27, x1, #0x10
  448ddc:	stp	wzr, w0, [sp, #152]
  448de0:	add	x0, x27, w0, uxtw #4
  448de4:	str	x0, [sp, #120]
  448de8:	add	x0, x28, #0xd30
  448dec:	str	x0, [sp, #128]
  448df0:	add	x0, x26, #0x141
  448df4:	mov	w25, #0x0                   	// #0
  448df8:	stp	x21, x22, [sp, #32]
  448dfc:	ldr	x1, [sp, #128]
  448e00:	stp	x23, x24, [sp, #48]
  448e04:	str	x0, [sp, #104]
  448e08:	mov	x0, x20
  448e0c:	bl	4038a0 <strpbrk@plt>
  448e10:	mov	x21, x0
  448e14:	cbz	x0, 449008 <ferror@plt+0x45078>
  448e18:	sub	x19, x21, x20
  448e1c:	mov	w24, w19
  448e20:	cbz	w19, 449020 <ferror@plt+0x45090>
  448e24:	sub	w19, w19, #0x1
  448e28:	mov	x22, #0x0                   	// #0
  448e2c:	mov	w28, #0x61                  	// #97
  448e30:	b	448e78 <ferror@plt+0x44ee8>
  448e34:	bl	403700 <__ctype_tolower_loc@plt>
  448e38:	ldr	x0, [x0]
  448e3c:	mov	w1, w28
  448e40:	cmp	w23, #0x5f
  448e44:	mov	w2, #0x2d                  	// #45
  448e48:	ldr	w1, [x0, x1, lsl #2]
  448e4c:	and	w1, w1, #0xff
  448e50:	b.eq	448e5c <ferror@plt+0x44ecc>  // b.none
  448e54:	ldr	w2, [x0, x23, lsl #2]
  448e58:	and	w2, w2, #0xff
  448e5c:	cmp	w2, w1
  448e60:	b.ne	449020 <ferror@plt+0x45090>  // b.any
  448e64:	ldr	x0, [sp, #104]
  448e68:	cmp	x22, x19
  448e6c:	ldrb	w28, [x22, x0]
  448e70:	add	x22, x22, #0x1
  448e74:	b.eq	448e9c <ferror@plt+0x44f0c>  // b.none
  448e78:	ldrb	w23, [x20, x22]
  448e7c:	cmp	w28, #0x5f
  448e80:	b.ne	448e34 <ferror@plt+0x44ea4>  // b.any
  448e84:	cmp	w23, #0x5f
  448e88:	b.eq	448e64 <ferror@plt+0x44ed4>  // b.none
  448e8c:	bl	403700 <__ctype_tolower_loc@plt>
  448e90:	mov	w1, #0x2d                  	// #45
  448e94:	ldr	x0, [x0]
  448e98:	b	448e54 <ferror@plt+0x44ec4>
  448e9c:	cbnz	w28, 449020 <ferror@plt+0x45090>
  448ea0:	mov	w0, #0x1                   	// #1
  448ea4:	str	w0, [sp, #152]
  448ea8:	ldrb	w0, [x21]
  448eac:	cbnz	w0, 448fe8 <ferror@plt+0x45058>
  448eb0:	ldr	w0, [sp, #152]
  448eb4:	cbz	w0, 449180 <ferror@plt+0x451f0>
  448eb8:	ldr	w0, [sp, #140]
  448ebc:	mvn	w25, w25
  448ec0:	cbz	w0, 4491c0 <ferror@plt+0x45230>
  448ec4:	ldr	w0, [sp, #156]
  448ec8:	cmp	w0, #0x5
  448ecc:	b.ls	4491d8 <ferror@plt+0x45248>  // b.plast
  448ed0:	lsr	w1, w0, #2
  448ed4:	mov	w3, #0x40                  	// #64
  448ed8:	ldr	x0, [sp, #144]
  448edc:	sub	w1, w1, #0x1
  448ee0:	movi	v1.4s, #0x0
  448ee4:	add	x2, x0, #0x48
  448ee8:	add	x0, x0, #0x8
  448eec:	umaddl	x1, w1, w3, x2
  448ef0:	ld4	{v4.4s-v7.4s}, [x0], #64
  448ef4:	orr	v1.16b, v1.16b, v4.16b
  448ef8:	cmp	x0, x1
  448efc:	b.ne	448ef0 <ferror@plt+0x44f60>  // b.any
  448f00:	movi	v0.4s, #0x0
  448f04:	ldr	w0, [sp, #156]
  448f08:	and	w0, w0, #0xfffffffc
  448f0c:	ext	v2.16b, v1.16b, v0.16b, #8
  448f10:	orr	v1.16b, v2.16b, v1.16b
  448f14:	ext	v0.16b, v1.16b, v0.16b, #4
  448f18:	orr	v0.16b, v0.16b, v1.16b
  448f1c:	mov	w1, v0.s[0]
  448f20:	ldr	x4, [sp, #144]
  448f24:	mov	w3, w0
  448f28:	ldr	w5, [sp, #140]
  448f2c:	add	w2, w0, #0x1
  448f30:	add	x3, x4, x3, lsl #4
  448f34:	cmp	w5, w2
  448f38:	ldr	w3, [x3, #8]
  448f3c:	orr	w1, w1, w3
  448f40:	b.ls	448fc4 <ferror@plt+0x45034>  // b.plast
  448f44:	ubfiz	x2, x2, #4, #32
  448f48:	add	w3, w0, #0x2
  448f4c:	add	x2, x4, x2
  448f50:	cmp	w5, w3
  448f54:	ldr	w2, [x2, #8]
  448f58:	orr	w1, w1, w2
  448f5c:	b.ls	448fc4 <ferror@plt+0x45034>  // b.plast
  448f60:	mov	w2, w3
  448f64:	add	w3, w0, #0x3
  448f68:	cmp	w3, w5
  448f6c:	add	x2, x4, x2, lsl #4
  448f70:	ldr	w2, [x2, #8]
  448f74:	orr	w1, w1, w2
  448f78:	b.cs	448fc4 <ferror@plt+0x45034>  // b.hs, b.nlast
  448f7c:	ubfiz	x2, x3, #4, #32
  448f80:	add	w3, w0, #0x4
  448f84:	add	x2, x4, x2
  448f88:	cmp	w5, w3
  448f8c:	ldr	w2, [x2, #8]
  448f90:	orr	w1, w1, w2
  448f94:	b.ls	448fc4 <ferror@plt+0x45034>  // b.plast
  448f98:	mov	w2, w3
  448f9c:	add	w0, w0, #0x5
  448fa0:	cmp	w5, w0
  448fa4:	add	x2, x4, x2, lsl #4
  448fa8:	ldr	w2, [x2, #8]
  448fac:	orr	w1, w1, w2
  448fb0:	b.ls	448fc4 <ferror@plt+0x45034>  // b.plast
  448fb4:	ubfiz	x0, x0, #4, #32
  448fb8:	add	x0, x4, x0
  448fbc:	ldr	w0, [x0, #8]
  448fc0:	orr	w1, w1, w0
  448fc4:	ldp	x19, x20, [sp, #16]
  448fc8:	and	w25, w1, w25
  448fcc:	ldp	x21, x22, [sp, #32]
  448fd0:	ldp	x23, x24, [sp, #48]
  448fd4:	ldp	x27, x28, [sp, #80]
  448fd8:	mov	w0, w25
  448fdc:	ldp	x25, x26, [sp, #64]
  448fe0:	ldp	x29, x30, [sp], #160
  448fe4:	ret
  448fe8:	ldrb	w0, [x21, #1]
  448fec:	add	x20, x21, #0x1
  448ff0:	cbz	w0, 448eb0 <ferror@plt+0x44f20>
  448ff4:	ldr	x1, [sp, #128]
  448ff8:	mov	x0, x20
  448ffc:	bl	4038a0 <strpbrk@plt>
  449000:	mov	x21, x0
  449004:	cbnz	x0, 448e18 <ferror@plt+0x44e88>
  449008:	mov	x0, x20
  44900c:	bl	4034d0 <strlen@plt>
  449010:	add	x21, x20, x0
  449014:	sub	x19, x21, x20
  449018:	mov	w24, w19
  44901c:	cbnz	w19, 448e24 <ferror@plt+0x44e94>
  449020:	ldr	w0, [sp, #140]
  449024:	cbz	w0, 448ea8 <ferror@plt+0x44f18>
  449028:	ldr	x28, [sp, #144]
  44902c:	sub	w23, w24, #0x1
  449030:	add	x0, x23, #0x1
  449034:	str	x0, [sp, #112]
  449038:	ldr	x27, [x28]
  44903c:	cbz	w24, 4490bc <ferror@plt+0x4512c>
  449040:	ldr	x0, [sp, #112]
  449044:	mov	x19, x20
  449048:	add	x22, x27, x0
  44904c:	b	449094 <ferror@plt+0x45104>
  449050:	bl	403700 <__ctype_tolower_loc@plt>
  449054:	ldr	x0, [x0]
  449058:	mov	w3, w26
  44905c:	cmp	w23, #0x5f
  449060:	mov	w4, #0x2d                  	// #45
  449064:	ldr	w3, [x0, x3, lsl #2]
  449068:	and	w3, w3, #0xff
  44906c:	b.eq	44907c <ferror@plt+0x450ec>  // b.none
  449070:	mov	w1, w23
  449074:	ldr	w4, [x0, x1, lsl #2]
  449078:	and	w4, w4, #0xff
  44907c:	cmp	w3, w4
  449080:	b.ne	4490d0 <ferror@plt+0x45140>  // b.any
  449084:	add	x27, x27, #0x1
  449088:	add	x19, x19, #0x1
  44908c:	cmp	x22, x27
  449090:	b.eq	4490c0 <ferror@plt+0x45130>  // b.none
  449094:	ldrb	w26, [x27]
  449098:	ldrb	w23, [x19]
  44909c:	cmp	w26, #0x5f
  4490a0:	b.ne	449050 <ferror@plt+0x450c0>  // b.any
  4490a4:	cmp	w23, #0x5f
  4490a8:	b.eq	449084 <ferror@plt+0x450f4>  // b.none
  4490ac:	bl	403700 <__ctype_tolower_loc@plt>
  4490b0:	mov	w3, #0x2d                  	// #45
  4490b4:	ldr	x0, [x0]
  4490b8:	b	449070 <ferror@plt+0x450e0>
  4490bc:	mov	x22, x27
  4490c0:	ldrb	w0, [x22]
  4490c4:	cbnz	w0, 4490d0 <ferror@plt+0x45140>
  4490c8:	ldr	w0, [x28, #8]
  4490cc:	orr	w25, w25, w0
  4490d0:	ldr	x0, [sp, #120]
  4490d4:	add	x28, x28, #0x10
  4490d8:	cmp	x28, x0
  4490dc:	b.ne	449038 <ferror@plt+0x450a8>  // b.any
  4490e0:	b	448ea8 <ferror@plt+0x44f18>
  4490e4:	stp	x23, x24, [sp, #48]
  4490e8:	adrp	x23, 4ac000 <ferror@plt+0xa8070>
  4490ec:	adrp	x0, 48a000 <ferror@plt+0x86070>
  4490f0:	ldr	x3, [x23, #2416]
  4490f4:	add	x0, x0, #0xd08
  4490f8:	mov	x2, #0x17                  	// #23
  4490fc:	mov	x1, #0x1                   	// #1
  449100:	bl	403c80 <fwrite@plt>
  449104:	ldr	w0, [sp, #140]
  449108:	cbz	w0, 44914c <ferror@plt+0x451bc>
  44910c:	ldr	w0, [sp, #140]
  449110:	adrp	x20, 44e000 <ferror@plt+0x4a070>
  449114:	ldr	x19, [sp, #144]
  449118:	stp	x21, x22, [sp, #32]
  44911c:	sub	w21, w0, #0x1
  449120:	add	x0, x19, #0x10
  449124:	add	x20, x20, #0x388
  449128:	add	x22, x23, #0x970
  44912c:	add	x21, x0, w21, uxtw #4
  449130:	ldr	x0, [x22]
  449134:	mov	x1, x20
  449138:	ldr	x2, [x19], #16
  44913c:	bl	403f40 <fprintf@plt>
  449140:	cmp	x19, x21
  449144:	b.ne	449130 <ferror@plt+0x451a0>  // b.any
  449148:	ldp	x21, x22, [sp, #32]
  44914c:	mov	x2, #0xa                   	// #10
  449150:	ldr	x3, [x23, #2416]
  449154:	mov	x1, #0x1                   	// #1
  449158:	mov	w25, #0x0                   	// #0
  44915c:	adrp	x0, 48a000 <ferror@plt+0x86070>
  449160:	add	x0, x0, #0xd20
  449164:	bl	403c80 <fwrite@plt>
  449168:	mov	w0, w25
  44916c:	ldp	x19, x20, [sp, #16]
  449170:	ldp	x23, x24, [sp, #48]
  449174:	ldp	x25, x26, [sp, #64]
  449178:	ldp	x29, x30, [sp], #160
  44917c:	ret
  449180:	mov	w0, w25
  449184:	ldp	x19, x20, [sp, #16]
  449188:	ldp	x21, x22, [sp, #32]
  44918c:	ldp	x23, x24, [sp, #48]
  449190:	ldp	x25, x26, [sp, #64]
  449194:	ldp	x27, x28, [sp, #80]
  449198:	ldp	x29, x30, [sp], #160
  44919c:	ret
  4491a0:	mov	w25, #0x0                   	// #0
  4491a4:	ldp	x19, x20, [sp, #16]
  4491a8:	b	448fd8 <ferror@plt+0x45048>
  4491ac:	mov	w25, #0x0                   	// #0
  4491b0:	mov	w0, w25
  4491b4:	ldp	x25, x26, [sp, #64]
  4491b8:	ldp	x29, x30, [sp], #160
  4491bc:	ret
  4491c0:	mov	w25, #0x0                   	// #0
  4491c4:	ldp	x19, x20, [sp, #16]
  4491c8:	ldp	x21, x22, [sp, #32]
  4491cc:	ldp	x23, x24, [sp, #48]
  4491d0:	ldp	x27, x28, [sp, #80]
  4491d4:	b	448fd8 <ferror@plt+0x45048>
  4491d8:	mov	w1, #0x0                   	// #0
  4491dc:	mov	w0, #0x0                   	// #0
  4491e0:	b	448f20 <ferror@plt+0x44f90>
  4491e4:	nop
  4491e8:	stp	x29, x30, [sp, #-160]!
  4491ec:	cmp	x2, #0x1
  4491f0:	mov	x29, sp
  4491f4:	str	x1, [sp, #104]
  4491f8:	str	x2, [sp, #136]
  4491fc:	b.ls	44930c <ferror@plt+0x4537c>  // b.plast
  449200:	stp	x21, x22, [sp, #32]
  449204:	mov	x21, x0
  449208:	ldr	x22, [x0]
  44920c:	stp	x19, x20, [sp, #16]
  449210:	lsr	x20, x2, #1
  449214:	stp	x27, x28, [sp, #80]
  449218:	sub	x19, x2, x20
  44921c:	mov	x2, x20
  449220:	mul	x27, x22, x20
  449224:	stp	x23, x24, [sp, #48]
  449228:	add	x23, x1, x27
  44922c:	stp	x25, x26, [sp, #64]
  449230:	ldp	x24, x25, [x0, #16]
  449234:	ldr	x28, [x0, #32]
  449238:	bl	4491e8 <ferror@plt+0x45258>
  44923c:	mov	x0, x21
  449240:	mov	x2, x19
  449244:	mov	x1, x23
  449248:	bl	4491e8 <ferror@plt+0x45258>
  44924c:	ldr	x0, [x21, #8]
  449250:	cmp	x0, #0x2
  449254:	b.eq	4493bc <ferror@plt+0x4542c>  // b.none
  449258:	b.hi	4492a8 <ferror@plt+0x45318>  // b.pmore
  44925c:	cbz	x0, 449314 <ferror@plt+0x45384>
  449260:	ldr	x26, [sp, #104]
  449264:	cbz	x19, 449294 <ferror@plt+0x45304>
  449268:	mov	x2, x25
  44926c:	mov	x1, x23
  449270:	mov	x0, x26
  449274:	blr	x24
  449278:	cmp	w0, #0x0
  44927c:	b.le	449508 <ferror@plt+0x45578>
  449280:	ldr	x0, [x23], #8
  449284:	str	x0, [x28], #8
  449288:	subs	x19, x19, #0x1
  44928c:	b.ne	449268 <ferror@plt+0x452d8>  // b.any
  449290:	mul	x27, x22, x20
  449294:	mov	x2, x27
  449298:	mov	x1, x26
  44929c:	mov	x0, x28
  4492a0:	bl	403460 <memcpy@plt>
  4492a4:	b	449478 <ferror@plt+0x454e8>
  4492a8:	cmp	x0, #0x3
  4492ac:	ldr	x26, [sp, #104]
  4492b0:	b.ne	449370 <ferror@plt+0x453e0>  // b.any
  4492b4:	cbz	x19, 449294 <ferror@plt+0x45304>
  4492b8:	ldr	x1, [x23]
  4492bc:	mov	x2, x25
  4492c0:	ldr	x0, [x26]
  4492c4:	blr	x24
  4492c8:	cmp	w0, #0x0
  4492cc:	b.le	4492f8 <ferror@plt+0x45368>
  4492d0:	ldr	x0, [x23], #8
  4492d4:	str	x0, [x28], #8
  4492d8:	subs	x19, x19, #0x1
  4492dc:	b.eq	449290 <ferror@plt+0x45300>  // b.none
  4492e0:	ldr	x1, [x23]
  4492e4:	mov	x2, x25
  4492e8:	ldr	x0, [x26]
  4492ec:	blr	x24
  4492f0:	cmp	w0, #0x0
  4492f4:	b.gt	4492d0 <ferror@plt+0x45340>
  4492f8:	ldr	x0, [x26], #8
  4492fc:	str	x0, [x28], #8
  449300:	subs	x20, x20, #0x1
  449304:	b.ne	4492b8 <ferror@plt+0x45328>  // b.any
  449308:	b	449478 <ferror@plt+0x454e8>
  44930c:	ldp	x29, x30, [sp], #160
  449310:	ret
  449314:	ldr	x26, [sp, #104]
  449318:	cbz	x19, 449294 <ferror@plt+0x45304>
  44931c:	mov	x2, x25
  449320:	mov	x1, x23
  449324:	mov	x0, x26
  449328:	blr	x24
  44932c:	cmp	w0, #0x0
  449330:	b.le	44935c <ferror@plt+0x453cc>
  449334:	ldr	w0, [x23], #4
  449338:	subs	x19, x19, #0x1
  44933c:	str	w0, [x28], #4
  449340:	b.eq	449290 <ferror@plt+0x45300>  // b.none
  449344:	mov	x2, x25
  449348:	mov	x1, x23
  44934c:	mov	x0, x26
  449350:	blr	x24
  449354:	cmp	w0, #0x0
  449358:	b.gt	449334 <ferror@plt+0x453a4>
  44935c:	ldr	w0, [x26], #4
  449360:	subs	x20, x20, #0x1
  449364:	str	w0, [x28], #4
  449368:	b.ne	44931c <ferror@plt+0x4538c>  // b.any
  44936c:	b	449478 <ferror@plt+0x454e8>
  449370:	cbz	x19, 449294 <ferror@plt+0x45304>
  449374:	nop
  449378:	mov	x2, x25
  44937c:	mov	x1, x23
  449380:	mov	x0, x26
  449384:	blr	x24
  449388:	mov	w4, w0
  44938c:	mov	x1, x23
  449390:	mov	x2, x22
  449394:	mov	x0, x28
  449398:	cmp	w4, #0x0
  44939c:	add	x27, x28, x22
  4493a0:	b.le	4494ec <ferror@plt+0x4555c>
  4493a4:	bl	403460 <memcpy@plt>
  4493a8:	add	x23, x23, x22
  4493ac:	subs	x19, x19, #0x1
  4493b0:	b.eq	4494e4 <ferror@plt+0x45554>  // b.none
  4493b4:	mov	x28, x27
  4493b8:	b	449378 <ferror@plt+0x453e8>
  4493bc:	mov	x7, x28
  4493c0:	ldr	x26, [sp, #104]
  4493c4:	cbz	x19, 449294 <ferror@plt+0x45304>
  4493c8:	sub	x0, x22, #0x1
  4493cc:	str	x0, [sp, #144]
  4493d0:	lsr	x0, x0, #3
  4493d4:	str	x0, [sp, #128]
  4493d8:	add	x0, x0, #0x1
  4493dc:	str	x0, [sp, #152]
  4493e0:	lsr	x8, x0, #1
  4493e4:	lsl	x27, x8, #4
  4493e8:	stp	x7, x7, [sp, #112]
  4493ec:	mov	x2, x25
  4493f0:	mov	x1, x23
  4493f4:	mov	x0, x26
  4493f8:	blr	x24
  4493fc:	ldp	x4, x7, [sp, #112]
  449400:	cmp	w0, #0x0
  449404:	add	x7, x7, x22
  449408:	mov	x28, x7
  44940c:	b.le	44951c <ferror@plt+0x4558c>
  449410:	mov	x1, x23
  449414:	sub	x19, x19, #0x1
  449418:	add	x23, x23, x22
  44941c:	cmp	x7, x4
  449420:	b.ls	449468 <ferror@plt+0x454d8>  // b.plast
  449424:	ldr	x2, [sp, #144]
  449428:	add	x0, x1, #0xf
  44942c:	sub	x0, x0, x4
  449430:	cmp	x2, #0x4f
  449434:	ccmp	x0, #0x1e, #0x0, hi  // hi = pmore
  449438:	mov	x0, #0x0                   	// #0
  44943c:	b.ls	4494a8 <ferror@plt+0x45518>  // b.plast
  449440:	ldr	q0, [x1, x0]
  449444:	str	q0, [x4, x0]
  449448:	add	x0, x0, #0x10
  44944c:	cmp	x0, x27
  449450:	b.ne	449440 <ferror@plt+0x454b0>  // b.any
  449454:	ldr	x2, [sp, #152]
  449458:	and	x0, x2, #0xfffffffffffffffe
  44945c:	tbz	w2, #0, 449468 <ferror@plt+0x454d8>
  449460:	ldr	x1, [x1, x0, lsl #3]
  449464:	str	x1, [x4, x0, lsl #3]
  449468:	cmp	x20, #0x0
  44946c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  449470:	b.ne	4493e8 <ferror@plt+0x45458>  // b.any
  449474:	cbnz	x20, 449290 <ferror@plt+0x45300>
  449478:	ldr	x0, [sp, #136]
  44947c:	ldr	x1, [x21, #32]
  449480:	sub	x2, x0, x19
  449484:	ldp	x19, x20, [sp, #16]
  449488:	mul	x2, x2, x22
  44948c:	ldp	x21, x22, [sp, #32]
  449490:	ldp	x23, x24, [sp, #48]
  449494:	ldp	x25, x26, [sp, #64]
  449498:	ldp	x27, x28, [sp, #80]
  44949c:	ldr	x0, [sp, #104]
  4494a0:	ldp	x29, x30, [sp], #160
  4494a4:	b	403460 <memcpy@plt>
  4494a8:	ldr	x2, [x1, x0, lsl #3]
  4494ac:	str	x2, [x4, x0, lsl #3]
  4494b0:	ldr	x3, [sp, #128]
  4494b4:	mov	x2, x0
  4494b8:	add	x0, x0, #0x1
  4494bc:	cmp	x3, x2
  4494c0:	b.eq	449468 <ferror@plt+0x454d8>  // b.none
  4494c4:	ldr	x2, [x1, x0, lsl #3]
  4494c8:	str	x2, [x4, x0, lsl #3]
  4494cc:	ldr	x3, [sp, #128]
  4494d0:	mov	x2, x0
  4494d4:	add	x0, x0, #0x1
  4494d8:	cmp	x3, x2
  4494dc:	b.ne	4494a8 <ferror@plt+0x45518>  // b.any
  4494e0:	b	449468 <ferror@plt+0x454d8>
  4494e4:	mov	x28, x27
  4494e8:	b	449290 <ferror@plt+0x45300>
  4494ec:	mov	x1, x26
  4494f0:	bl	403460 <memcpy@plt>
  4494f4:	add	x26, x26, x22
  4494f8:	subs	x20, x20, #0x1
  4494fc:	b.eq	449478 <ferror@plt+0x454e8>  // b.none
  449500:	mov	x28, x27
  449504:	b	449378 <ferror@plt+0x453e8>
  449508:	ldr	x0, [x26], #8
  44950c:	str	x0, [x28], #8
  449510:	subs	x20, x20, #0x1
  449514:	b.ne	449268 <ferror@plt+0x452d8>  // b.any
  449518:	b	449478 <ferror@plt+0x454e8>
  44951c:	mov	x1, x26
  449520:	sub	x20, x20, #0x1
  449524:	add	x26, x26, x22
  449528:	b	44941c <ferror@plt+0x4548c>
  44952c:	nop
  449530:	stp	x29, x30, [sp, #-352]!
  449534:	cmp	x2, #0x20
  449538:	mov	x29, sp
  44953c:	stp	x21, x22, [sp, #32]
  449540:	mov	x21, x1
  449544:	add	x1, x2, x1, lsl #4
  449548:	stp	x27, x28, [sp, #80]
  44954c:	mov	x27, x2
  449550:	mul	x2, x21, x2
  449554:	stp	x19, x20, [sp, #16]
  449558:	mov	x20, x0
  44955c:	csel	x0, x1, x2, hi  // hi = pmore
  449560:	stp	x23, x24, [sp, #48]
  449564:	cmp	x0, #0x3ff
  449568:	mov	x23, x3
  44956c:	stp	x25, x26, [sp, #64]
  449570:	mov	x24, x4
  449574:	b.hi	449940 <ferror@plt+0x459b0>  // b.pmore
  449578:	add	x0, x0, #0xf
  44957c:	str	xzr, [x29, #264]
  449580:	and	x0, x0, #0xfffffffffffffff0
  449584:	sub	sp, sp, x0
  449588:	mov	x22, sp
  44958c:	str	x22, [x29, #336]
  449590:	mov	x0, #0x4                   	// #4
  449594:	stp	x27, x0, [x29, #304]
  449598:	cmp	x27, #0x20
  44959c:	stp	x23, x24, [x29, #320]
  4495a0:	b.ls	4498cc <ferror@plt+0x4593c>  // b.plast
  4495a4:	lsl	x2, x21, #3
  4495a8:	add	x19, x22, x2
  4495ac:	add	x25, x19, x2
  4495b0:	cmp	x19, x25
  4495b4:	b.cs	449a80 <ferror@plt+0x45af0>  // b.hs, b.nlast
  4495b8:	mov	x1, x19
  4495bc:	mov	x0, x20
  4495c0:	str	x0, [x1], #8
  4495c4:	add	x0, x0, x27
  4495c8:	cmp	x25, x1
  4495cc:	b.hi	4495c0 <ferror@plt+0x45630>  // b.pmore
  4495d0:	ldp	x23, x24, [x29, #320]
  4495d4:	ldr	x22, [x29, #336]
  4495d8:	add	x0, x22, x2
  4495dc:	str	x0, [x29, #288]
  4495e0:	adrp	x0, 48a000 <ferror@plt+0x86070>
  4495e4:	cmp	x21, #0x1
  4495e8:	ldr	q0, [x0, #3568]
  4495ec:	str	q0, [x29, #304]
  4495f0:	b.ls	449954 <ferror@plt+0x459c4>  // b.plast
  4495f4:	lsr	x0, x21, #1
  4495f8:	str	x0, [x29, #280]
  4495fc:	sub	x1, x21, x0
  449600:	str	x1, [x29, #296]
  449604:	ldr	x1, [x29, #288]
  449608:	cmp	x0, #0x1
  44960c:	lsl	x0, x0, #3
  449610:	str	x0, [x29, #200]
  449614:	add	x26, x1, x0
  449618:	b.eq	4499e4 <ferror@plt+0x45a54>  // b.none
  44961c:	ldr	x1, [x29, #280]
  449620:	lsr	x0, x21, #2
  449624:	cmp	x0, #0x1
  449628:	str	x0, [x29, #256]
  44962c:	sub	x1, x1, x0
  449630:	str	x1, [x29, #272]
  449634:	ldr	x1, [x29, #288]
  449638:	lsl	x0, x0, #3
  44963c:	str	x0, [x29, #168]
  449640:	add	x28, x1, x0
  449644:	b.eq	449b18 <ferror@plt+0x45b88>  // b.none
  449648:	ldr	x1, [x29, #256]
  44964c:	lsr	x0, x21, #3
  449650:	cmp	x0, #0x1
  449654:	str	x0, [x29, #232]
  449658:	sub	x1, x1, x0
  44965c:	str	x1, [x29, #248]
  449660:	ldr	x1, [x29, #288]
  449664:	lsl	x0, x0, #3
  449668:	str	x0, [x29, #136]
  44966c:	add	x0, x1, x0
  449670:	str	x0, [x29, #216]
  449674:	b.eq	44a150 <ferror@plt+0x461c0>  // b.none
  449678:	ldr	x1, [x29, #232]
  44967c:	lsr	x0, x21, #4
  449680:	cmp	x0, #0x1
  449684:	str	x0, [x29, #208]
  449688:	sub	x1, x1, x0
  44968c:	str	x1, [x29, #224]
  449690:	ldr	x1, [x29, #288]
  449694:	lsl	x0, x0, #3
  449698:	str	x0, [x29, #120]
  44969c:	add	x0, x1, x0
  4496a0:	str	x0, [x29, #176]
  4496a4:	b.eq	449dd4 <ferror@plt+0x45e44>  // b.none
  4496a8:	ldr	x1, [x29, #208]
  4496ac:	lsr	x0, x21, #5
  4496b0:	cmp	x0, #0x1
  4496b4:	sub	x1, x1, x0
  4496b8:	stp	x0, x1, [x29, #184]
  4496bc:	lsl	x0, x0, #3
  4496c0:	ldr	x1, [x29, #288]
  4496c4:	str	x0, [x29, #128]
  4496c8:	add	x0, x1, x0
  4496cc:	str	x0, [x29, #160]
  4496d0:	b.eq	44a6ac <ferror@plt+0x4671c>  // b.none
  4496d4:	ldr	x2, [x29, #184]
  4496d8:	lsr	x0, x21, #6
  4496dc:	add	x1, x29, #0x130
  4496e0:	str	x1, [x29, #240]
  4496e4:	sub	x2, x2, x0
  4496e8:	lsl	x7, x0, #3
  4496ec:	stp	x0, x2, [x29, #144]
  4496f0:	mov	x2, x0
  4496f4:	mov	x0, x1
  4496f8:	ldr	x1, [x29, #288]
  4496fc:	str	x7, [x29, #104]
  449700:	add	x6, x1, x7
  449704:	str	x6, [x29, #112]
  449708:	bl	4491e8 <ferror@plt+0x45258>
  44970c:	ldr	x6, [x29, #112]
  449710:	ldr	x2, [x29, #152]
  449714:	mov	x1, x6
  449718:	ldr	x0, [x29, #240]
  44971c:	bl	4491e8 <ferror@plt+0x45258>
  449720:	ldr	x0, [x29, #312]
  449724:	ldp	x7, x6, [x29, #104]
  449728:	cmp	x0, #0x2
  44972c:	b.eq	44ab10 <ferror@plt+0x46b80>  // b.none
  449730:	b.hi	44a624 <ferror@plt+0x46694>  // b.pmore
  449734:	cbz	x0, 44aa88 <ferror@plt+0x46af8>
  449738:	ldr	x0, [x29, #152]
  44973c:	mov	x3, x22
  449740:	ldr	x4, [x29, #288]
  449744:	cbz	x0, 4497c0 <ferror@plt+0x45830>
  449748:	stp	x20, x19, [x29, #96]
  44974c:	mov	x19, x4
  449750:	mov	x20, x6
  449754:	str	x22, [x29, #112]
  449758:	mov	x22, x23
  44975c:	mov	x23, x24
  449760:	mov	x24, x21
  449764:	mov	x21, x3
  449768:	mov	x2, x23
  44976c:	mov	x1, x20
  449770:	mov	x0, x19
  449774:	blr	x22
  449778:	cmp	w0, #0x0
  44977c:	b.le	44a6e8 <ferror@plt+0x46758>
  449780:	ldr	x0, [x20], #8
  449784:	str	x0, [x21], #8
  449788:	ldr	x0, [x29, #152]
  44978c:	subs	x0, x0, #0x1
  449790:	str	x0, [x29, #152]
  449794:	b.ne	449768 <ferror@plt+0x457d8>  // b.any
  449798:	mov	x4, x19
  44979c:	mov	x3, x21
  4497a0:	ldr	x19, [x29, #104]
  4497a4:	mov	x21, x24
  4497a8:	ldr	x0, [x29, #144]
  4497ac:	mov	x24, x23
  4497b0:	mov	x23, x22
  4497b4:	ldr	x20, [x29, #96]
  4497b8:	lsl	x7, x0, #3
  4497bc:	ldr	x22, [x29, #112]
  4497c0:	mov	x2, x7
  4497c4:	mov	x1, x4
  4497c8:	mov	x0, x3
  4497cc:	bl	403460 <memcpy@plt>
  4497d0:	ldr	x2, [x29, #152]
  4497d4:	ldr	x0, [x29, #184]
  4497d8:	ldr	x1, [x29, #336]
  4497dc:	sub	x2, x0, x2
  4497e0:	ldr	x0, [x29, #288]
  4497e4:	lsl	x2, x2, #3
  4497e8:	bl	403460 <memcpy@plt>
  4497ec:	ldr	x1, [x29, #160]
  4497f0:	ldr	x2, [x29, #192]
  4497f4:	ldr	x0, [x29, #240]
  4497f8:	bl	4491e8 <ferror@plt+0x45258>
  4497fc:	ldr	x0, [x29, #312]
  449800:	cmp	x0, #0x2
  449804:	b.eq	44a974 <ferror@plt+0x469e4>  // b.none
  449808:	b.hi	44a35c <ferror@plt+0x463cc>  // b.pmore
  44980c:	cbz	x0, 44aa08 <ferror@plt+0x46a78>
  449810:	ldr	x0, [x29, #192]
  449814:	mov	x3, x22
  449818:	ldr	x4, [x29, #288]
  44981c:	cbz	x0, 44ab08 <ferror@plt+0x46b78>
  449820:	stp	x19, x22, [x29, #144]
  449824:	mov	x22, x23
  449828:	mov	x23, x24
  44982c:	mov	x24, x21
  449830:	mov	x21, x4
  449834:	ldr	x19, [x29, #160]
  449838:	str	x20, [x29, #160]
  44983c:	mov	x20, x3
  449840:	mov	x2, x23
  449844:	mov	x1, x19
  449848:	mov	x0, x21
  44984c:	blr	x22
  449850:	cmp	w0, #0x0
  449854:	b.le	44a400 <ferror@plt+0x46470>
  449858:	ldr	x0, [x19], #8
  44985c:	str	x0, [x20], #8
  449860:	ldr	x0, [x29, #192]
  449864:	subs	x0, x0, #0x1
  449868:	str	x0, [x29, #192]
  44986c:	b.ne	449840 <ferror@plt+0x458b0>  // b.any
  449870:	mov	x3, x20
  449874:	mov	x4, x21
  449878:	ldr	x19, [x29, #144]
  44987c:	ldr	x20, [x29, #160]
  449880:	mov	x21, x24
  449884:	mov	x24, x23
  449888:	mov	x23, x22
  44988c:	ldr	x0, [x29, #184]
  449890:	ldr	x22, [x29, #152]
  449894:	lsl	x0, x0, #3
  449898:	str	x0, [x29, #128]
  44989c:	mov	x2, x0
  4498a0:	mov	x1, x4
  4498a4:	mov	x0, x3
  4498a8:	bl	403460 <memcpy@plt>
  4498ac:	ldr	x2, [x29, #192]
  4498b0:	ldr	x0, [x29, #208]
  4498b4:	ldr	x1, [x29, #336]
  4498b8:	sub	x2, x0, x2
  4498bc:	ldr	x0, [x29, #288]
  4498c0:	lsl	x2, x2, #3
  4498c4:	bl	403460 <memcpy@plt>
  4498c8:	b	449ddc <ferror@plt+0x45e4c>
  4498cc:	tst	x27, #0x3
  4498d0:	b.eq	44990c <ferror@plt+0x4597c>  // b.none
  4498d4:	mov	x2, x21
  4498d8:	mov	x1, x20
  4498dc:	add	x0, x29, #0x130
  4498e0:	bl	4491e8 <ferror@plt+0x45258>
  4498e4:	ldr	x0, [x29, #264]
  4498e8:	bl	417d40 <ferror@plt+0x13db0>
  4498ec:	mov	sp, x29
  4498f0:	ldp	x19, x20, [sp, #16]
  4498f4:	ldp	x21, x22, [sp, #32]
  4498f8:	ldp	x23, x24, [sp, #48]
  4498fc:	ldp	x25, x26, [sp, #64]
  449900:	ldp	x27, x28, [sp, #80]
  449904:	ldp	x29, x30, [sp], #352
  449908:	ret
  44990c:	tst	x20, #0x3
  449910:	b.ne	4498d4 <ferror@plt+0x45944>  // b.any
  449914:	cmp	x27, #0x4
  449918:	b.eq	44a148 <ferror@plt+0x461b8>  // b.none
  44991c:	cmp	x27, #0x8
  449920:	b.eq	44a3ec <ferror@plt+0x4645c>  // b.none
  449924:	tst	x27, #0x7
  449928:	b.ne	4498d4 <ferror@plt+0x45944>  // b.any
  44992c:	tst	x20, #0x7
  449930:	b.ne	4498d4 <ferror@plt+0x45944>  // b.any
  449934:	mov	x0, #0x2                   	// #2
  449938:	str	x0, [x29, #312]
  44993c:	b	4498d4 <ferror@plt+0x45944>
  449940:	bl	417c00 <ferror@plt+0x13c70>
  449944:	mov	x22, x0
  449948:	str	x0, [x29, #264]
  44994c:	str	x0, [x29, #336]
  449950:	b	449590 <ferror@plt+0x45600>
  449954:	cbz	x21, 4498e4 <ferror@plt+0x45954>
  449958:	mov	x26, x20
  44995c:	mov	x24, #0x0                   	// #0
  449960:	b	449974 <ferror@plt+0x459e4>
  449964:	add	x24, x24, #0x1
  449968:	add	x26, x26, x27
  44996c:	cmp	x21, x24
  449970:	b.ls	4498e4 <ferror@plt+0x45954>  // b.plast
  449974:	ldr	x22, [x19, x24, lsl #3]
  449978:	cmp	x22, x26
  44997c:	b.eq	449964 <ferror@plt+0x459d4>  // b.none
  449980:	mov	x2, x27
  449984:	mov	x1, x26
  449988:	mov	x0, x25
  44998c:	bl	403460 <memcpy@plt>
  449990:	mov	x23, x24
  449994:	mov	x0, x26
  449998:	b	4499a0 <ferror@plt+0x45a10>
  44999c:	mov	x22, x1
  4499a0:	sub	x3, x22, x20
  4499a4:	mov	x4, x23
  4499a8:	mov	x2, x27
  4499ac:	mov	x1, x22
  4499b0:	udiv	x23, x3, x27
  4499b4:	str	x0, [x19, x4, lsl #3]
  4499b8:	bl	403460 <memcpy@plt>
  4499bc:	mov	x0, x22
  4499c0:	ldr	x1, [x19, x23, lsl #3]
  4499c4:	add	x2, x19, x23, lsl #3
  4499c8:	cmp	x1, x26
  4499cc:	b.ne	44999c <ferror@plt+0x45a0c>  // b.any
  4499d0:	str	x22, [x2]
  4499d4:	mov	x1, x25
  4499d8:	mov	x2, x27
  4499dc:	bl	403460 <memcpy@plt>
  4499e0:	b	449964 <ferror@plt+0x459d4>
  4499e4:	add	x0, x29, #0x130
  4499e8:	str	x0, [x29, #240]
  4499ec:	ldr	x0, [x29, #240]
  4499f0:	mov	x1, x26
  4499f4:	ldr	x2, [x29, #296]
  4499f8:	bl	4491e8 <ferror@plt+0x45258>
  4499fc:	ldr	x0, [x29, #312]
  449a00:	cmp	x0, #0x2
  449a04:	b.eq	449d68 <ferror@plt+0x45dd8>  // b.none
  449a08:	b.hi	449a88 <ferror@plt+0x45af8>  // b.pmore
  449a0c:	cbz	x0, 449cfc <ferror@plt+0x45d6c>
  449a10:	ldp	x28, x0, [x29, #288]
  449a14:	cbz	x0, 449a54 <ferror@plt+0x45ac4>
  449a18:	mov	x2, x24
  449a1c:	mov	x1, x26
  449a20:	mov	x0, x28
  449a24:	blr	x23
  449a28:	cmp	w0, #0x0
  449a2c:	b.le	449afc <ferror@plt+0x45b6c>
  449a30:	ldr	x0, [x26], #8
  449a34:	str	x0, [x22], #8
  449a38:	ldr	x0, [x29, #296]
  449a3c:	subs	x0, x0, #0x1
  449a40:	str	x0, [x29, #296]
  449a44:	b.ne	449a18 <ferror@plt+0x45a88>  // b.any
  449a48:	ldr	x0, [x29, #280]
  449a4c:	lsl	x0, x0, #3
  449a50:	str	x0, [x29, #200]
  449a54:	ldr	x2, [x29, #200]
  449a58:	mov	x1, x28
  449a5c:	mov	x0, x22
  449a60:	bl	403460 <memcpy@plt>
  449a64:	ldr	x0, [x29, #296]
  449a68:	ldr	x1, [x29, #336]
  449a6c:	sub	x2, x21, x0
  449a70:	ldr	x0, [x29, #288]
  449a74:	lsl	x2, x2, #3
  449a78:	bl	403460 <memcpy@plt>
  449a7c:	b	449958 <ferror@plt+0x459c8>
  449a80:	str	x19, [x29, #288]
  449a84:	b	4495e0 <ferror@plt+0x45650>
  449a88:	cmp	x0, #0x3
  449a8c:	ldp	x28, x0, [x29, #288]
  449a90:	b.ne	449c8c <ferror@plt+0x45cfc>  // b.any
  449a94:	cbz	x0, 449a54 <ferror@plt+0x45ac4>
  449a98:	ldr	x1, [x26]
  449a9c:	mov	x2, x24
  449aa0:	ldr	x0, [x28]
  449aa4:	blr	x23
  449aa8:	cmp	w0, #0x0
  449aac:	b.le	449ae0 <ferror@plt+0x45b50>
  449ab0:	ldr	x0, [x26], #8
  449ab4:	str	x0, [x22], #8
  449ab8:	ldr	x0, [x29, #296]
  449abc:	subs	x0, x0, #0x1
  449ac0:	str	x0, [x29, #296]
  449ac4:	b.eq	449a48 <ferror@plt+0x45ab8>  // b.none
  449ac8:	ldr	x1, [x26]
  449acc:	mov	x2, x24
  449ad0:	ldr	x0, [x28]
  449ad4:	blr	x23
  449ad8:	cmp	w0, #0x0
  449adc:	b.gt	449ab0 <ferror@plt+0x45b20>
  449ae0:	ldr	x0, [x28], #8
  449ae4:	str	x0, [x22], #8
  449ae8:	ldr	x0, [x29, #280]
  449aec:	subs	x0, x0, #0x1
  449af0:	str	x0, [x29, #280]
  449af4:	b.ne	449a98 <ferror@plt+0x45b08>  // b.any
  449af8:	b	449a64 <ferror@plt+0x45ad4>
  449afc:	ldr	x0, [x28], #8
  449b00:	str	x0, [x22], #8
  449b04:	ldr	x0, [x29, #280]
  449b08:	subs	x0, x0, #0x1
  449b0c:	str	x0, [x29, #280]
  449b10:	b.ne	449a18 <ferror@plt+0x45a88>  // b.any
  449b14:	b	449a64 <ferror@plt+0x45ad4>
  449b18:	add	x0, x29, #0x130
  449b1c:	str	x0, [x29, #240]
  449b20:	ldr	x0, [x29, #240]
  449b24:	mov	x1, x28
  449b28:	ldr	x2, [x29, #272]
  449b2c:	bl	4491e8 <ferror@plt+0x45258>
  449b30:	ldr	x0, [x29, #312]
  449b34:	cmp	x0, #0x2
  449b38:	b.eq	44a1bc <ferror@plt+0x4622c>  // b.none
  449b3c:	b.hi	449bf4 <ferror@plt+0x45c64>  // b.pmore
  449b40:	cbz	x0, 44a2cc <ferror@plt+0x4633c>
  449b44:	ldr	x0, [x29, #272]
  449b48:	mov	x3, x22
  449b4c:	ldr	x4, [x29, #288]
  449b50:	cbz	x0, 449bc8 <ferror@plt+0x45c38>
  449b54:	str	x20, [x29, #232]
  449b58:	mov	x20, x23
  449b5c:	mov	x23, x21
  449b60:	mov	x21, x24
  449b64:	mov	x24, x4
  449b68:	str	x19, [x29, #248]
  449b6c:	mov	x19, x22
  449b70:	mov	x2, x21
  449b74:	mov	x1, x28
  449b78:	mov	x0, x24
  449b7c:	blr	x20
  449b80:	cmp	w0, #0x0
  449b84:	b.le	449f98 <ferror@plt+0x46008>
  449b88:	ldr	x0, [x28], #8
  449b8c:	str	x0, [x19], #8
  449b90:	ldr	x0, [x29, #272]
  449b94:	subs	x0, x0, #0x1
  449b98:	str	x0, [x29, #272]
  449b9c:	b.ne	449b70 <ferror@plt+0x45be0>  // b.any
  449ba0:	mov	x3, x19
  449ba4:	ldr	x19, [x29, #248]
  449ba8:	mov	x4, x24
  449bac:	mov	x24, x21
  449bb0:	mov	x21, x23
  449bb4:	mov	x23, x20
  449bb8:	ldr	x20, [x29, #232]
  449bbc:	ldr	x0, [x29, #256]
  449bc0:	lsl	x0, x0, #3
  449bc4:	str	x0, [x29, #168]
  449bc8:	ldr	x2, [x29, #168]
  449bcc:	mov	x1, x4
  449bd0:	mov	x0, x3
  449bd4:	bl	403460 <memcpy@plt>
  449bd8:	ldp	x2, x0, [x29, #272]
  449bdc:	ldr	x1, [x29, #336]
  449be0:	sub	x2, x0, x2
  449be4:	ldr	x0, [x29, #288]
  449be8:	lsl	x2, x2, #3
  449bec:	bl	403460 <memcpy@plt>
  449bf0:	b	4499ec <ferror@plt+0x45a5c>
  449bf4:	cmp	x0, #0x3
  449bf8:	mov	x3, x22
  449bfc:	ldr	x0, [x29, #272]
  449c00:	ldr	x4, [x29, #288]
  449c04:	b.ne	44a24c <ferror@plt+0x462bc>  // b.any
  449c08:	cbz	x0, 449bc8 <ferror@plt+0x45c38>
  449c0c:	str	x20, [x29, #232]
  449c10:	mov	x20, x23
  449c14:	mov	x23, x21
  449c18:	mov	x21, x24
  449c1c:	mov	x24, x4
  449c20:	str	x19, [x29, #248]
  449c24:	mov	x19, x22
  449c28:	ldr	x0, [x24]
  449c2c:	mov	x2, x21
  449c30:	ldr	x1, [x28]
  449c34:	blr	x20
  449c38:	cmp	w0, #0x0
  449c3c:	b.le	449c70 <ferror@plt+0x45ce0>
  449c40:	ldr	x0, [x28], #8
  449c44:	str	x0, [x19], #8
  449c48:	ldr	x0, [x29, #272]
  449c4c:	subs	x0, x0, #0x1
  449c50:	str	x0, [x29, #272]
  449c54:	b.eq	449ba0 <ferror@plt+0x45c10>  // b.none
  449c58:	ldr	x0, [x24]
  449c5c:	mov	x2, x21
  449c60:	ldr	x1, [x28]
  449c64:	blr	x20
  449c68:	cmp	w0, #0x0
  449c6c:	b.gt	449c40 <ferror@plt+0x45cb0>
  449c70:	ldr	x0, [x24], #8
  449c74:	str	x0, [x19], #8
  449c78:	ldr	x0, [x29, #256]
  449c7c:	subs	x0, x0, #0x1
  449c80:	str	x0, [x29, #256]
  449c84:	b.ne	449c28 <ferror@plt+0x45c98>  // b.any
  449c88:	b	449fb0 <ferror@plt+0x46020>
  449c8c:	cbz	x0, 449a54 <ferror@plt+0x45ac4>
  449c90:	mov	x2, x24
  449c94:	mov	x1, x26
  449c98:	mov	x0, x28
  449c9c:	add	x22, x22, #0x8
  449ca0:	blr	x23
  449ca4:	cmp	w0, #0x0
  449ca8:	b.le	449ce0 <ferror@plt+0x45d50>
  449cac:	ldr	x0, [x26], #8
  449cb0:	stur	x0, [x22, #-8]
  449cb4:	ldr	x0, [x29, #296]
  449cb8:	subs	x0, x0, #0x1
  449cbc:	str	x0, [x29, #296]
  449cc0:	b.eq	449a48 <ferror@plt+0x45ab8>  // b.none
  449cc4:	mov	x2, x24
  449cc8:	mov	x1, x26
  449ccc:	mov	x0, x28
  449cd0:	add	x22, x22, #0x8
  449cd4:	blr	x23
  449cd8:	cmp	w0, #0x0
  449cdc:	b.gt	449cac <ferror@plt+0x45d1c>
  449ce0:	ldr	x0, [x28], #8
  449ce4:	stur	x0, [x22, #-8]
  449ce8:	ldr	x0, [x29, #280]
  449cec:	subs	x0, x0, #0x1
  449cf0:	str	x0, [x29, #280]
  449cf4:	b.ne	449c90 <ferror@plt+0x45d00>  // b.any
  449cf8:	b	449a64 <ferror@plt+0x45ad4>
  449cfc:	ldp	x28, x0, [x29, #288]
  449d00:	cbz	x0, 449a54 <ferror@plt+0x45ac4>
  449d04:	mov	x2, x24
  449d08:	mov	x1, x26
  449d0c:	mov	x0, x28
  449d10:	blr	x23
  449d14:	cmp	w0, #0x0
  449d18:	b.le	449d4c <ferror@plt+0x45dbc>
  449d1c:	ldr	x1, [x29, #296]
  449d20:	ldr	w0, [x26], #4
  449d24:	subs	x1, x1, #0x1
  449d28:	str	w0, [x22], #4
  449d2c:	str	x1, [x29, #296]
  449d30:	b.eq	449a48 <ferror@plt+0x45ab8>  // b.none
  449d34:	mov	x2, x24
  449d38:	mov	x1, x26
  449d3c:	mov	x0, x28
  449d40:	blr	x23
  449d44:	cmp	w0, #0x0
  449d48:	b.gt	449d1c <ferror@plt+0x45d8c>
  449d4c:	ldr	x1, [x29, #280]
  449d50:	ldr	w0, [x28], #4
  449d54:	subs	x1, x1, #0x1
  449d58:	str	w0, [x22], #4
  449d5c:	str	x1, [x29, #280]
  449d60:	b.ne	449d04 <ferror@plt+0x45d74>  // b.any
  449d64:	b	449a64 <ferror@plt+0x45ad4>
  449d68:	ldp	x28, x0, [x29, #288]
  449d6c:	cbz	x0, 449a54 <ferror@plt+0x45ac4>
  449d70:	mov	x1, x26
  449d74:	mov	x2, x24
  449d78:	mov	x0, x28
  449d7c:	blr	x23
  449d80:	mov	x3, x26
  449d84:	mov	x1, x28
  449d88:	add	x22, x22, #0x8
  449d8c:	cmp	w0, #0x0
  449d90:	b.le	449db4 <ferror@plt+0x45e24>
  449d94:	ldr	x0, [x3], #8
  449d98:	stur	x0, [x22, #-8]
  449d9c:	ldr	x0, [x29, #296]
  449da0:	subs	x0, x0, #0x1
  449da4:	str	x0, [x29, #296]
  449da8:	b.eq	449a48 <ferror@plt+0x45ab8>  // b.none
  449dac:	mov	x26, x3
  449db0:	b	449d70 <ferror@plt+0x45de0>
  449db4:	ldr	x0, [x29, #280]
  449db8:	subs	x0, x0, #0x1
  449dbc:	str	x0, [x29, #280]
  449dc0:	ldr	x0, [x1], #8
  449dc4:	stur	x0, [x22, #-8]
  449dc8:	b.eq	449a64 <ferror@plt+0x45ad4>  // b.none
  449dcc:	mov	x28, x1
  449dd0:	b	449d70 <ferror@plt+0x45de0>
  449dd4:	add	x0, x29, #0x130
  449dd8:	str	x0, [x29, #240]
  449ddc:	ldr	x1, [x29, #176]
  449de0:	ldr	x2, [x29, #224]
  449de4:	ldr	x0, [x29, #240]
  449de8:	bl	4491e8 <ferror@plt+0x45258>
  449dec:	ldr	x0, [x29, #312]
  449df0:	cmp	x0, #0x2
  449df4:	b.eq	44a718 <ferror@plt+0x46788>  // b.none
  449df8:	b.hi	44a0c0 <ferror@plt+0x46130>  // b.pmore
  449dfc:	cbz	x0, 44a824 <ferror@plt+0x46894>
  449e00:	ldr	x0, [x29, #224]
  449e04:	mov	x3, x22
  449e08:	ldr	x4, [x29, #288]
  449e0c:	cbz	x0, 449e90 <ferror@plt+0x45f00>
  449e10:	mov	x0, x23
  449e14:	mov	x23, x21
  449e18:	mov	x21, x0
  449e1c:	stp	x19, x22, [x29, #184]
  449e20:	mov	x22, x24
  449e24:	mov	x24, x4
  449e28:	ldr	x19, [x29, #176]
  449e2c:	str	x20, [x29, #176]
  449e30:	mov	x20, x3
  449e34:	mov	x2, x22
  449e38:	mov	x1, x19
  449e3c:	mov	x0, x24
  449e40:	blr	x21
  449e44:	cmp	w0, #0x0
  449e48:	b.le	44a15c <ferror@plt+0x461cc>
  449e4c:	ldr	x0, [x19], #8
  449e50:	str	x0, [x20], #8
  449e54:	ldr	x0, [x29, #224]
  449e58:	subs	x0, x0, #0x1
  449e5c:	str	x0, [x29, #224]
  449e60:	b.ne	449e34 <ferror@plt+0x45ea4>  // b.any
  449e64:	mov	x3, x20
  449e68:	mov	x0, x21
  449e6c:	ldp	x20, x19, [x29, #176]
  449e70:	mov	x4, x24
  449e74:	mov	x24, x22
  449e78:	mov	x21, x23
  449e7c:	ldr	x22, [x29, #192]
  449e80:	mov	x23, x0
  449e84:	ldr	x0, [x29, #208]
  449e88:	lsl	x0, x0, #3
  449e8c:	str	x0, [x29, #120]
  449e90:	ldr	x2, [x29, #120]
  449e94:	mov	x1, x4
  449e98:	mov	x0, x3
  449e9c:	bl	403460 <memcpy@plt>
  449ea0:	ldp	x2, x0, [x29, #224]
  449ea4:	ldr	x1, [x29, #336]
  449ea8:	sub	x2, x0, x2
  449eac:	ldr	x0, [x29, #288]
  449eb0:	lsl	x2, x2, #3
  449eb4:	bl	403460 <memcpy@plt>
  449eb8:	ldp	x0, x2, [x29, #240]
  449ebc:	ldr	x1, [x29, #216]
  449ec0:	bl	4491e8 <ferror@plt+0x45258>
  449ec4:	ldr	x0, [x29, #312]
  449ec8:	cmp	x0, #0x2
  449ecc:	b.eq	44a584 <ferror@plt+0x465f4>  // b.none
  449ed0:	b.hi	449fc8 <ferror@plt+0x46038>  // b.pmore
  449ed4:	cbz	x0, 44a460 <ferror@plt+0x464d0>
  449ed8:	ldr	x0, [x29, #248]
  449edc:	mov	x3, x22
  449ee0:	ldr	x4, [x29, #288]
  449ee4:	cbz	x0, 449f6c <ferror@plt+0x45fdc>
  449ee8:	mov	x0, x23
  449eec:	mov	x23, x21
  449ef0:	mov	x21, x0
  449ef4:	str	x19, [x29, #208]
  449ef8:	str	x22, [x29, #224]
  449efc:	mov	x22, x24
  449f00:	mov	x24, x3
  449f04:	ldr	x19, [x29, #216]
  449f08:	str	x20, [x29, #216]
  449f0c:	mov	x20, x4
  449f10:	mov	x2, x22
  449f14:	mov	x1, x19
  449f18:	mov	x0, x20
  449f1c:	blr	x21
  449f20:	cmp	w0, #0x0
  449f24:	b.le	44a08c <ferror@plt+0x460fc>
  449f28:	ldr	x0, [x19], #8
  449f2c:	str	x0, [x24], #8
  449f30:	ldr	x0, [x29, #248]
  449f34:	subs	x0, x0, #0x1
  449f38:	str	x0, [x29, #248]
  449f3c:	b.ne	449f10 <ferror@plt+0x45f80>  // b.any
  449f40:	mov	x4, x20
  449f44:	mov	x3, x24
  449f48:	ldp	x19, x20, [x29, #208]
  449f4c:	mov	x0, x21
  449f50:	mov	x24, x22
  449f54:	mov	x21, x23
  449f58:	ldr	x22, [x29, #224]
  449f5c:	mov	x23, x0
  449f60:	ldr	x0, [x29, #232]
  449f64:	lsl	x0, x0, #3
  449f68:	str	x0, [x29, #136]
  449f6c:	ldr	x2, [x29, #136]
  449f70:	mov	x1, x4
  449f74:	mov	x0, x3
  449f78:	bl	403460 <memcpy@plt>
  449f7c:	ldp	x2, x0, [x29, #248]
  449f80:	ldr	x1, [x29, #336]
  449f84:	sub	x2, x0, x2
  449f88:	ldr	x0, [x29, #288]
  449f8c:	lsl	x2, x2, #3
  449f90:	bl	403460 <memcpy@plt>
  449f94:	b	449b20 <ferror@plt+0x45b90>
  449f98:	ldr	x0, [x24], #8
  449f9c:	str	x0, [x19], #8
  449fa0:	ldr	x0, [x29, #256]
  449fa4:	subs	x0, x0, #0x1
  449fa8:	str	x0, [x29, #256]
  449fac:	b.ne	449b70 <ferror@plt+0x45be0>  // b.any
  449fb0:	mov	x24, x21
  449fb4:	mov	x21, x23
  449fb8:	mov	x23, x20
  449fbc:	ldr	x20, [x29, #232]
  449fc0:	ldr	x19, [x29, #248]
  449fc4:	b	449bd8 <ferror@plt+0x45c48>
  449fc8:	cmp	x0, #0x3
  449fcc:	mov	x3, x22
  449fd0:	ldr	x0, [x29, #248]
  449fd4:	ldr	x4, [x29, #288]
  449fd8:	b.ne	44a4e8 <ferror@plt+0x46558>  // b.any
  449fdc:	cbz	x0, 449f6c <ferror@plt+0x45fdc>
  449fe0:	str	x20, [x29, #208]
  449fe4:	mov	x20, x23
  449fe8:	mov	x23, x21
  449fec:	mov	x21, x24
  449ff0:	mov	x24, x22
  449ff4:	str	x19, [x29, #224]
  449ff8:	mov	x19, x4
  449ffc:	nop
  44a000:	ldr	x0, [x29, #216]
  44a004:	mov	x2, x21
  44a008:	ldr	x1, [x0]
  44a00c:	ldr	x0, [x19]
  44a010:	blr	x20
  44a014:	cmp	w0, #0x0
  44a018:	b.le	44a05c <ferror@plt+0x460cc>
  44a01c:	ldr	x1, [x29, #216]
  44a020:	ldr	x0, [x1], #8
  44a024:	str	x0, [x24], #8
  44a028:	ldr	x0, [x29, #248]
  44a02c:	str	x1, [x29, #216]
  44a030:	subs	x0, x0, #0x1
  44a034:	str	x0, [x29, #248]
  44a038:	b.ne	44a000 <ferror@plt+0x46070>  // b.any
  44a03c:	mov	x4, x19
  44a040:	mov	x3, x24
  44a044:	mov	x24, x21
  44a048:	mov	x21, x23
  44a04c:	mov	x23, x20
  44a050:	ldr	x20, [x29, #208]
  44a054:	ldr	x19, [x29, #224]
  44a058:	b	449f60 <ferror@plt+0x45fd0>
  44a05c:	ldr	x0, [x19], #8
  44a060:	str	x0, [x24], #8
  44a064:	ldr	x0, [x29, #232]
  44a068:	subs	x0, x0, #0x1
  44a06c:	str	x0, [x29, #232]
  44a070:	b.ne	44a000 <ferror@plt+0x46070>  // b.any
  44a074:	mov	x24, x21
  44a078:	mov	x21, x23
  44a07c:	mov	x23, x20
  44a080:	ldr	x20, [x29, #208]
  44a084:	ldr	x19, [x29, #224]
  44a088:	b	449f7c <ferror@plt+0x45fec>
  44a08c:	ldr	x0, [x20], #8
  44a090:	str	x0, [x24], #8
  44a094:	ldr	x0, [x29, #232]
  44a098:	subs	x0, x0, #0x1
  44a09c:	str	x0, [x29, #232]
  44a0a0:	b.ne	449f10 <ferror@plt+0x45f80>  // b.any
  44a0a4:	ldp	x19, x20, [x29, #208]
  44a0a8:	mov	x0, x21
  44a0ac:	mov	x24, x22
  44a0b0:	mov	x21, x23
  44a0b4:	mov	x23, x0
  44a0b8:	ldr	x22, [x29, #224]
  44a0bc:	b	449f7c <ferror@plt+0x45fec>
  44a0c0:	cmp	x0, #0x3
  44a0c4:	mov	x3, x22
  44a0c8:	ldr	x0, [x29, #224]
  44a0cc:	ldr	x4, [x29, #288]
  44a0d0:	b.ne	44a7ac <ferror@plt+0x4681c>  // b.any
  44a0d4:	cbz	x0, 449e90 <ferror@plt+0x45f00>
  44a0d8:	stp	x20, x19, [x29, #184]
  44a0dc:	mov	x20, x23
  44a0e0:	mov	x19, x22
  44a0e4:	mov	x23, x21
  44a0e8:	mov	x21, x24
  44a0ec:	mov	x24, x4
  44a0f0:	ldr	x0, [x29, #176]
  44a0f4:	mov	x2, x21
  44a0f8:	ldr	x1, [x0]
  44a0fc:	ldr	x0, [x24]
  44a100:	blr	x20
  44a104:	cmp	w0, #0x0
  44a108:	b.le	44a190 <ferror@plt+0x46200>
  44a10c:	ldr	x1, [x29, #176]
  44a110:	ldr	x0, [x1], #8
  44a114:	str	x0, [x19], #8
  44a118:	ldr	x0, [x29, #224]
  44a11c:	str	x1, [x29, #176]
  44a120:	subs	x0, x0, #0x1
  44a124:	str	x0, [x29, #224]
  44a128:	b.ne	44a0f0 <ferror@plt+0x46160>  // b.any
  44a12c:	mov	x4, x24
  44a130:	mov	x3, x19
  44a134:	mov	x24, x21
  44a138:	mov	x21, x23
  44a13c:	mov	x23, x20
  44a140:	ldp	x20, x19, [x29, #184]
  44a144:	b	449e84 <ferror@plt+0x45ef4>
  44a148:	str	xzr, [x29, #312]
  44a14c:	b	4498d4 <ferror@plt+0x45944>
  44a150:	add	x0, x29, #0x130
  44a154:	str	x0, [x29, #240]
  44a158:	b	449eb8 <ferror@plt+0x45f28>
  44a15c:	ldr	x0, [x24], #8
  44a160:	str	x0, [x20], #8
  44a164:	ldr	x0, [x29, #208]
  44a168:	subs	x0, x0, #0x1
  44a16c:	str	x0, [x29, #208]
  44a170:	b.ne	449e34 <ferror@plt+0x45ea4>  // b.any
  44a174:	mov	x0, x21
  44a178:	mov	x24, x22
  44a17c:	mov	x21, x23
  44a180:	mov	x23, x0
  44a184:	ldp	x20, x19, [x29, #176]
  44a188:	ldr	x22, [x29, #192]
  44a18c:	b	449ea0 <ferror@plt+0x45f10>
  44a190:	ldr	x0, [x24], #8
  44a194:	str	x0, [x19], #8
  44a198:	ldr	x0, [x29, #208]
  44a19c:	subs	x0, x0, #0x1
  44a1a0:	str	x0, [x29, #208]
  44a1a4:	b.ne	44a0f0 <ferror@plt+0x46160>  // b.any
  44a1a8:	mov	x24, x21
  44a1ac:	mov	x21, x23
  44a1b0:	mov	x23, x20
  44a1b4:	ldp	x20, x19, [x29, #184]
  44a1b8:	b	449ea0 <ferror@plt+0x45f10>
  44a1bc:	ldr	x0, [x29, #272]
  44a1c0:	mov	x3, x22
  44a1c4:	ldr	x4, [x29, #288]
  44a1c8:	cbz	x0, 449bc8 <ferror@plt+0x45c38>
  44a1cc:	str	x20, [x29, #232]
  44a1d0:	mov	x20, x24
  44a1d4:	mov	x24, x4
  44a1d8:	str	x19, [x29, #248]
  44a1dc:	mov	x19, x23
  44a1e0:	mov	x23, x28
  44a1e4:	mov	x28, x22
  44a1e8:	mov	x1, x23
  44a1ec:	mov	x2, x20
  44a1f0:	mov	x0, x24
  44a1f4:	blr	x19
  44a1f8:	mov	x3, x23
  44a1fc:	mov	x1, x24
  44a200:	add	x28, x28, #0x8
  44a204:	cmp	w0, #0x0
  44a208:	b.le	44a22c <ferror@plt+0x4629c>
  44a20c:	ldr	x0, [x3], #8
  44a210:	stur	x0, [x28, #-8]
  44a214:	ldr	x0, [x29, #272]
  44a218:	subs	x0, x0, #0x1
  44a21c:	str	x0, [x29, #272]
  44a220:	b.eq	44a690 <ferror@plt+0x46700>  // b.none
  44a224:	mov	x23, x3
  44a228:	b	44a1e8 <ferror@plt+0x46258>
  44a22c:	ldr	x0, [x29, #256]
  44a230:	subs	x0, x0, #0x1
  44a234:	str	x0, [x29, #256]
  44a238:	ldr	x0, [x1], #8
  44a23c:	stur	x0, [x28, #-8]
  44a240:	b.eq	44a704 <ferror@plt+0x46774>  // b.none
  44a244:	mov	x24, x1
  44a248:	b	44a1e8 <ferror@plt+0x46258>
  44a24c:	cbz	x0, 449bc8 <ferror@plt+0x45c38>
  44a250:	str	x20, [x29, #232]
  44a254:	mov	x20, x23
  44a258:	mov	x23, x21
  44a25c:	mov	x21, x24
  44a260:	mov	x24, x4
  44a264:	str	x19, [x29, #248]
  44a268:	mov	x19, x28
  44a26c:	mov	x28, x22
  44a270:	mov	x2, x21
  44a274:	mov	x1, x19
  44a278:	mov	x0, x24
  44a27c:	add	x28, x28, #0x8
  44a280:	blr	x20
  44a284:	cmp	w0, #0x0
  44a288:	b.le	44a2b0 <ferror@plt+0x46320>
  44a28c:	ldr	x0, [x19], #8
  44a290:	stur	x0, [x28, #-8]
  44a294:	ldr	x0, [x29, #272]
  44a298:	subs	x0, x0, #0x1
  44a29c:	str	x0, [x29, #272]
  44a2a0:	b.ne	44a270 <ferror@plt+0x462e0>  // b.any
  44a2a4:	mov	x3, x28
  44a2a8:	ldr	x19, [x29, #248]
  44a2ac:	b	449ba8 <ferror@plt+0x45c18>
  44a2b0:	ldr	x0, [x24], #8
  44a2b4:	stur	x0, [x28, #-8]
  44a2b8:	ldr	x0, [x29, #256]
  44a2bc:	subs	x0, x0, #0x1
  44a2c0:	str	x0, [x29, #256]
  44a2c4:	b.ne	44a270 <ferror@plt+0x462e0>  // b.any
  44a2c8:	b	449fb0 <ferror@plt+0x46020>
  44a2cc:	ldr	x0, [x29, #272]
  44a2d0:	mov	x3, x22
  44a2d4:	ldr	x4, [x29, #288]
  44a2d8:	cbz	x0, 449bc8 <ferror@plt+0x45c38>
  44a2dc:	str	x20, [x29, #232]
  44a2e0:	mov	x20, x23
  44a2e4:	mov	x23, x21
  44a2e8:	mov	x21, x24
  44a2ec:	mov	x24, x4
  44a2f0:	str	x19, [x29, #248]
  44a2f4:	mov	x19, x22
  44a2f8:	mov	x2, x21
  44a2fc:	mov	x1, x28
  44a300:	mov	x0, x24
  44a304:	blr	x20
  44a308:	cmp	w0, #0x0
  44a30c:	b.le	44a340 <ferror@plt+0x463b0>
  44a310:	ldr	x1, [x29, #272]
  44a314:	ldr	w0, [x28], #4
  44a318:	subs	x1, x1, #0x1
  44a31c:	str	w0, [x19], #4
  44a320:	str	x1, [x29, #272]
  44a324:	b.eq	449ba0 <ferror@plt+0x45c10>  // b.none
  44a328:	mov	x2, x21
  44a32c:	mov	x1, x28
  44a330:	mov	x0, x24
  44a334:	blr	x20
  44a338:	cmp	w0, #0x0
  44a33c:	b.gt	44a310 <ferror@plt+0x46380>
  44a340:	ldr	x1, [x29, #256]
  44a344:	ldr	w0, [x24], #4
  44a348:	subs	x1, x1, #0x1
  44a34c:	str	w0, [x19], #4
  44a350:	str	x1, [x29, #256]
  44a354:	b.ne	44a2f8 <ferror@plt+0x46368>  // b.any
  44a358:	b	449fb0 <ferror@plt+0x46020>
  44a35c:	cmp	x0, #0x3
  44a360:	mov	x3, x22
  44a364:	ldr	x0, [x29, #192]
  44a368:	ldr	x4, [x29, #288]
  44a36c:	b.ne	44a8d8 <ferror@plt+0x46948>  // b.any
  44a370:	cbz	x0, 44ab08 <ferror@plt+0x46b78>
  44a374:	stp	x19, x22, [x29, #144]
  44a378:	mov	x22, x24
  44a37c:	mov	x19, x4
  44a380:	mov	x24, x21
  44a384:	mov	x21, x23
  44a388:	mov	x23, x20
  44a38c:	mov	x20, x3
  44a390:	ldr	x0, [x29, #160]
  44a394:	mov	x2, x22
  44a398:	ldr	x1, [x0]
  44a39c:	ldr	x0, [x19]
  44a3a0:	blr	x21
  44a3a4:	cmp	w0, #0x0
  44a3a8:	b.le	44a430 <ferror@plt+0x464a0>
  44a3ac:	ldr	x1, [x29, #160]
  44a3b0:	ldr	x0, [x1], #8
  44a3b4:	str	x0, [x20], #8
  44a3b8:	ldr	x0, [x29, #192]
  44a3bc:	str	x1, [x29, #160]
  44a3c0:	subs	x0, x0, #0x1
  44a3c4:	str	x0, [x29, #192]
  44a3c8:	b.ne	44a390 <ferror@plt+0x46400>  // b.any
  44a3cc:	mov	x3, x20
  44a3d0:	mov	x4, x19
  44a3d4:	mov	x20, x23
  44a3d8:	mov	x23, x21
  44a3dc:	mov	x21, x24
  44a3e0:	mov	x24, x22
  44a3e4:	ldr	x19, [x29, #144]
  44a3e8:	b	44988c <ferror@plt+0x458fc>
  44a3ec:	tst	x20, #0x7
  44a3f0:	b.ne	4498d4 <ferror@plt+0x45944>  // b.any
  44a3f4:	mov	x0, #0x1                   	// #1
  44a3f8:	str	x0, [x29, #312]
  44a3fc:	b	4498d4 <ferror@plt+0x45944>
  44a400:	ldr	x0, [x21], #8
  44a404:	str	x0, [x20], #8
  44a408:	ldr	x0, [x29, #184]
  44a40c:	subs	x0, x0, #0x1
  44a410:	str	x0, [x29, #184]
  44a414:	b.ne	449840 <ferror@plt+0x458b0>  // b.any
  44a418:	mov	x21, x24
  44a41c:	mov	x24, x23
  44a420:	mov	x23, x22
  44a424:	ldp	x19, x22, [x29, #144]
  44a428:	ldr	x20, [x29, #160]
  44a42c:	b	4498ac <ferror@plt+0x4591c>
  44a430:	ldr	x0, [x19], #8
  44a434:	str	x0, [x20], #8
  44a438:	ldr	x0, [x29, #184]
  44a43c:	subs	x0, x0, #0x1
  44a440:	str	x0, [x29, #184]
  44a444:	b.ne	44a390 <ferror@plt+0x46400>  // b.any
  44a448:	mov	x20, x23
  44a44c:	mov	x23, x21
  44a450:	mov	x21, x24
  44a454:	mov	x24, x22
  44a458:	ldp	x19, x22, [x29, #144]
  44a45c:	b	4498ac <ferror@plt+0x4591c>
  44a460:	ldr	x0, [x29, #248]
  44a464:	mov	x3, x22
  44a468:	ldr	x4, [x29, #288]
  44a46c:	cbz	x0, 449f6c <ferror@plt+0x45fdc>
  44a470:	mov	x0, x23
  44a474:	mov	x23, x21
  44a478:	mov	x21, x0
  44a47c:	str	x19, [x29, #208]
  44a480:	str	x22, [x29, #224]
  44a484:	mov	x22, x24
  44a488:	mov	x24, x3
  44a48c:	ldr	x19, [x29, #216]
  44a490:	str	x20, [x29, #216]
  44a494:	mov	x20, x4
  44a498:	mov	x2, x22
  44a49c:	mov	x1, x19
  44a4a0:	mov	x0, x20
  44a4a4:	blr	x21
  44a4a8:	cmp	w0, #0x0
  44a4ac:	b.le	44a4cc <ferror@plt+0x4653c>
  44a4b0:	ldr	x1, [x29, #248]
  44a4b4:	ldr	w0, [x19], #4
  44a4b8:	subs	x1, x1, #0x1
  44a4bc:	str	w0, [x24], #4
  44a4c0:	str	x1, [x29, #248]
  44a4c4:	b.ne	44a498 <ferror@plt+0x46508>  // b.any
  44a4c8:	b	449f40 <ferror@plt+0x45fb0>
  44a4cc:	ldr	x1, [x29, #232]
  44a4d0:	ldr	w0, [x20], #4
  44a4d4:	subs	x1, x1, #0x1
  44a4d8:	str	w0, [x24], #4
  44a4dc:	str	x1, [x29, #232]
  44a4e0:	b.ne	44a498 <ferror@plt+0x46508>  // b.any
  44a4e4:	b	44a0a4 <ferror@plt+0x46114>
  44a4e8:	cbz	x0, 449f6c <ferror@plt+0x45fdc>
  44a4ec:	mov	x0, x23
  44a4f0:	str	x19, [x29, #208]
  44a4f4:	mov	x19, x22
  44a4f8:	str	x22, [x29, #224]
  44a4fc:	mov	x22, x24
  44a500:	mov	x23, x21
  44a504:	ldr	x24, [x29, #216]
  44a508:	mov	x21, x0
  44a50c:	str	x20, [x29, #192]
  44a510:	mov	x20, x4
  44a514:	nop
  44a518:	mov	x2, x22
  44a51c:	mov	x1, x24
  44a520:	mov	x0, x20
  44a524:	add	x19, x19, #0x8
  44a528:	blr	x21
  44a52c:	cmp	w0, #0x0
  44a530:	b.le	44a560 <ferror@plt+0x465d0>
  44a534:	ldr	x0, [x24], #8
  44a538:	stur	x0, [x19, #-8]
  44a53c:	ldr	x0, [x29, #248]
  44a540:	subs	x0, x0, #0x1
  44a544:	str	x0, [x29, #248]
  44a548:	b.ne	44a518 <ferror@plt+0x46588>  // b.any
  44a54c:	mov	x4, x20
  44a550:	mov	x3, x19
  44a554:	ldr	x20, [x29, #192]
  44a558:	ldr	x19, [x29, #208]
  44a55c:	b	449f4c <ferror@plt+0x45fbc>
  44a560:	ldr	x0, [x20], #8
  44a564:	stur	x0, [x19, #-8]
  44a568:	ldr	x0, [x29, #232]
  44a56c:	subs	x0, x0, #0x1
  44a570:	str	x0, [x29, #232]
  44a574:	b.ne	44a518 <ferror@plt+0x46588>  // b.any
  44a578:	ldr	x20, [x29, #192]
  44a57c:	ldr	x19, [x29, #208]
  44a580:	b	44a0a8 <ferror@plt+0x46118>
  44a584:	ldr	x0, [x29, #248]
  44a588:	mov	x3, x22
  44a58c:	ldr	x4, [x29, #288]
  44a590:	cbz	x0, 449f6c <ferror@plt+0x45fdc>
  44a594:	mov	x0, x23
  44a598:	str	x19, [x29, #208]
  44a59c:	mov	x19, x22
  44a5a0:	str	x22, [x29, #224]
  44a5a4:	mov	x22, x24
  44a5a8:	mov	x23, x21
  44a5ac:	ldr	x24, [x29, #216]
  44a5b0:	mov	x21, x0
  44a5b4:	str	x20, [x29, #192]
  44a5b8:	mov	x20, x4
  44a5bc:	nop
  44a5c0:	mov	x1, x24
  44a5c4:	mov	x2, x22
  44a5c8:	mov	x0, x20
  44a5cc:	blr	x21
  44a5d0:	mov	x3, x24
  44a5d4:	mov	x1, x20
  44a5d8:	add	x19, x19, #0x8
  44a5dc:	cmp	w0, #0x0
  44a5e0:	b.le	44a604 <ferror@plt+0x46674>
  44a5e4:	ldr	x0, [x3], #8
  44a5e8:	stur	x0, [x19, #-8]
  44a5ec:	ldr	x0, [x29, #248]
  44a5f0:	subs	x0, x0, #0x1
  44a5f4:	str	x0, [x29, #248]
  44a5f8:	b.eq	44a54c <ferror@plt+0x465bc>  // b.none
  44a5fc:	mov	x24, x3
  44a600:	b	44a5c0 <ferror@plt+0x46630>
  44a604:	ldr	x0, [x29, #232]
  44a608:	subs	x0, x0, #0x1
  44a60c:	str	x0, [x29, #232]
  44a610:	ldr	x0, [x1], #8
  44a614:	stur	x0, [x19, #-8]
  44a618:	b.eq	44a578 <ferror@plt+0x465e8>  // b.none
  44a61c:	mov	x20, x1
  44a620:	b	44a5c0 <ferror@plt+0x46630>
  44a624:	cmp	x0, #0x3
  44a628:	mov	x3, x22
  44a62c:	ldr	x0, [x29, #152]
  44a630:	ldr	x4, [x29, #288]
  44a634:	b.ne	44aba4 <ferror@plt+0x46c14>  // b.any
  44a638:	cbz	x0, 4497c0 <ferror@plt+0x45830>
  44a63c:	stp	x20, x19, [x29, #96]
  44a640:	mov	x19, x4
  44a644:	mov	x20, x6
  44a648:	str	x22, [x29, #112]
  44a64c:	mov	x22, x23
  44a650:	mov	x23, x24
  44a654:	mov	x24, x21
  44a658:	mov	x21, x3
  44a65c:	ldr	x0, [x19]
  44a660:	mov	x2, x23
  44a664:	ldr	x1, [x20]
  44a668:	blr	x22
  44a66c:	cmp	w0, #0x0
  44a670:	b.le	44a6b8 <ferror@plt+0x46728>
  44a674:	ldr	x0, [x20], #8
  44a678:	str	x0, [x21], #8
  44a67c:	ldr	x0, [x29, #152]
  44a680:	subs	x0, x0, #0x1
  44a684:	str	x0, [x29, #152]
  44a688:	b.ne	44a65c <ferror@plt+0x466cc>  // b.any
  44a68c:	b	449798 <ferror@plt+0x45808>
  44a690:	mov	x4, x24
  44a694:	mov	x23, x19
  44a698:	mov	x24, x20
  44a69c:	mov	x3, x28
  44a6a0:	ldr	x20, [x29, #232]
  44a6a4:	ldr	x19, [x29, #248]
  44a6a8:	b	449bbc <ferror@plt+0x45c2c>
  44a6ac:	add	x0, x29, #0x130
  44a6b0:	str	x0, [x29, #240]
  44a6b4:	b	4497ec <ferror@plt+0x4585c>
  44a6b8:	ldr	x0, [x19], #8
  44a6bc:	str	x0, [x21], #8
  44a6c0:	ldr	x0, [x29, #144]
  44a6c4:	subs	x0, x0, #0x1
  44a6c8:	str	x0, [x29, #144]
  44a6cc:	b.ne	44a65c <ferror@plt+0x466cc>  // b.any
  44a6d0:	mov	x21, x24
  44a6d4:	mov	x24, x23
  44a6d8:	mov	x23, x22
  44a6dc:	ldp	x20, x19, [x29, #96]
  44a6e0:	ldr	x22, [x29, #112]
  44a6e4:	b	4497d0 <ferror@plt+0x45840>
  44a6e8:	ldr	x0, [x19], #8
  44a6ec:	str	x0, [x21], #8
  44a6f0:	ldr	x0, [x29, #144]
  44a6f4:	subs	x0, x0, #0x1
  44a6f8:	str	x0, [x29, #144]
  44a6fc:	b.ne	449768 <ferror@plt+0x457d8>  // b.any
  44a700:	b	44a6d0 <ferror@plt+0x46740>
  44a704:	mov	x23, x19
  44a708:	mov	x24, x20
  44a70c:	ldr	x20, [x29, #232]
  44a710:	ldr	x19, [x29, #248]
  44a714:	b	449bd8 <ferror@plt+0x45c48>
  44a718:	ldr	x0, [x29, #224]
  44a71c:	mov	x3, x22
  44a720:	ldr	x4, [x29, #288]
  44a724:	cbz	x0, 449e90 <ferror@plt+0x45f00>
  44a728:	str	x20, [x29, #160]
  44a72c:	ldr	x20, [x29, #176]
  44a730:	stp	x19, x22, [x29, #184]
  44a734:	mov	x19, x22
  44a738:	mov	x22, x23
  44a73c:	mov	x23, x24
  44a740:	mov	x24, x21
  44a744:	mov	x21, x4
  44a748:	mov	x1, x20
  44a74c:	mov	x2, x23
  44a750:	mov	x0, x21
  44a754:	blr	x22
  44a758:	mov	x1, x20
  44a75c:	mov	x3, x21
  44a760:	add	x19, x19, #0x8
  44a764:	cmp	w0, #0x0
  44a768:	b.le	44a78c <ferror@plt+0x467fc>
  44a76c:	ldr	x0, [x1], #8
  44a770:	stur	x0, [x19, #-8]
  44a774:	ldr	x0, [x29, #224]
  44a778:	subs	x0, x0, #0x1
  44a77c:	str	x0, [x29, #224]
  44a780:	b.eq	44a804 <ferror@plt+0x46874>  // b.none
  44a784:	mov	x20, x1
  44a788:	b	44a748 <ferror@plt+0x467b8>
  44a78c:	ldr	x0, [x29, #208]
  44a790:	subs	x0, x0, #0x1
  44a794:	str	x0, [x29, #208]
  44a798:	ldr	x0, [x3], #8
  44a79c:	stur	x0, [x19, #-8]
  44a7a0:	b.eq	44a8c0 <ferror@plt+0x46930>  // b.none
  44a7a4:	mov	x21, x3
  44a7a8:	b	44a748 <ferror@plt+0x467b8>
  44a7ac:	cbz	x0, 449e90 <ferror@plt+0x45f00>
  44a7b0:	str	x20, [x29, #160]
  44a7b4:	ldr	x20, [x29, #176]
  44a7b8:	stp	x19, x22, [x29, #184]
  44a7bc:	mov	x19, x22
  44a7c0:	mov	x22, x23
  44a7c4:	mov	x23, x24
  44a7c8:	mov	x24, x21
  44a7cc:	mov	x21, x4
  44a7d0:	mov	x2, x23
  44a7d4:	mov	x1, x20
  44a7d8:	mov	x0, x21
  44a7dc:	add	x19, x19, #0x8
  44a7e0:	blr	x22
  44a7e4:	cmp	w0, #0x0
  44a7e8:	b.le	44a8a8 <ferror@plt+0x46918>
  44a7ec:	ldr	x0, [x20], #8
  44a7f0:	stur	x0, [x19, #-8]
  44a7f4:	ldr	x0, [x29, #224]
  44a7f8:	subs	x0, x0, #0x1
  44a7fc:	str	x0, [x29, #224]
  44a800:	b.ne	44a7d0 <ferror@plt+0x46840>  // b.any
  44a804:	mov	x4, x21
  44a808:	mov	x3, x19
  44a80c:	mov	x21, x24
  44a810:	mov	x24, x23
  44a814:	mov	x23, x22
  44a818:	ldr	x20, [x29, #160]
  44a81c:	ldp	x19, x22, [x29, #184]
  44a820:	b	449e84 <ferror@plt+0x45ef4>
  44a824:	ldr	x0, [x29, #224]
  44a828:	mov	x3, x22
  44a82c:	ldr	x4, [x29, #288]
  44a830:	cbz	x0, 449e90 <ferror@plt+0x45f00>
  44a834:	mov	x0, x23
  44a838:	mov	x23, x21
  44a83c:	mov	x21, x0
  44a840:	stp	x19, x22, [x29, #184]
  44a844:	mov	x22, x24
  44a848:	mov	x24, x4
  44a84c:	ldr	x19, [x29, #176]
  44a850:	str	x20, [x29, #176]
  44a854:	mov	x20, x3
  44a858:	mov	x2, x22
  44a85c:	mov	x1, x19
  44a860:	mov	x0, x24
  44a864:	blr	x21
  44a868:	cmp	w0, #0x0
  44a86c:	b.le	44a88c <ferror@plt+0x468fc>
  44a870:	ldr	x1, [x29, #224]
  44a874:	ldr	w0, [x19], #4
  44a878:	subs	x1, x1, #0x1
  44a87c:	str	w0, [x20], #4
  44a880:	str	x1, [x29, #224]
  44a884:	b.ne	44a858 <ferror@plt+0x468c8>  // b.any
  44a888:	b	449e64 <ferror@plt+0x45ed4>
  44a88c:	ldr	x1, [x29, #208]
  44a890:	ldr	w0, [x24], #4
  44a894:	subs	x1, x1, #0x1
  44a898:	str	w0, [x20], #4
  44a89c:	str	x1, [x29, #208]
  44a8a0:	b.ne	44a858 <ferror@plt+0x468c8>  // b.any
  44a8a4:	b	44a174 <ferror@plt+0x461e4>
  44a8a8:	ldr	x0, [x21], #8
  44a8ac:	stur	x0, [x19, #-8]
  44a8b0:	ldr	x0, [x29, #208]
  44a8b4:	subs	x0, x0, #0x1
  44a8b8:	str	x0, [x29, #208]
  44a8bc:	b.ne	44a7d0 <ferror@plt+0x46840>  // b.any
  44a8c0:	mov	x21, x24
  44a8c4:	mov	x24, x23
  44a8c8:	mov	x23, x22
  44a8cc:	ldr	x20, [x29, #160]
  44a8d0:	ldp	x19, x22, [x29, #184]
  44a8d4:	b	449ea0 <ferror@plt+0x45f10>
  44a8d8:	cbz	x0, 44ab08 <ferror@plt+0x46b78>
  44a8dc:	str	x20, [x29, #128]
  44a8e0:	ldr	x20, [x29, #160]
  44a8e4:	stp	x19, x22, [x29, #144]
  44a8e8:	mov	x19, x22
  44a8ec:	mov	x22, x23
  44a8f0:	mov	x23, x24
  44a8f4:	mov	x24, x21
  44a8f8:	mov	x21, x4
  44a8fc:	mov	x2, x23
  44a900:	mov	x1, x20
  44a904:	mov	x0, x21
  44a908:	add	x19, x19, #0x8
  44a90c:	blr	x22
  44a910:	cmp	w0, #0x0
  44a914:	b.le	44a944 <ferror@plt+0x469b4>
  44a918:	ldr	x0, [x20], #8
  44a91c:	stur	x0, [x19, #-8]
  44a920:	ldr	x0, [x29, #192]
  44a924:	subs	x0, x0, #0x1
  44a928:	str	x0, [x29, #192]
  44a92c:	b.ne	44a8fc <ferror@plt+0x4696c>  // b.any
  44a930:	mov	x3, x19
  44a934:	mov	x4, x21
  44a938:	ldr	x20, [x29, #128]
  44a93c:	ldr	x19, [x29, #144]
  44a940:	b	449880 <ferror@plt+0x458f0>
  44a944:	ldr	x0, [x21], #8
  44a948:	stur	x0, [x19, #-8]
  44a94c:	ldr	x0, [x29, #184]
  44a950:	subs	x0, x0, #0x1
  44a954:	str	x0, [x29, #184]
  44a958:	b.ne	44a8fc <ferror@plt+0x4696c>  // b.any
  44a95c:	mov	x21, x24
  44a960:	mov	x24, x23
  44a964:	mov	x23, x22
  44a968:	ldr	x20, [x29, #128]
  44a96c:	ldp	x19, x22, [x29, #144]
  44a970:	b	4498ac <ferror@plt+0x4591c>
  44a974:	ldr	x0, [x29, #192]
  44a978:	mov	x3, x22
  44a97c:	ldr	x4, [x29, #288]
  44a980:	cbz	x0, 44ab08 <ferror@plt+0x46b78>
  44a984:	str	x20, [x29, #128]
  44a988:	ldr	x20, [x29, #160]
  44a98c:	stp	x19, x22, [x29, #144]
  44a990:	mov	x19, x22
  44a994:	mov	x22, x23
  44a998:	mov	x23, x24
  44a99c:	mov	x24, x21
  44a9a0:	mov	x21, x4
  44a9a4:	mov	x1, x20
  44a9a8:	mov	x2, x23
  44a9ac:	mov	x0, x21
  44a9b0:	blr	x22
  44a9b4:	mov	x1, x20
  44a9b8:	mov	x3, x21
  44a9bc:	add	x19, x19, #0x8
  44a9c0:	cmp	w0, #0x0
  44a9c4:	b.le	44a9e8 <ferror@plt+0x46a58>
  44a9c8:	ldr	x0, [x1], #8
  44a9cc:	stur	x0, [x19, #-8]
  44a9d0:	ldr	x0, [x29, #192]
  44a9d4:	subs	x0, x0, #0x1
  44a9d8:	str	x0, [x29, #192]
  44a9dc:	b.eq	44a930 <ferror@plt+0x469a0>  // b.none
  44a9e0:	mov	x20, x1
  44a9e4:	b	44a9a4 <ferror@plt+0x46a14>
  44a9e8:	ldr	x0, [x29, #184]
  44a9ec:	subs	x0, x0, #0x1
  44a9f0:	str	x0, [x29, #184]
  44a9f4:	ldr	x0, [x3], #8
  44a9f8:	stur	x0, [x19, #-8]
  44a9fc:	b.eq	44a95c <ferror@plt+0x469cc>  // b.none
  44aa00:	mov	x21, x3
  44aa04:	b	44a9a4 <ferror@plt+0x46a14>
  44aa08:	ldr	x0, [x29, #192]
  44aa0c:	mov	x3, x22
  44aa10:	ldr	x4, [x29, #288]
  44aa14:	cbz	x0, 44ab08 <ferror@plt+0x46b78>
  44aa18:	stp	x19, x22, [x29, #144]
  44aa1c:	mov	x22, x23
  44aa20:	mov	x23, x24
  44aa24:	mov	x24, x21
  44aa28:	mov	x21, x4
  44aa2c:	ldr	x19, [x29, #160]
  44aa30:	str	x20, [x29, #160]
  44aa34:	mov	x20, x3
  44aa38:	mov	x2, x23
  44aa3c:	mov	x1, x19
  44aa40:	mov	x0, x21
  44aa44:	blr	x22
  44aa48:	cmp	w0, #0x0
  44aa4c:	b.le	44aa6c <ferror@plt+0x46adc>
  44aa50:	ldr	x1, [x29, #192]
  44aa54:	ldr	w0, [x19], #4
  44aa58:	subs	x1, x1, #0x1
  44aa5c:	str	w0, [x20], #4
  44aa60:	str	x1, [x29, #192]
  44aa64:	b.ne	44aa38 <ferror@plt+0x46aa8>  // b.any
  44aa68:	b	449870 <ferror@plt+0x458e0>
  44aa6c:	ldr	x1, [x29, #184]
  44aa70:	ldr	w0, [x21], #4
  44aa74:	subs	x1, x1, #0x1
  44aa78:	str	w0, [x20], #4
  44aa7c:	str	x1, [x29, #184]
  44aa80:	b.ne	44aa38 <ferror@plt+0x46aa8>  // b.any
  44aa84:	b	44a418 <ferror@plt+0x46488>
  44aa88:	ldr	x0, [x29, #152]
  44aa8c:	mov	x3, x22
  44aa90:	ldr	x4, [x29, #288]
  44aa94:	cbz	x0, 4497c0 <ferror@plt+0x45830>
  44aa98:	stp	x20, x19, [x29, #96]
  44aa9c:	mov	x19, x4
  44aaa0:	mov	x20, x6
  44aaa4:	str	x22, [x29, #112]
  44aaa8:	mov	x22, x23
  44aaac:	mov	x23, x24
  44aab0:	mov	x24, x21
  44aab4:	mov	x21, x3
  44aab8:	mov	x2, x23
  44aabc:	mov	x1, x20
  44aac0:	mov	x0, x19
  44aac4:	blr	x22
  44aac8:	cmp	w0, #0x0
  44aacc:	b.le	44aaec <ferror@plt+0x46b5c>
  44aad0:	ldr	x1, [x29, #152]
  44aad4:	ldr	w0, [x20], #4
  44aad8:	subs	x1, x1, #0x1
  44aadc:	str	w0, [x21], #4
  44aae0:	str	x1, [x29, #152]
  44aae4:	b.ne	44aab8 <ferror@plt+0x46b28>  // b.any
  44aae8:	b	449798 <ferror@plt+0x45808>
  44aaec:	ldr	x1, [x29, #144]
  44aaf0:	ldr	w0, [x19], #4
  44aaf4:	subs	x1, x1, #0x1
  44aaf8:	str	w0, [x21], #4
  44aafc:	str	x1, [x29, #144]
  44ab00:	b.ne	44aab8 <ferror@plt+0x46b28>  // b.any
  44ab04:	b	44a6d0 <ferror@plt+0x46740>
  44ab08:	ldr	x2, [x29, #128]
  44ab0c:	b	4498a0 <ferror@plt+0x45910>
  44ab10:	ldr	x0, [x29, #152]
  44ab14:	mov	x3, x22
  44ab18:	ldr	x4, [x29, #288]
  44ab1c:	cbz	x0, 4497c0 <ferror@plt+0x45830>
  44ab20:	stp	x20, x19, [x29, #96]
  44ab24:	mov	x19, x22
  44ab28:	mov	x20, x4
  44ab2c:	str	x22, [x29, #112]
  44ab30:	mov	x22, x23
  44ab34:	mov	x23, x24
  44ab38:	mov	x24, x21
  44ab3c:	mov	x21, x6
  44ab40:	mov	x1, x21
  44ab44:	mov	x2, x23
  44ab48:	mov	x0, x20
  44ab4c:	blr	x22
  44ab50:	mov	x3, x21
  44ab54:	mov	x1, x20
  44ab58:	add	x19, x19, #0x8
  44ab5c:	cmp	w0, #0x0
  44ab60:	b.le	44ab84 <ferror@plt+0x46bf4>
  44ab64:	ldr	x0, [x3], #8
  44ab68:	stur	x0, [x19, #-8]
  44ab6c:	ldr	x0, [x29, #152]
  44ab70:	subs	x0, x0, #0x1
  44ab74:	str	x0, [x29, #152]
  44ab78:	b.eq	44abfc <ferror@plt+0x46c6c>  // b.none
  44ab7c:	mov	x21, x3
  44ab80:	b	44ab40 <ferror@plt+0x46bb0>
  44ab84:	ldr	x0, [x29, #144]
  44ab88:	subs	x0, x0, #0x1
  44ab8c:	str	x0, [x29, #144]
  44ab90:	ldr	x0, [x1], #8
  44ab94:	stur	x0, [x19, #-8]
  44ab98:	b.eq	44a6d0 <ferror@plt+0x46740>  // b.none
  44ab9c:	mov	x20, x1
  44aba0:	b	44ab40 <ferror@plt+0x46bb0>
  44aba4:	cbz	x0, 4497c0 <ferror@plt+0x45830>
  44aba8:	stp	x20, x19, [x29, #96]
  44abac:	mov	x19, x22
  44abb0:	mov	x20, x4
  44abb4:	str	x22, [x29, #112]
  44abb8:	mov	x22, x23
  44abbc:	mov	x23, x24
  44abc0:	mov	x24, x21
  44abc4:	mov	x21, x6
  44abc8:	mov	x2, x23
  44abcc:	mov	x1, x21
  44abd0:	mov	x0, x20
  44abd4:	add	x19, x19, #0x8
  44abd8:	blr	x22
  44abdc:	cmp	w0, #0x0
  44abe0:	b.le	44ac0c <ferror@plt+0x46c7c>
  44abe4:	ldr	x0, [x21], #8
  44abe8:	stur	x0, [x19, #-8]
  44abec:	ldr	x0, [x29, #152]
  44abf0:	subs	x0, x0, #0x1
  44abf4:	str	x0, [x29, #152]
  44abf8:	b.ne	44abc8 <ferror@plt+0x46c38>  // b.any
  44abfc:	mov	x3, x19
  44ac00:	mov	x4, x20
  44ac04:	ldr	x19, [x29, #104]
  44ac08:	b	4497a4 <ferror@plt+0x45814>
  44ac0c:	ldr	x0, [x20], #8
  44ac10:	stur	x0, [x19, #-8]
  44ac14:	ldr	x0, [x29, #144]
  44ac18:	subs	x0, x0, #0x1
  44ac1c:	str	x0, [x29, #144]
  44ac20:	b.ne	44abc8 <ferror@plt+0x46c38>  // b.any
  44ac24:	b	44a6d0 <ferror@plt+0x46740>
  44ac28:	sxtw	x1, w1
  44ac2c:	b	449530 <ferror@plt+0x455a0>
  44ac30:	stp	x29, x30, [sp, #-208]!
  44ac34:	adrp	x0, 48a000 <ferror@plt+0x86070>
  44ac38:	add	x0, x0, #0xe10
  44ac3c:	mov	x29, sp
  44ac40:	stp	x19, x20, [sp, #16]
  44ac44:	stp	x21, x22, [sp, #32]
  44ac48:	bl	403e90 <getenv@plt>
  44ac4c:	cbz	x0, 44ae5c <ferror@plt+0x46ecc>
  44ac50:	ldrb	w1, [x0]
  44ac54:	mov	x19, x0
  44ac58:	cbz	w1, 44adec <ferror@plt+0x46e5c>
  44ac5c:	bl	4034d0 <strlen@plt>
  44ac60:	mov	x20, x0
  44ac64:	mov	x0, #0xe                   	// #14
  44ac68:	cbnz	x20, 44ae74 <ferror@plt+0x46ee4>
  44ac6c:	bl	403790 <malloc@plt>
  44ac70:	mov	x22, x0
  44ac74:	cbz	x0, 44ae98 <ferror@plt+0x46f08>
  44ac78:	mov	x1, x19
  44ac7c:	mov	x2, x20
  44ac80:	bl	403460 <memcpy@plt>
  44ac84:	adrp	x2, 48a000 <ferror@plt+0x86070>
  44ac88:	add	x2, x2, #0xe20
  44ac8c:	add	x3, x22, x20
  44ac90:	mov	x0, x22
  44ac94:	adrp	x1, 451000 <ferror@plt+0x4d070>
  44ac98:	add	x1, x1, #0x6f8
  44ac9c:	ldr	x4, [x2]
  44aca0:	str	x4, [x22, x20]
  44aca4:	ldur	x2, [x2, #6]
  44aca8:	stur	x2, [x3, #6]
  44acac:	bl	403780 <fopen@plt>
  44acb0:	mov	x19, x0
  44acb4:	cbz	x0, 44ae50 <ferror@plt+0x46ec0>
  44acb8:	stp	x23, x24, [sp, #48]
  44acbc:	adrp	x23, 48a000 <ferror@plt+0x86070>
  44acc0:	add	x23, x23, #0xe30
  44acc4:	mov	x20, #0x0                   	// #0
  44acc8:	mov	x21, #0x0                   	// #0
  44accc:	mov	x24, #0xfffffffffffffffe    	// #-2
  44acd0:	stp	x25, x26, [sp, #64]
  44acd4:	str	x27, [sp, #80]
  44acd8:	mov	x0, x19
  44acdc:	bl	403980 <getc@plt>
  44ace0:	cmn	w0, #0x1
  44ace4:	b.eq	44adac <ferror@plt+0x46e1c>  // b.none
  44ace8:	cmp	w0, #0x20
  44acec:	sub	w2, w0, #0x9
  44acf0:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  44acf4:	b.ls	44acd8 <ferror@plt+0x46d48>  // b.plast
  44acf8:	cmp	w0, #0x23
  44acfc:	b.eq	44ad90 <ferror@plt+0x46e00>  // b.none
  44ad00:	mov	x1, x19
  44ad04:	bl	403ba0 <ungetc@plt>
  44ad08:	add	x3, sp, #0x98
  44ad0c:	add	x2, sp, #0x60
  44ad10:	mov	x1, x23
  44ad14:	mov	x0, x19
  44ad18:	bl	4037f0 <__isoc99_fscanf@plt>
  44ad1c:	cmp	w0, #0x1
  44ad20:	b.le	44adac <ferror@plt+0x46e1c>
  44ad24:	add	x0, sp, #0x60
  44ad28:	bl	4034d0 <strlen@plt>
  44ad2c:	mov	x27, x0
  44ad30:	add	x0, sp, #0x98
  44ad34:	bl	4034d0 <strlen@plt>
  44ad38:	mov	x26, x0
  44ad3c:	cbnz	x20, 44ae24 <ferror@plt+0x46e94>
  44ad40:	add	x0, x27, x0
  44ad44:	add	x20, x0, #0x2
  44ad48:	add	x0, x0, #0x3
  44ad4c:	bl	403790 <malloc@plt>
  44ad50:	mov	x25, x0
  44ad54:	cbz	x25, 44aebc <ferror@plt+0x46f2c>
  44ad58:	sub	x21, x20, x26
  44ad5c:	sub	x0, x24, x27
  44ad60:	add	x0, x0, x21
  44ad64:	add	x2, x27, #0x1
  44ad68:	add	x1, sp, #0x60
  44ad6c:	add	x0, x25, x0
  44ad70:	bl	403460 <memcpy@plt>
  44ad74:	sub	x0, x21, #0x1
  44ad78:	add	x2, x26, #0x1
  44ad7c:	add	x0, x25, x0
  44ad80:	mov	x21, x25
  44ad84:	add	x1, sp, #0x98
  44ad88:	bl	403460 <memcpy@plt>
  44ad8c:	b	44acd8 <ferror@plt+0x46d48>
  44ad90:	mov	x0, x19
  44ad94:	bl	403980 <getc@plt>
  44ad98:	cmp	w0, #0xa
  44ad9c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  44ada0:	b.ne	44ad90 <ferror@plt+0x46e00>  // b.any
  44ada4:	cmn	w0, #0x1
  44ada8:	b.ne	44acd8 <ferror@plt+0x46d48>  // b.any
  44adac:	mov	x0, x19
  44adb0:	bl	403740 <fclose@plt>
  44adb4:	cbz	x20, 44ae44 <ferror@plt+0x46eb4>
  44adb8:	strb	wzr, [x21, x20]
  44adbc:	ldp	x23, x24, [sp, #48]
  44adc0:	ldp	x25, x26, [sp, #64]
  44adc4:	ldr	x27, [sp, #80]
  44adc8:	mov	x0, x22
  44adcc:	bl	403b90 <free@plt>
  44add0:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44add4:	ldp	x19, x20, [sp, #16]
  44add8:	str	x21, [x0, #160]
  44addc:	mov	x0, x21
  44ade0:	ldp	x21, x22, [sp, #32]
  44ade4:	ldp	x29, x30, [sp], #208
  44ade8:	ret
  44adec:	adrp	x19, 48a000 <ferror@plt+0x86070>
  44adf0:	add	x19, x19, #0xe00
  44adf4:	mov	x0, #0x17                  	// #23
  44adf8:	mov	x20, #0x9                   	// #9
  44adfc:	mov	x21, #0x8                   	// #8
  44ae00:	bl	403790 <malloc@plt>
  44ae04:	mov	x22, x0
  44ae08:	cbz	x0, 44ae98 <ferror@plt+0x46f08>
  44ae0c:	mov	x1, x19
  44ae10:	mov	x2, x21
  44ae14:	bl	403460 <memcpy@plt>
  44ae18:	mov	w0, #0x2f                  	// #47
  44ae1c:	strb	w0, [x22, x21]
  44ae20:	b	44ac84 <ferror@plt+0x46cf4>
  44ae24:	add	x1, x27, x0
  44ae28:	mov	x0, x21
  44ae2c:	add	x1, x1, x20
  44ae30:	add	x20, x1, #0x2
  44ae34:	add	x1, x1, #0x3
  44ae38:	bl	403960 <realloc@plt>
  44ae3c:	mov	x25, x0
  44ae40:	b	44ad54 <ferror@plt+0x46dc4>
  44ae44:	ldp	x23, x24, [sp, #48]
  44ae48:	ldp	x25, x26, [sp, #64]
  44ae4c:	ldr	x27, [sp, #80]
  44ae50:	adrp	x21, 44b000 <ferror@plt+0x47070>
  44ae54:	add	x21, x21, #0xc80
  44ae58:	b	44adc8 <ferror@plt+0x46e38>
  44ae5c:	adrp	x19, 48a000 <ferror@plt+0x86070>
  44ae60:	mov	x0, #0x17                  	// #23
  44ae64:	add	x19, x19, #0xe00
  44ae68:	mov	x20, #0x9                   	// #9
  44ae6c:	mov	x21, #0x8                   	// #8
  44ae70:	b	44ae00 <ferror@plt+0x46e70>
  44ae74:	add	x1, x19, x20
  44ae78:	add	x0, x20, x0
  44ae7c:	ldurb	w1, [x1, #-1]
  44ae80:	cmp	w1, #0x2f
  44ae84:	b.eq	44ac6c <ferror@plt+0x46cdc>  // b.none
  44ae88:	add	x0, x20, #0xf
  44ae8c:	mov	x21, x20
  44ae90:	add	x20, x20, #0x1
  44ae94:	b	44ae00 <ferror@plt+0x46e70>
  44ae98:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44ae9c:	adrp	x21, 44b000 <ferror@plt+0x47070>
  44aea0:	add	x21, x21, #0xc80
  44aea4:	str	x21, [x0, #160]
  44aea8:	mov	x0, x21
  44aeac:	ldp	x19, x20, [sp, #16]
  44aeb0:	ldp	x21, x22, [sp, #32]
  44aeb4:	ldp	x29, x30, [sp], #208
  44aeb8:	ret
  44aebc:	cbz	x21, 44aec8 <ferror@plt+0x46f38>
  44aec0:	mov	x0, x21
  44aec4:	bl	403b90 <free@plt>
  44aec8:	mov	x0, x19
  44aecc:	adrp	x21, 44b000 <ferror@plt+0x47070>
  44aed0:	bl	403740 <fclose@plt>
  44aed4:	add	x21, x21, #0xc80
  44aed8:	ldp	x23, x24, [sp, #48]
  44aedc:	ldp	x25, x26, [sp, #64]
  44aee0:	ldr	x27, [sp, #80]
  44aee4:	b	44adc8 <ferror@plt+0x46e38>
  44aee8:	adrp	x0, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44aeec:	ldr	x0, [x0, #160]
  44aef0:	cbz	x0, 44aef8 <ferror@plt+0x46f68>
  44aef4:	ret
  44aef8:	b	44ac30 <ferror@plt+0x46ca0>
  44aefc:	nop
  44af00:	mov	w0, #0xe                   	// #14
  44af04:	b	403770 <nl_langinfo@plt>
  44af08:	stp	x29, x30, [sp, #-48]!
  44af0c:	adrp	x2, 4ad000 <__environ@@GLIBC_2.17+0x680>
  44af10:	mov	x29, sp
  44af14:	stp	x19, x20, [sp, #16]
  44af18:	ldr	x20, [x2, #160]
  44af1c:	str	x21, [sp, #32]
  44af20:	mov	x21, x0
  44af24:	adrp	x0, 44b000 <ferror@plt+0x47070>
  44af28:	cmp	x21, #0x0
  44af2c:	add	x0, x0, #0xc80
  44af30:	csel	x21, x0, x21, eq  // eq = none
  44af34:	cbz	x20, 44afc4 <ferror@plt+0x47034>
  44af38:	ldrb	w19, [x20]
  44af3c:	cbnz	w19, 44af68 <ferror@plt+0x46fd8>
  44af40:	b	44afa0 <ferror@plt+0x47010>
  44af44:	bl	4034d0 <strlen@plt>
  44af48:	add	x19, x0, #0x1
  44af4c:	add	x19, x20, x19
  44af50:	mov	x0, x19
  44af54:	bl	4034d0 <strlen@plt>
  44af58:	add	x0, x0, #0x1
  44af5c:	add	x20, x19, x0
  44af60:	ldrb	w19, [x19, x0]
  44af64:	cbz	w19, 44afa0 <ferror@plt+0x47010>
  44af68:	mov	x1, x20
  44af6c:	mov	x0, x21
  44af70:	bl	403ad0 <strcmp@plt>
  44af74:	mov	w1, w0
  44af78:	mov	x0, x20
  44af7c:	cbz	w1, 44af90 <ferror@plt+0x47000>
  44af80:	cmp	w19, #0x2a
  44af84:	b.ne	44af44 <ferror@plt+0x46fb4>  // b.any
  44af88:	ldrb	w1, [x20, #1]
  44af8c:	cbnz	w1, 44af44 <ferror@plt+0x46fb4>
  44af90:	mov	x0, x20
  44af94:	bl	4034d0 <strlen@plt>
  44af98:	add	x21, x0, #0x1
  44af9c:	add	x21, x20, x21
  44afa0:	ldrb	w1, [x21]
  44afa4:	adrp	x0, 48a000 <ferror@plt+0x86070>
  44afa8:	add	x0, x0, #0xe40
  44afac:	cmp	w1, #0x0
  44afb0:	csel	x0, x0, x21, eq  // eq = none
  44afb4:	ldp	x19, x20, [sp, #16]
  44afb8:	ldr	x21, [sp, #32]
  44afbc:	ldp	x29, x30, [sp], #48
  44afc0:	ret
  44afc4:	bl	44ac30 <ferror@plt+0x46ca0>
  44afc8:	mov	x20, x0
  44afcc:	b	44af38 <ferror@plt+0x46fa8>
  44afd0:	stp	x29, x30, [sp, #-48]!
  44afd4:	mov	x29, sp
  44afd8:	str	q0, [sp, #16]
  44afdc:	str	q1, [sp, #32]
  44afe0:	ldp	x6, x1, [sp, #16]
  44afe4:	ldp	x7, x0, [sp, #32]
  44afe8:	mrs	x2, fpcr
  44afec:	ubfx	x4, x1, #48, #15
  44aff0:	lsr	x2, x1, #63
  44aff4:	lsr	x3, x0, #63
  44aff8:	ubfx	x9, x0, #0, #48
  44affc:	mov	x5, #0x7fff                	// #32767
  44b000:	mov	x10, x6
  44b004:	cmp	x4, x5
  44b008:	and	w2, w2, #0xff
  44b00c:	ubfx	x1, x1, #0, #48
  44b010:	and	w3, w3, #0xff
  44b014:	ubfx	x0, x0, #48, #15
  44b018:	b.eq	44b04c <ferror@plt+0x470bc>  // b.none
  44b01c:	cmp	x0, x5
  44b020:	b.eq	44b038 <ferror@plt+0x470a8>  // b.none
  44b024:	cmp	x4, x0
  44b028:	mov	w0, #0x1                   	// #1
  44b02c:	b.eq	44b064 <ferror@plt+0x470d4>  // b.none
  44b030:	ldp	x29, x30, [sp], #48
  44b034:	ret
  44b038:	orr	x8, x9, x7
  44b03c:	cbnz	x8, 44b0c8 <ferror@plt+0x47138>
  44b040:	mov	w0, #0x1                   	// #1
  44b044:	ldp	x29, x30, [sp], #48
  44b048:	ret
  44b04c:	orr	x5, x1, x6
  44b050:	cbnz	x5, 44b098 <ferror@plt+0x47108>
  44b054:	cmp	x0, x4
  44b058:	b.ne	44b040 <ferror@plt+0x470b0>  // b.any
  44b05c:	orr	x8, x9, x7
  44b060:	cbnz	x8, 44b0c8 <ferror@plt+0x47138>
  44b064:	cmp	x1, x9
  44b068:	mov	w0, #0x1                   	// #1
  44b06c:	ccmp	x6, x7, #0x0, eq  // eq = none
  44b070:	b.ne	44b030 <ferror@plt+0x470a0>  // b.any
  44b074:	cmp	w2, w3
  44b078:	mov	w0, #0x0                   	// #0
  44b07c:	b.eq	44b030 <ferror@plt+0x470a0>  // b.none
  44b080:	mov	w0, #0x1                   	// #1
  44b084:	cbnz	x4, 44b030 <ferror@plt+0x470a0>
  44b088:	orr	x1, x1, x10
  44b08c:	cmp	x1, #0x0
  44b090:	cset	w0, ne  // ne = any
  44b094:	b	44b030 <ferror@plt+0x470a0>
  44b098:	tst	x1, #0x800000000000
  44b09c:	b.ne	44b0b4 <ferror@plt+0x47124>  // b.any
  44b0a0:	mov	w0, #0x1                   	// #1
  44b0a4:	bl	44b950 <ferror@plt+0x479c0>
  44b0a8:	mov	w0, #0x1                   	// #1
  44b0ac:	ldp	x29, x30, [sp], #48
  44b0b0:	ret
  44b0b4:	cmp	x0, x4
  44b0b8:	mov	w0, #0x1                   	// #1
  44b0bc:	b.ne	44b030 <ferror@plt+0x470a0>  // b.any
  44b0c0:	orr	x8, x9, x7
  44b0c4:	cbz	x8, 44b030 <ferror@plt+0x470a0>
  44b0c8:	tst	x9, #0x800000000000
  44b0cc:	b.eq	44b0a0 <ferror@plt+0x47110>  // b.none
  44b0d0:	b	44b040 <ferror@plt+0x470b0>
  44b0d4:	nop
  44b0d8:	cmp	w0, #0x0
  44b0dc:	cbz	w0, 44b128 <ferror@plt+0x47198>
  44b0e0:	cneg	w1, w0, lt  // lt = tstop
  44b0e4:	mov	w4, #0x403e                	// #16446
  44b0e8:	clz	x3, x1
  44b0ec:	mov	w2, #0x402f                	// #16431
  44b0f0:	sub	w4, w4, w3
  44b0f4:	lsr	w0, w0, #31
  44b0f8:	sub	w2, w2, w4
  44b0fc:	mov	x3, #0x0                   	// #0
  44b100:	and	w4, w4, #0x7fff
  44b104:	lsl	x1, x1, x2
  44b108:	and	x1, x1, #0xffffffffffff
  44b10c:	orr	w0, w4, w0, lsl #15
  44b110:	mov	x2, #0x0                   	// #0
  44b114:	bfxil	x3, x1, #0, #48
  44b118:	fmov	d0, x2
  44b11c:	bfi	x3, x0, #48, #16
  44b120:	fmov	v0.d[1], x3
  44b124:	ret
  44b128:	mov	w4, #0x0                   	// #0
  44b12c:	mov	x1, #0x0                   	// #0
  44b130:	mov	w0, #0x0                   	// #0
  44b134:	mov	x3, #0x0                   	// #0
  44b138:	orr	w0, w4, w0, lsl #15
  44b13c:	bfxil	x3, x1, #0, #48
  44b140:	mov	x2, #0x0                   	// #0
  44b144:	fmov	d0, x2
  44b148:	bfi	x3, x0, #48, #16
  44b14c:	fmov	v0.d[1], x3
  44b150:	ret
  44b154:	nop
  44b158:	cbz	w0, 44b19c <ferror@plt+0x4720c>
  44b15c:	mov	w0, w0
  44b160:	mov	w1, #0x403e                	// #16446
  44b164:	clz	x3, x0
  44b168:	mov	w2, #0x402f                	// #16431
  44b16c:	sub	w1, w1, w3
  44b170:	mov	x3, #0x0                   	// #0
  44b174:	sub	w2, w2, w1
  44b178:	and	w1, w1, #0x7fff
  44b17c:	lsl	x0, x0, x2
  44b180:	and	x0, x0, #0xffffffffffff
  44b184:	mov	x2, #0x0                   	// #0
  44b188:	fmov	d0, x2
  44b18c:	bfxil	x3, x0, #0, #48
  44b190:	bfi	x3, x1, #48, #16
  44b194:	fmov	v0.d[1], x3
  44b198:	ret
  44b19c:	mov	x0, #0x0                   	// #0
  44b1a0:	mov	x3, #0x0                   	// #0
  44b1a4:	bfxil	x3, x0, #0, #48
  44b1a8:	mov	x2, #0x0                   	// #0
  44b1ac:	fmov	d0, x2
  44b1b0:	mov	w1, #0x0                   	// #0
  44b1b4:	bfi	x3, x1, #48, #16
  44b1b8:	fmov	v0.d[1], x3
  44b1bc:	ret
  44b1c0:	stp	x29, x30, [sp, #-48]!
  44b1c4:	mov	x29, sp
  44b1c8:	str	x19, [sp, #16]
  44b1cc:	str	q0, [sp, #32]
  44b1d0:	ldp	x2, x0, [sp, #32]
  44b1d4:	mrs	x1, fpcr
  44b1d8:	ubfx	x19, x0, #48, #15
  44b1dc:	mov	x3, #0x3ffe                	// #16382
  44b1e0:	ubfx	x4, x0, #0, #48
  44b1e4:	cmp	x19, x3
  44b1e8:	b.gt	44b210 <ferror@plt+0x47280>
  44b1ec:	cbnz	x19, 44b2b0 <ferror@plt+0x47320>
  44b1f0:	orr	x2, x4, x2
  44b1f4:	cbz	x2, 44b200 <ferror@plt+0x47270>
  44b1f8:	mov	w0, #0x10                  	// #16
  44b1fc:	bl	44b950 <ferror@plt+0x479c0>
  44b200:	mov	x0, x19
  44b204:	ldr	x19, [sp, #16]
  44b208:	ldp	x29, x30, [sp], #48
  44b20c:	ret
  44b210:	lsr	x1, x0, #63
  44b214:	and	w3, w1, #0xff
  44b218:	mov	x1, #0x403d                	// #16445
  44b21c:	cmp	x19, x1
  44b220:	b.le	44b258 <ferror@plt+0x472c8>
  44b224:	mov	x0, #0x403e                	// #16446
  44b228:	and	x5, x3, #0xff
  44b22c:	cmp	x19, x0
  44b230:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  44b234:	csel	w1, w3, wzr, eq  // eq = none
  44b238:	add	x19, x5, x0
  44b23c:	cbz	w1, 44b2c0 <ferror@plt+0x47330>
  44b240:	extr	x4, x4, x2, #49
  44b244:	cbnz	x4, 44b2c0 <ferror@plt+0x47330>
  44b248:	cmp	xzr, x2, lsl #15
  44b24c:	b.eq	44b200 <ferror@plt+0x47270>  // b.none
  44b250:	mov	w0, #0x10                  	// #16
  44b254:	b	44b1fc <ferror@plt+0x4726c>
  44b258:	mov	x5, #0x406f                	// #16495
  44b25c:	sub	x1, x5, x19
  44b260:	mov	x0, x19
  44b264:	cmp	x1, #0x3f
  44b268:	orr	x19, x4, #0x1000000000000
  44b26c:	b.le	44b2cc <ferror@plt+0x4733c>
  44b270:	mov	w4, #0xffffc011            	// #-16367
  44b274:	add	w4, w0, w4
  44b278:	cmp	x1, #0x40
  44b27c:	mov	w1, #0x402f                	// #16431
  44b280:	sub	w0, w1, w0
  44b284:	lsl	x1, x19, x4
  44b288:	orr	x1, x2, x1
  44b28c:	csel	x2, x1, x2, ne  // ne = any
  44b290:	lsr	x19, x19, x0
  44b294:	cmp	x2, #0x0
  44b298:	cset	w0, ne  // ne = any
  44b29c:	cmp	w3, #0x0
  44b2a0:	cneg	x19, x19, ne  // ne = any
  44b2a4:	cbz	w0, 44b200 <ferror@plt+0x47270>
  44b2a8:	mov	w0, #0x10                  	// #16
  44b2ac:	b	44b1fc <ferror@plt+0x4726c>
  44b2b0:	mov	x19, #0x0                   	// #0
  44b2b4:	mov	w0, #0x10                  	// #16
  44b2b8:	bl	44b950 <ferror@plt+0x479c0>
  44b2bc:	b	44b200 <ferror@plt+0x47270>
  44b2c0:	mov	w0, #0x1                   	// #1
  44b2c4:	bl	44b950 <ferror@plt+0x479c0>
  44b2c8:	b	44b200 <ferror@plt+0x47270>
  44b2cc:	mov	w6, #0xffffbfd1            	// #-16431
  44b2d0:	add	w4, w0, w6
  44b2d4:	sub	w0, w5, w0
  44b2d8:	lsl	x1, x2, x4
  44b2dc:	cmp	x1, #0x0
  44b2e0:	lsr	x2, x2, x0
  44b2e4:	cset	w0, ne  // ne = any
  44b2e8:	lsl	x19, x19, x4
  44b2ec:	orr	x19, x2, x19
  44b2f0:	b	44b29c <ferror@plt+0x4730c>
  44b2f4:	nop
  44b2f8:	stp	x29, x30, [sp, #-48]!
  44b2fc:	mov	x29, sp
  44b300:	str	x19, [sp, #16]
  44b304:	str	q0, [sp, #32]
  44b308:	ldr	x19, [sp, #32]
  44b30c:	ldr	x1, [sp, #40]
  44b310:	mrs	x0, fpcr
  44b314:	ubfx	x3, x1, #48, #15
  44b318:	mov	x2, x19
  44b31c:	mov	x4, #0x3ffe                	// #16382
  44b320:	ubfx	x19, x1, #0, #48
  44b324:	cmp	x3, x4
  44b328:	b.gt	44b354 <ferror@plt+0x473c4>
  44b32c:	cbnz	x3, 44b338 <ferror@plt+0x473a8>
  44b330:	orr	x19, x2, x19
  44b334:	cbz	x19, 44b344 <ferror@plt+0x473b4>
  44b338:	mov	w0, #0x10                  	// #16
  44b33c:	mov	x19, #0x0                   	// #0
  44b340:	bl	44b950 <ferror@plt+0x479c0>
  44b344:	mov	x0, x19
  44b348:	ldr	x19, [sp, #16]
  44b34c:	ldp	x29, x30, [sp], #48
  44b350:	ret
  44b354:	lsr	x0, x1, #63
  44b358:	mov	x4, #0x403f                	// #16447
  44b35c:	and	w0, w0, #0xff
  44b360:	and	x5, x0, #0xff
  44b364:	sub	x4, x4, x5
  44b368:	cmp	x4, x3
  44b36c:	b.le	44b3c0 <ferror@plt+0x47430>
  44b370:	cbnz	x5, 44b3d4 <ferror@plt+0x47444>
  44b374:	mov	x1, x3
  44b378:	mov	x0, #0x406f                	// #16495
  44b37c:	sub	x3, x0, x3
  44b380:	orr	x4, x19, #0x1000000000000
  44b384:	cmp	x3, #0x3f
  44b388:	b.gt	44b3e4 <ferror@plt+0x47454>
  44b38c:	mov	w3, #0xffffbfd1            	// #-16431
  44b390:	add	w3, w1, w3
  44b394:	sub	w1, w0, w1
  44b398:	lsl	x0, x2, x3
  44b39c:	cmp	x0, #0x0
  44b3a0:	lsr	x19, x2, x1
  44b3a4:	cset	w0, ne  // ne = any
  44b3a8:	lsl	x4, x4, x3
  44b3ac:	orr	x19, x19, x4
  44b3b0:	cbz	w0, 44b344 <ferror@plt+0x473b4>
  44b3b4:	mov	w0, #0x10                  	// #16
  44b3b8:	bl	44b950 <ferror@plt+0x479c0>
  44b3bc:	b	44b344 <ferror@plt+0x473b4>
  44b3c0:	eor	w19, w0, #0x1
  44b3c4:	mov	w0, #0x1                   	// #1
  44b3c8:	sbfx	x19, x19, #0, #1
  44b3cc:	bl	44b950 <ferror@plt+0x479c0>
  44b3d0:	b	44b344 <ferror@plt+0x473b4>
  44b3d4:	mov	w0, #0x1                   	// #1
  44b3d8:	mov	x19, #0x0                   	// #0
  44b3dc:	bl	44b950 <ferror@plt+0x479c0>
  44b3e0:	b	44b344 <ferror@plt+0x473b4>
  44b3e4:	mov	w0, #0xffffc011            	// #-16367
  44b3e8:	add	w5, w1, w0
  44b3ec:	mov	w0, #0x402f                	// #16431
  44b3f0:	cmp	x3, #0x40
  44b3f4:	sub	w1, w0, w1
  44b3f8:	lsl	x0, x4, x5
  44b3fc:	orr	x0, x2, x0
  44b400:	csel	x2, x0, x2, ne  // ne = any
  44b404:	lsr	x19, x4, x1
  44b408:	cmp	x2, #0x0
  44b40c:	cset	w0, ne  // ne = any
  44b410:	b	44b3b0 <ferror@plt+0x47420>
  44b414:	nop
  44b418:	cmp	x0, #0x0
  44b41c:	cbz	x0, 44b480 <ferror@plt+0x474f0>
  44b420:	cneg	x1, x0, lt  // lt = tstop
  44b424:	mov	w2, #0x403e                	// #16446
  44b428:	clz	x3, x1
  44b42c:	mov	x4, #0x406f                	// #16495
  44b430:	sub	w2, w2, w3
  44b434:	lsr	x0, x0, #63
  44b438:	and	w0, w0, #0xff
  44b43c:	and	w5, w2, #0x7fff
  44b440:	sub	x3, x4, w2, sxtw
  44b444:	cmp	x3, #0x3f
  44b448:	b.gt	44b4ac <ferror@plt+0x4751c>
  44b44c:	sub	w4, w4, w2
  44b450:	mov	w3, #0xffffbfd1            	// #-16431
  44b454:	add	w2, w2, w3
  44b458:	mov	x3, #0x0                   	// #0
  44b45c:	lsl	x4, x1, x4
  44b460:	orr	w0, w5, w0, lsl #15
  44b464:	lsr	x1, x1, x2
  44b468:	and	x1, x1, #0xffffffffffff
  44b46c:	fmov	d0, x4
  44b470:	bfxil	x3, x1, #0, #48
  44b474:	bfi	x3, x0, #48, #16
  44b478:	fmov	v0.d[1], x3
  44b47c:	ret
  44b480:	mov	w5, #0x0                   	// #0
  44b484:	mov	x1, #0x0                   	// #0
  44b488:	mov	w0, #0x0                   	// #0
  44b48c:	mov	x3, #0x0                   	// #0
  44b490:	orr	w0, w5, w0, lsl #15
  44b494:	bfxil	x3, x1, #0, #48
  44b498:	mov	x4, #0x0                   	// #0
  44b49c:	fmov	d0, x4
  44b4a0:	bfi	x3, x0, #48, #16
  44b4a4:	fmov	v0.d[1], x3
  44b4a8:	ret
  44b4ac:	mov	w3, #0x402f                	// #16431
  44b4b0:	sub	w2, w3, w2
  44b4b4:	mov	x3, #0x0                   	// #0
  44b4b8:	orr	w0, w5, w0, lsl #15
  44b4bc:	lsl	x1, x1, x2
  44b4c0:	and	x1, x1, #0xffffffffffff
  44b4c4:	mov	x4, #0x0                   	// #0
  44b4c8:	fmov	d0, x4
  44b4cc:	bfxil	x3, x1, #0, #48
  44b4d0:	bfi	x3, x0, #48, #16
  44b4d4:	fmov	v0.d[1], x3
  44b4d8:	ret
  44b4dc:	nop
  44b4e0:	mrs	x0, fpcr
  44b4e4:	fmov	x0, d0
  44b4e8:	ubfx	x1, x0, #52, #11
  44b4ec:	lsr	x4, x0, #63
  44b4f0:	add	x2, x1, #0x1
  44b4f4:	and	w4, w4, #0xff
  44b4f8:	tst	x2, #0x7fe
  44b4fc:	ubfx	x0, x0, #0, #52
  44b500:	b.eq	44b534 <ferror@plt+0x475a4>  // b.none
  44b504:	lsr	x5, x0, #4
  44b508:	mov	x3, #0x0                   	// #0
  44b50c:	and	x5, x5, #0xffffffffffff
  44b510:	mov	w2, #0x3c00                	// #15360
  44b514:	add	w1, w1, w2
  44b518:	lsl	x0, x0, #60
  44b51c:	bfxil	x3, x5, #0, #48
  44b520:	fmov	d0, x0
  44b524:	bfi	x3, x1, #48, #15
  44b528:	bfi	x3, x4, #63, #1
  44b52c:	fmov	v0.d[1], x3
  44b530:	ret
  44b534:	cbnz	x1, 44b588 <ferror@plt+0x475f8>
  44b538:	cbz	x0, 44b5d4 <ferror@plt+0x47644>
  44b53c:	clz	x2, x0
  44b540:	cmp	w2, #0xe
  44b544:	b.gt	44b620 <ferror@plt+0x47690>
  44b548:	add	w1, w2, #0x31
  44b54c:	mov	w5, #0xf                   	// #15
  44b550:	sub	w5, w5, w2
  44b554:	lsr	x5, x0, x5
  44b558:	lsl	x0, x0, x1
  44b55c:	and	x5, x5, #0xffffffffffff
  44b560:	mov	w1, #0x3c0c                	// #15372
  44b564:	mov	x3, #0x0                   	// #0
  44b568:	sub	w1, w1, w2
  44b56c:	and	w1, w1, #0x7fff
  44b570:	bfxil	x3, x5, #0, #48
  44b574:	fmov	d0, x0
  44b578:	bfi	x3, x1, #48, #15
  44b57c:	bfi	x3, x4, #63, #1
  44b580:	fmov	v0.d[1], x3
  44b584:	ret
  44b588:	cbz	x0, 44b5f8 <ferror@plt+0x47668>
  44b58c:	lsr	x1, x0, #4
  44b590:	mov	x3, #0x0                   	// #0
  44b594:	orr	x1, x1, #0x800000000000
  44b598:	lsl	x2, x0, #60
  44b59c:	fmov	d0, x2
  44b5a0:	bfxil	x3, x1, #0, #48
  44b5a4:	orr	x3, x3, #0x7fff000000000000
  44b5a8:	bfi	x3, x4, #63, #1
  44b5ac:	fmov	v0.d[1], x3
  44b5b0:	tbnz	x0, #51, 44b61c <ferror@plt+0x4768c>
  44b5b4:	stp	x29, x30, [sp, #-32]!
  44b5b8:	mov	w0, #0x1                   	// #1
  44b5bc:	mov	x29, sp
  44b5c0:	str	q0, [sp, #16]
  44b5c4:	bl	44b950 <ferror@plt+0x479c0>
  44b5c8:	ldr	q0, [sp, #16]
  44b5cc:	ldp	x29, x30, [sp], #32
  44b5d0:	ret
  44b5d4:	mov	x5, #0x0                   	// #0
  44b5d8:	mov	x3, #0x0                   	// #0
  44b5dc:	bfxil	x3, x5, #0, #48
  44b5e0:	mov	w1, #0x0                   	// #0
  44b5e4:	fmov	d0, x0
  44b5e8:	bfi	x3, x1, #48, #15
  44b5ec:	bfi	x3, x4, #63, #1
  44b5f0:	fmov	v0.d[1], x3
  44b5f4:	ret
  44b5f8:	mov	x5, #0x0                   	// #0
  44b5fc:	mov	x3, #0x0                   	// #0
  44b600:	bfxil	x3, x5, #0, #48
  44b604:	mov	w1, #0x7fff                	// #32767
  44b608:	fmov	d0, x0
  44b60c:	bfi	x3, x1, #48, #15
  44b610:	bfi	x3, x4, #63, #1
  44b614:	fmov	v0.d[1], x3
  44b618:	ret
  44b61c:	ret
  44b620:	sub	w5, w2, #0xf
  44b624:	lsl	x5, x0, x5
  44b628:	mov	x0, #0x0                   	// #0
  44b62c:	b	44b55c <ferror@plt+0x475cc>
  44b630:	stp	x29, x30, [sp, #-48]!
  44b634:	mov	x29, sp
  44b638:	str	x19, [sp, #16]
  44b63c:	str	q0, [sp, #32]
  44b640:	ldp	x3, x0, [sp, #32]
  44b644:	mrs	x6, fpcr
  44b648:	ubfx	x2, x0, #48, #15
  44b64c:	lsr	x4, x0, #63
  44b650:	add	x1, x2, #0x1
  44b654:	ubfiz	x0, x0, #3, #48
  44b658:	tst	x1, #0x7ffe
  44b65c:	and	w4, w4, #0xff
  44b660:	orr	x0, x0, x3, lsr #61
  44b664:	lsl	x5, x3, #3
  44b668:	b.eq	44b6e8 <ferror@plt+0x47758>  // b.none
  44b66c:	mov	x1, #0xffffffffffffc400    	// #-15360
  44b670:	add	x2, x2, x1
  44b674:	cmp	x2, #0x7fe
  44b678:	b.le	44b750 <ferror@plt+0x477c0>
  44b67c:	ands	x0, x6, #0xc00000
  44b680:	b.eq	44b7e8 <ferror@plt+0x47858>  // b.none
  44b684:	cmp	x0, #0x400, lsl #12
  44b688:	b.eq	44b908 <ferror@plt+0x47978>  // b.none
  44b68c:	cmp	x0, #0x800, lsl #12
  44b690:	csel	w7, w4, wzr, eq  // eq = none
  44b694:	cbnz	w7, 44b7e8 <ferror@plt+0x47858>
  44b698:	mov	w0, #0x14                  	// #20
  44b69c:	mov	x1, #0xffffffffffffffff    	// #-1
  44b6a0:	mov	x2, #0x7fe                 	// #2046
  44b6a4:	b.ne	44b794 <ferror@plt+0x47804>  // b.any
  44b6a8:	cmp	w4, #0x0
  44b6ac:	add	x3, x1, #0x8
  44b6b0:	csel	x1, x3, x1, ne  // ne = any
  44b6b4:	and	x3, x1, #0x80000000000000
  44b6b8:	cbnz	w7, 44b79c <ferror@plt+0x4780c>
  44b6bc:	cbnz	x3, 44b7a4 <ferror@plt+0x47814>
  44b6c0:	lsr	x1, x1, #3
  44b6c4:	and	w3, w2, #0x7ff
  44b6c8:	and	x4, x4, #0xff
  44b6cc:	bfi	x1, x3, #52, #12
  44b6d0:	orr	x19, x1, x4, lsl #63
  44b6d4:	bl	44b950 <ferror@plt+0x479c0>
  44b6d8:	fmov	d0, x19
  44b6dc:	ldr	x19, [sp, #16]
  44b6e0:	ldp	x29, x30, [sp], #48
  44b6e4:	ret
  44b6e8:	orr	x1, x0, x5
  44b6ec:	cbnz	x2, 44b704 <ferror@plt+0x47774>
  44b6f0:	cbnz	x1, 44b7c0 <ferror@plt+0x47830>
  44b6f4:	mov	w2, #0x0                   	// #0
  44b6f8:	mov	w0, #0x0                   	// #0
  44b6fc:	mov	x1, #0x0                   	// #0
  44b700:	b	44b730 <ferror@plt+0x477a0>
  44b704:	cbz	x1, 44b7f8 <ferror@plt+0x47868>
  44b708:	mov	x3, #0x7fff                	// #32767
  44b70c:	extr	x1, x0, x5, #60
  44b710:	lsr	x0, x0, #50
  44b714:	cmp	x2, x3
  44b718:	lsr	x1, x1, #3
  44b71c:	eor	w0, w0, #0x1
  44b720:	orr	x1, x1, #0x8000000000000
  44b724:	csel	w0, w0, wzr, eq  // eq = none
  44b728:	mov	w2, #0x7ff                 	// #2047
  44b72c:	nop
  44b730:	and	x4, x4, #0xff
  44b734:	bfi	x1, x2, #52, #12
  44b738:	orr	x19, x1, x4, lsl #63
  44b73c:	cbnz	w0, 44b6d4 <ferror@plt+0x47744>
  44b740:	fmov	d0, x19
  44b744:	ldr	x19, [sp, #16]
  44b748:	ldp	x29, x30, [sp], #48
  44b74c:	ret
  44b750:	cmp	x2, #0x0
  44b754:	b.le	44b808 <ferror@plt+0x47878>
  44b758:	cmp	xzr, x3, lsl #7
  44b75c:	mov	w7, #0x0                   	// #0
  44b760:	cset	x1, ne  // ne = any
  44b764:	orr	x5, x1, x5, lsr #60
  44b768:	orr	x1, x5, x0, lsl #4
  44b76c:	mov	w0, #0x0                   	// #0
  44b770:	tst	x5, #0x7
  44b774:	b.eq	44b8c0 <ferror@plt+0x47930>  // b.none
  44b778:	and	x3, x6, #0xc00000
  44b77c:	cmp	x3, #0x400, lsl #12
  44b780:	b.eq	44b7d8 <ferror@plt+0x47848>  // b.none
  44b784:	cmp	x3, #0x800, lsl #12
  44b788:	mov	w0, #0x10                  	// #16
  44b78c:	b.eq	44b6a8 <ferror@plt+0x47718>  // b.none
  44b790:	cbz	x3, 44b8cc <ferror@plt+0x4793c>
  44b794:	and	x3, x1, #0x80000000000000
  44b798:	cbz	w7, 44b7a0 <ferror@plt+0x47810>
  44b79c:	orr	w0, w0, #0x8
  44b7a0:	cbz	x3, 44b8c0 <ferror@plt+0x47930>
  44b7a4:	cmp	x2, #0x7fe
  44b7a8:	add	x2, x2, #0x1
  44b7ac:	b.eq	44b868 <ferror@plt+0x478d8>  // b.none
  44b7b0:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  44b7b4:	and	w2, w2, #0x7ff
  44b7b8:	and	x1, x3, x1, lsr #3
  44b7bc:	b	44b730 <ferror@plt+0x477a0>
  44b7c0:	and	x3, x6, #0xc00000
  44b7c4:	mov	w7, #0x1                   	// #1
  44b7c8:	cmp	x3, #0x400, lsl #12
  44b7cc:	mov	x2, #0x0                   	// #0
  44b7d0:	mov	x1, #0x1                   	// #1
  44b7d4:	b.ne	44b784 <ferror@plt+0x477f4>  // b.any
  44b7d8:	cbnz	w4, 44b7e0 <ferror@plt+0x47850>
  44b7dc:	add	x1, x1, #0x8
  44b7e0:	mov	w0, #0x10                  	// #16
  44b7e4:	b	44b6b4 <ferror@plt+0x47724>
  44b7e8:	mov	w2, #0x7ff                 	// #2047
  44b7ec:	mov	w0, #0x14                  	// #20
  44b7f0:	mov	x1, #0x0                   	// #0
  44b7f4:	b	44b730 <ferror@plt+0x477a0>
  44b7f8:	mov	w2, #0x7ff                 	// #2047
  44b7fc:	mov	w0, #0x0                   	// #0
  44b800:	mov	x1, #0x0                   	// #0
  44b804:	b	44b730 <ferror@plt+0x477a0>
  44b808:	cmn	x2, #0x34
  44b80c:	b.lt	44b7c0 <ferror@plt+0x47830>  // b.tstop
  44b810:	mov	x3, #0x3d                  	// #61
  44b814:	sub	x7, x3, x2
  44b818:	orr	x0, x0, #0x8000000000000
  44b81c:	cmp	x7, #0x3f
  44b820:	b.le	44b8e0 <ferror@plt+0x47950>
  44b824:	add	w1, w2, #0x43
  44b828:	cmp	x7, #0x40
  44b82c:	mov	w3, #0xfffffffd            	// #-3
  44b830:	sub	w2, w3, w2
  44b834:	lsl	x1, x0, x1
  44b838:	orr	x1, x5, x1
  44b83c:	csel	x5, x1, x5, ne  // ne = any
  44b840:	lsr	x0, x0, x2
  44b844:	cmp	x5, #0x0
  44b848:	cset	x1, ne  // ne = any
  44b84c:	orr	x1, x1, x0
  44b850:	cmp	x1, #0x0
  44b854:	cset	w7, ne  // ne = any
  44b858:	tst	x1, #0x7
  44b85c:	b.eq	44b8a4 <ferror@plt+0x47914>  // b.none
  44b860:	mov	x2, #0x0                   	// #0
  44b864:	b	44b778 <ferror@plt+0x477e8>
  44b868:	mov	w3, w2
  44b86c:	ands	x1, x6, #0xc00000
  44b870:	b.eq	44b898 <ferror@plt+0x47908>  // b.none
  44b874:	cmp	x1, #0x400, lsl #12
  44b878:	b.eq	44b920 <ferror@plt+0x47990>  // b.none
  44b87c:	cmp	x1, #0x800, lsl #12
  44b880:	mov	w5, #0x7fe                 	// #2046
  44b884:	csel	w1, w4, wzr, eq  // eq = none
  44b888:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  44b88c:	cmp	w1, #0x0
  44b890:	csel	w3, w3, w5, ne  // ne = any
  44b894:	csel	x1, xzr, x2, ne  // ne = any
  44b898:	mov	w2, #0x14                  	// #20
  44b89c:	orr	w0, w0, w2
  44b8a0:	b	44b6c8 <ferror@plt+0x47738>
  44b8a4:	and	x3, x1, #0x80000000000000
  44b8a8:	cbnz	x1, 44b938 <ferror@plt+0x479a8>
  44b8ac:	nop
  44b8b0:	mov	w0, #0x0                   	// #0
  44b8b4:	mov	x2, #0x1                   	// #1
  44b8b8:	cbnz	x3, 44b7b0 <ferror@plt+0x47820>
  44b8bc:	mov	x2, #0x0                   	// #0
  44b8c0:	and	w2, w2, #0x7ff
  44b8c4:	lsr	x1, x1, #3
  44b8c8:	b	44b730 <ferror@plt+0x477a0>
  44b8cc:	and	x3, x1, #0xf
  44b8d0:	cmp	x3, #0x4
  44b8d4:	add	x3, x1, #0x4
  44b8d8:	csel	x1, x3, x1, ne  // ne = any
  44b8dc:	b	44b6b4 <ferror@plt+0x47724>
  44b8e0:	add	w1, w2, #0x3
  44b8e4:	sub	w2, w3, w2
  44b8e8:	lsl	x3, x5, x1
  44b8ec:	cmp	x3, #0x0
  44b8f0:	cset	x3, ne  // ne = any
  44b8f4:	lsr	x2, x5, x2
  44b8f8:	orr	x2, x2, x3
  44b8fc:	lsl	x0, x0, x1
  44b900:	orr	x1, x0, x2
  44b904:	b	44b850 <ferror@plt+0x478c0>
  44b908:	cbz	w4, 44b7e8 <ferror@plt+0x47858>
  44b90c:	mov	w7, #0x0                   	// #0
  44b910:	mov	w0, #0x14                  	// #20
  44b914:	mov	x2, #0x7fe                 	// #2046
  44b918:	mov	x1, #0xffffffffffffffff    	// #-1
  44b91c:	b	44b6b4 <ferror@plt+0x47724>
  44b920:	cmp	w4, #0x0
  44b924:	mov	w1, #0x7fe                 	// #2046
  44b928:	csel	w3, w2, w1, eq  // eq = none
  44b92c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  44b930:	csel	x1, xzr, x2, eq  // eq = none
  44b934:	b	44b898 <ferror@plt+0x47908>
  44b938:	tbz	w6, #11, 44b8b0 <ferror@plt+0x47920>
  44b93c:	mov	w0, #0x0                   	// #0
  44b940:	mov	x2, #0x0                   	// #0
  44b944:	orr	w0, w0, #0x8
  44b948:	b	44b7a0 <ferror@plt+0x47810>
  44b94c:	nop
  44b950:	tbz	w0, #0, 44b960 <ferror@plt+0x479d0>
  44b954:	movi	v1.2s, #0x0
  44b958:	fdiv	s0, s1, s1
  44b95c:	mrs	x1, fpsr
  44b960:	tbz	w0, #1, 44b974 <ferror@plt+0x479e4>
  44b964:	fmov	s1, #1.000000000000000000e+00
  44b968:	movi	v2.2s, #0x0
  44b96c:	fdiv	s0, s1, s2
  44b970:	mrs	x1, fpsr
  44b974:	tbz	w0, #2, 44b994 <ferror@plt+0x47a04>
  44b978:	mov	w2, #0xc5ae                	// #50606
  44b97c:	mov	w1, #0x7f7fffff            	// #2139095039
  44b980:	movk	w2, #0x749d, lsl #16
  44b984:	fmov	s1, w1
  44b988:	fmov	s2, w2
  44b98c:	fadd	s0, s1, s2
  44b990:	mrs	x1, fpsr
  44b994:	tbz	w0, #3, 44b9a4 <ferror@plt+0x47a14>
  44b998:	movi	v1.2s, #0x80, lsl #16
  44b99c:	fmul	s0, s1, s1
  44b9a0:	mrs	x1, fpsr
  44b9a4:	tbz	w0, #4, 44b9bc <ferror@plt+0x47a2c>
  44b9a8:	mov	w0, #0x7f7fffff            	// #2139095039
  44b9ac:	fmov	s2, #1.000000000000000000e+00
  44b9b0:	fmov	s1, w0
  44b9b4:	fsub	s0, s1, s2
  44b9b8:	mrs	x0, fpsr
  44b9bc:	ret
  44b9c0:	stp	x29, x30, [sp, #-64]!
  44b9c4:	mov	x29, sp
  44b9c8:	stp	x19, x20, [sp, #16]
  44b9cc:	adrp	x20, 4ab000 <ferror@plt+0xa7070>
  44b9d0:	add	x20, x20, #0xde0
  44b9d4:	stp	x21, x22, [sp, #32]
  44b9d8:	adrp	x21, 4ab000 <ferror@plt+0xa7070>
  44b9dc:	add	x21, x21, #0xdd0
  44b9e0:	sub	x20, x20, x21
  44b9e4:	mov	w22, w0
  44b9e8:	stp	x23, x24, [sp, #48]
  44b9ec:	mov	x23, x1
  44b9f0:	mov	x24, x2
  44b9f4:	bl	403420 <memcpy@plt-0x40>
  44b9f8:	cmp	xzr, x20, asr #3
  44b9fc:	b.eq	44ba28 <ferror@plt+0x47a98>  // b.none
  44ba00:	asr	x20, x20, #3
  44ba04:	mov	x19, #0x0                   	// #0
  44ba08:	ldr	x3, [x21, x19, lsl #3]
  44ba0c:	mov	x2, x24
  44ba10:	add	x19, x19, #0x1
  44ba14:	mov	x1, x23
  44ba18:	mov	w0, w22
  44ba1c:	blr	x3
  44ba20:	cmp	x20, x19
  44ba24:	b.ne	44ba08 <ferror@plt+0x47a78>  // b.any
  44ba28:	ldp	x19, x20, [sp, #16]
  44ba2c:	ldp	x21, x22, [sp, #32]
  44ba30:	ldp	x23, x24, [sp, #48]
  44ba34:	ldp	x29, x30, [sp], #64
  44ba38:	ret
  44ba3c:	nop
  44ba40:	ret
  44ba44:	nop
  44ba48:	adrp	x2, 4ac000 <ferror@plt+0xa8070>
  44ba4c:	mov	x1, #0x0                   	// #0
  44ba50:	ldr	x2, [x2, #1448]
  44ba54:	b	403620 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000044ba58 <.fini>:
  44ba58:	stp	x29, x30, [sp, #-16]!
  44ba5c:	mov	x29, sp
  44ba60:	ldp	x29, x30, [sp], #16
  44ba64:	ret
