{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@134:154@HdlStmProcess", "        end\n      end\n    end\n  end\n\n  always @(posedge adc_clk or posedge adc_rst) begin\n    if (adc_rst == 1'b1) begin\n      adc_waddr_rel_t <= 'd0;\n      adc_waddr_rel <= 'd0;\n    end else begin\n      if ((adc_wr_int == 1'b1) && (adc_waddr_int[2:0] == 3'h7)) begin\n        adc_waddr_rel_t <= ~adc_waddr_rel_t;\n        adc_waddr_rel <= adc_waddr_int;\n      end\n    end\n  end\n\n  // read interface\n\n  assign dma_xfer_status = 4'd0;\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[139, "  always @(posedge adc_clk or posedge adc_rst) begin\n"], [140, "    if (adc_rst == 1'b1) begin\n"]], "Add": [[140, "  always @(posedge adc_clk) begin\n"], [140, "    if (adc_rst_s == 1'b1) begin\n"]]}}