Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:00:03 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.342        0.000                      0                  928        0.044        0.000                      0                  928        3.225        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.342        0.000                      0                  928        0.044        0.000                      0                  928        3.225        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.727ns (21.226%)  route 2.698ns (78.774%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 r  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 r  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.426     1.430    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     1.607 r  fsm1/p_int0_addr0[3]_INST_0_i_1/O
                         net (fo=46, routed)          0.416     2.023    fsm0/out_reg[0]_1
    SLICE_X20Y115        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.205 r  fsm0/done_buf[1]_i_1__0/O
                         net (fo=53, routed)          1.256     3.461    mult_pipe0/out_tmp0/RSTP
    DSP48E2_X0Y46        DSP_OUTPUT                                   r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X0Y46        DSP_OUTPUT                                   r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y46        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    mult_pipe0/out_tmp0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.727ns (24.855%)  route 2.198ns (75.145%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 r  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 r  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.426     1.430    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     1.607 r  fsm1/p_int0_addr0[3]_INST_0_i_1/O
                         net (fo=46, routed)          0.416     2.023    fsm0/out_reg[0]_1
    SLICE_X20Y115        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.205 r  fsm0/done_buf[1]_i_1__0/O
                         net (fo=53, routed)          0.756     2.961    mult_pipe0/out_tmp_reg/RSTP
    DSP48E2_X1Y47        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y47        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.673ns (24.278%)  route 2.099ns (75.721%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 f  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 f  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.407     1.411    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.511 f  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.469     1.980    p_int_read0_0/DSP_A_B_DATA_INST
    SLICE_X19Y111        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     2.185 r  p_int_read0_0/out_tmp0_i_13/O
                         net (fo=1, routed)           0.623     2.808    mult_pipe1/out_tmp0/B[2]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[2])
                                                     -0.301     6.708    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.584ns (20.405%)  route 2.278ns (79.595%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 r  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 r  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.407     1.411    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.511 r  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.457     1.968    mult_pipe1/out_tmp_reg[0]__0_0
    SLICE_X18Y109        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.084 r  mult_pipe1/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.814     2.898    mult_pipe1/out_tmp_reg/RSTP
    DSP48E2_X1Y44        DSP_OUTPUT                                   r  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X1Y44        DSP_OUTPUT                                   r  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.668ns (24.194%)  route 2.093ns (75.806%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 f  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 f  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.407     1.411    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.511 f  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.536     2.047    p_int_read0_0/DSP_A_B_DATA_INST
    SLICE_X19Y108        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     2.247 r  p_int_read0_0/out_tmp0_i_5/O
                         net (fo=1, routed)           0.550     2.797    mult_pipe1/out_tmp0/B[10]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     6.710    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.673ns (24.571%)  route 2.066ns (75.429%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 f  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 f  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.407     1.411    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.511 f  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.608     2.119    p_int_read0_0/DSP_A_B_DATA_INST
    SLICE_X19Y107        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     2.324 r  p_int_read0_0/out_tmp0_i_7/O
                         net (fo=1, routed)           0.451     2.775    mult_pipe1/out_tmp0/B[8]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.582ns (19.675%)  route 2.376ns (80.325%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 f  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 f  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.407     1.411    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.511 f  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.455     1.966    mult_pipe1/out_tmp_reg[0]__0_0
    SLICE_X18Y109        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     2.080 r  mult_pipe1/out[31]_i_1/O
                         net (fo=33, routed)          0.914     2.994    bin_read1_0/bin_read1_0_write_en
    SLICE_X18Y102        FDRE                                         r  bin_read1_0/out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.024     7.024    bin_read1_0/clk
    SLICE_X18Y102        FDRE                                         r  bin_read1_0/out_reg[6]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y102        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     6.947    bin_read1_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.727ns (25.052%)  route 2.175ns (74.948%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 r  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 r  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.426     1.430    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     1.607 r  fsm1/p_int0_addr0[3]_INST_0_i_1/O
                         net (fo=46, routed)          0.416     2.023    fsm0/out_reg[0]_1
    SLICE_X20Y115        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.205 r  fsm0/done_buf[1]_i_1__0/O
                         net (fo=53, routed)          0.733     2.938    mult_pipe0/SR[0]
    SLICE_X19Y117        FDRE                                         r  mult_pipe0/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.026     7.026    mult_pipe0/clk
    SLICE_X19Y117        FDRE                                         r  mult_pipe0/out_reg[2]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y117        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.919    mult_pipe0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.727ns (25.052%)  route 2.175ns (74.948%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 r  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 r  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.426     1.430    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     1.607 r  fsm1/p_int0_addr0[3]_INST_0_i_1/O
                         net (fo=46, routed)          0.416     2.023    fsm0/out_reg[0]_1
    SLICE_X20Y115        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     2.205 r  fsm0/done_buf[1]_i_1__0/O
                         net (fo=53, routed)          0.733     2.938    mult_pipe0/SR[0]
    SLICE_X19Y117        FDRE                                         r  mult_pipe0/out_tmp_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.026     7.026    mult_pipe0/clk
    SLICE_X19Y117        FDRE                                         r  mult_pipe0/out_tmp_reg[2]__0/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y117        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     6.919    mult_pipe0/out_tmp_reg[2]__0
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0__0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.964%)  route 2.037ns (76.036%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.036     0.036    fsm1/clk
    SLICE_X17Y118        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm1/out_reg[0]/Q
                         net (fo=16, routed)          0.493     0.625    fsm1/out_reg_n_0_[0]
    SLICE_X16Y120        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.799 f  fsm1/q_int0_write_en_INST_0_i_2/O
                         net (fo=1, routed)           0.107     0.906    fsm2/q_int0_write_en
    SLICE_X16Y121        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.004 f  fsm2/q_int0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.407     1.411    fsm1/q_int0_write_en_0
    SLICE_X17Y116        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.511 f  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.702     2.213    p_int_read0_0/DSP_A_B_DATA_INST
    SLICE_X18Y108        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     2.387 r  p_int_read0_0/out_tmp0__0_i_11/O
                         net (fo=1, routed)           0.328     2.715    mult_pipe1/out_tmp0__0/A[6]
    DSP48E2_X1Y43        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0__0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=414, unset)          0.044     7.044    mult_pipe1/out_tmp0__0/CLK
    DSP48E2_X1Y43        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y43        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.311     6.698    mult_pipe1/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X21Y115        FDRE                                         r  mult_pipe0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[12]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/Q[12]
    SLICE_X21Y114        FDRE                                         r  bin_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.018     0.018    bin_read0_0/clk
    SLICE_X21Y114        FDRE                                         r  bin_read0_0/out_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y114        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X20Y114        FDRE                                         r  mult_pipe0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[6]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read0_0/Q[6]
    SLICE_X21Y114        FDRE                                         r  bin_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.018     0.018    bin_read0_0/clk
    SLICE_X21Y114        FDRE                                         r  bin_read0_0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y114        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X21Y116        FDRE                                         r  mult_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read0_0/Q[9]
    SLICE_X21Y115        FDRE                                         r  bin_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X21Y115        FDRE                                         r  bin_read0_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y115        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.012     0.012    fsm/clk
    SLICE_X17Y120        FDRE                                         r  fsm/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    fsm/out_reg_n_0_[0]
    SLICE_X17Y120        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  fsm/out[0]_i_1__1/O
                         net (fo=1, routed)           0.015     0.110    fsm/fsm_in1105_out
    SLICE_X17Y120        FDRE                                         r  fsm/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.018     0.018    fsm/clk
    SLICE_X17Y120        FDRE                                         r  fsm/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X21Y115        FDRE                                         r  mult_pipe0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[0]/Q
                         net (fo=1, routed)           0.067     0.118    bin_read0_0/Q[0]
    SLICE_X21Y113        FDRE                                         r  bin_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X21Y113        FDRE                                         r  bin_read0_0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y113        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 par_reset/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.000%)  route 0.053ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.012     0.012    par_reset/clk
    SLICE_X17Y118        FDRE                                         r  par_reset/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  par_reset/out_reg[0]/Q
                         net (fo=8, routed)           0.037     0.088    fsm1/par_reset_out
    SLICE_X17Y118        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.102 r  fsm1/out[0]_i_1__11/O
                         net (fo=1, routed)           0.016     0.118    par_done_reg1/out_reg[0]_1
    SLICE_X17Y118        FDRE                                         r  par_done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.018     0.018    par_done_reg1/clk
    SLICE_X17Y118        FDRE                                         r  par_done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y118        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X18Y106        FDRE                                         r  mult_pipe1/out_tmp_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y106        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[12]__0/Q
                         net (fo=1, routed)           0.067     0.119    mult_pipe1/out_tmp_reg[12]__0_n_0
    SLICE_X18Y105        FDRE                                         r  mult_pipe1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.019     0.019    mult_pipe1/clk
    SLICE_X18Y105        FDRE                                         r  mult_pipe1/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y105        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.185%)  route 0.070ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y115        FDRE                                         r  mult_pipe0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[17]/Q
                         net (fo=1, routed)           0.070     0.121    bin_read0_0/Q[17]
    SLICE_X20Y115        FDRE                                         r  bin_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X20Y115        FDRE                                         r  bin_read0_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y115        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X20Y114        FDRE                                         r  mult_pipe0/out_tmp_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[7]__0/Q
                         net (fo=1, routed)           0.068     0.120    mult_pipe0/out_tmp_reg[7]__0_n_0
    SLICE_X21Y114        FDRE                                         r  mult_pipe0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X21Y114        FDRE                                         r  mult_pipe0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y114        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.012     0.012    j0/clk
    SLICE_X17Y116        FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  j0/out_reg[0]/Q
                         net (fo=7, routed)           0.032     0.083    fsm1/s_int0_addr0[3][0]
    SLICE_X17Y116        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     0.116 r  fsm1/out[1]_i_1__6/O
                         net (fo=1, routed)           0.006     0.122    j0/D[1]
    SLICE_X17Y116        FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=414, unset)          0.018     0.018    j0/clk
    SLICE_X17Y116        FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y116        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y46  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y47  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y42  mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y44  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X17Y119  A_i_j_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y110  A_i_j_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y111  A_i_j_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y111  A_i_j_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y110  A_i_j_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y110  A_i_j_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y119  A_i_j_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y110  A_i_j_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y110  A_i_j_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y119  A_i_j_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y119  A_i_j_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y111  A_i_j_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y110  A_i_j_0/out_reg[12]/C



