#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 18 15:45:26 2024
# Process ID: 10572
# Current directory: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16720 D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.xpr
# Log file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/vivado.log
# Journal file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -install_path F:/EDA/modeltech64_10.6d/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/EDA/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/EDA/modeltech64_10.6d/vivado_sim/modelsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
Reading F:/EDA/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {top_wrapper_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying F:\EDA\modeltech64_10.6d\vivado_sim\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:46:01 on Apr 18,2024
# vlog -64 -incr -work xil_defaultlib ../../../../../DVBS/alpharandomization.v ../../../../../DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v ../../../../../DVBS/RS1.v ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v ../../../../dbvs.srcs/sources_1/new/Random_Gen_8.v ../../../../dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v ../../../../dbvs.ip_user_files/bd/top/sim/top.v ../../../../dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v ../../../../dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v 
# -- Compiling module alpharandomization
# -- Compiling module Integer_Input_RS_Encoder_HDL_Optimized
# -- Compiling module RS1
# ** Error (suppressible): ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v(33): (vlog-2388) 'simstart' already declared in this scope (RS_EN_GEN).
# ** Error (suppressible): ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v(34): (vlog-2388) 'simend' already declared in this scope (RS_EN_GEN).
# ** Error (suppressible): ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v(35): (vlog-2388) 'load' already declared in this scope (RS_EN_GEN).
# -- Compiling module Rand_Gen_8
# -- Compiling module top_sim_clk_gen_0_0
# -- Compiling module top
# -- Compiling module top_alpharandomization_0_0
# -- Compiling module top_xlconstant_0_0
# -- Compiling module top_RS1_0_0
# -- Compiling module top_RS_EN_GEN_0_0
# -- Compiling module top_Rand_Gen_8_0_0
# -- Compiling module top_xlconstant_0_1
# -- Compiling module top_wrapper
# End time: 15:46:02 on Apr 18,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# child process exited abnormally
# Error in macro ./top_wrapper_compile.do line 31
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:46:01 on Apr 18,2024
# vlog -64 -incr -work xil_defaultlib ../../../../../DVBS/alpharandomization.v ../../../../../DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v ../../../../../DVBS/RS1.v ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v ../../../../dbvs.srcs/sources_1/new/Random_Gen_8.v ../../../../dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v ../../../../dbvs.ip_user_files/bd/top/sim/top.v ../../../../dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v ../../../../dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v 
# -- Compiling module alpharandomization
# -- Compiling module Integer_Input_RS_Encoder_HDL_Optimized
# -- Compiling module RS1
# ** Error (suppressible): ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v(33): (vlog-2388) 'simstart' already declared in this scope (RS_EN_GEN).
# ** Error (suppressible): ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v(34): (vlog-2388) 'simend' already declared in this scope (RS_EN_GEN).
# ** Error (suppressible): ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v(35): (vlog-2388) 'load' already declared in this scope (RS_EN_GEN).
# -- Compiling module Rand_Gen_8
# -- Compiling module top_sim_clk_gen_0_0
# -- Compiling module top
# -- Compiling module top_alpharandomization_0_0
# -- Compiling module top_xlconstant_0_0
# -- Compiling module top_RS1_0_0
# -- Compiling module top_RS_EN_GEN_0_0
# -- Compiling module top_Rand_Gen_8_0_0
# -- Compiling module top_xlconstant_0_1
# -- Compiling module top_wrapper
# End time: 15:46:02 on Apr 18,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\EDA\modeltech64_10.6d\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../../DVBS/alpharandomization.v ../../../../../DVBS/Integ..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\EDA\\modeltech64_10.6d\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../../DVBS/alpharandomization.v" \
# "../../../../../DVBS/Integer_In..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 789.582 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 789.582 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
Adding cell -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:alpharandomization:1.0 - alpharandomization_0
Adding cell -- xilinx.com:module_ref:RS1:1.0 - RS1_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:RS_EN_GEN:1.0 - RS_EN_GEN_0
Adding cell -- xilinx.com:module_ref:Rand_Gen_8:1.0 - Rand_Gen_8_0
Successfully read diagram <top> from BD file <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd>
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding cell -- xilinx.com:module_ref:RS_EN_GEN:1.0 - RS_EN_GEN_0
Successfully read diagram <rs_en_test> from BD file <D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd>
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd'
INFO: [IP_Flow 19-1972] Upgraded rs_en_test_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /Rand_Gen_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rand_Gen_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path F:/EDA/modeltech64_10.6d/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/EDA/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/EDA/modeltech64_10.6d/vivado_sim/modelsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
Reading F:/EDA/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {top_wrapper_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying F:\EDA\modeltech64_10.6d\vivado_sim\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:48:17 on Apr 18,2024
# vlog -64 -incr -work xil_defaultlib ../../../../../DVBS/alpharandomization.v ../../../../../DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v ../../../../../DVBS/RS1.v ../../../../dbvs.srcs/sources_1/new/RS_EN_GEN.v ../../../../dbvs.srcs/sources_1/new/Random_Gen_8.v ../../../../dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v ../../../../dbvs.ip_user_files/bd/top/sim/top.v ../../../../dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v ../../../../dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v ../../../../dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v 
# -- Skipping module alpharandomization
# -- Skipping module Integer_Input_RS_Encoder_HDL_Optimized
# -- Skipping module RS1
# -- Compiling module RS_EN_GEN
# -- Skipping module Rand_Gen_8
# -- Skipping module top_sim_clk_gen_0_0
# -- Skipping module top
# -- Skipping module top_alpharandomization_0_0
# -- Skipping module top_xlconstant_0_0
# -- Skipping module top_RS1_0_0
# -- Skipping module top_RS_EN_GEN_0_0
# -- Skipping module top_Rand_Gen_8_0_0
# -- Skipping module top_xlconstant_0_1
# -- Skipping module top_wrapper
# 
# Top level modules:
# 	top_wrapper
# End time: 15:48:18 on Apr 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:48:18 on Apr 18,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:48:18 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/modelsim'
Program launched (PID=19656)
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd'
INFO: [IP_Flow 19-1972] Upgraded rs_en_test_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /Rand_Gen_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rand_Gen_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/Random_Gen_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rand_Gen_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Rand_Gen_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.Rand_Gen_8
Compiling module xil_defaultlib.top_Rand_Gen_8_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10.0,IN...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -protoinst "protoinst_files/rs_en_test.protoinst" -view {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
open_wave_config D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.250 ; gain = 0.000
run 100 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
startgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_HIGH}] [get_bd_cells sim_clk_gen_0]
endgroup
startgroup
endgroup
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd'
INFO: [IP_Flow 19-1972] Upgraded rs_en_test_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /Rand_Gen_8_0/rst_n(ACTIVE_LOW) and /sim_clk_gen_0/sync_rst(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /RS_EN_GEN_0/rst_n(ACTIVE_LOW) and /sim_clk_gen_0/sync_rst(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/reset_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/reset_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Rand_Gen_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_LOW}] [get_bd_cells sim_clk_gen_0]
endgroup
save_bd_design
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /Rand_Gen_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rand_Gen_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/Random_Gen_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rand_Gen_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Rand_Gen_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.Rand_Gen_8
Compiling module xil_defaultlib.top_Rand_Gen_8_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10.0,IN...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1870.723 ; gain = 0.000
run 10 us
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/Random_Gen_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rand_Gen_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Rand_Gen_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.Rand_Gen_8
Compiling module xil_defaultlib.top_Rand_Gen_8_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10.0,IN...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1870.723 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/Random_Gen_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rand_Gen_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Rand_Gen_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.Rand_Gen_8
Compiling module xil_defaultlib.top_Rand_Gen_8_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10.0,IN...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -protoinst "protoinst_files/rs_en_test.protoinst" -view {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
open_wave_config D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.723 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.723 ; gain = 0.000
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/rs_en_test/rs_en_test.bd'
INFO: [IP_Flow 19-1972] Upgraded rs_en_test_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\rs_en_test\rs_en_test.bd> 
Upgrading 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_RS_EN_GEN_0_0 from RS_EN_GEN_v1_0 1.0 to RS_EN_GEN_v1_0 1.0
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-927] Following properties on pin /alpharandomization_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS1_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /Rand_Gen_8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /RS_EN_GEN_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=top_sim_clk_gen_0_0_clk 
Wrote  : <D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alpharandomization_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_EN_GEN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rand_Gen_8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/synth/top.hwdef
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Xilinx_vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/alpharandomization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alpharandomization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/DVBS/RS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/RS_EN_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS_EN_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/new/Random_Gen_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rand_Gen_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_alpharandomization_0_0/sim/top_alpharandomization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alpharandomization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS1_0_0/sim/top_RS1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_RS_EN_GEN_0_0/sim/top_RS_EN_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_EN_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_Rand_Gen_8_0_0/sim/top_Rand_Gen_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Rand_Gen_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/bd/top/ip/top_xlconstant_0_1/sim/top_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/FPGA/Xilinx_vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d6bd0652c506452fac9124e4bf05d4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_wrapper_behav xil_defaultlib.top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS1
Compiling module xil_defaultlib.top_RS1_0_0
Compiling module xil_defaultlib.RS_EN_GEN
Compiling module xil_defaultlib.top_RS_EN_GEN_0_0
Compiling module xil_defaultlib.Rand_Gen_8
Compiling module xil_defaultlib.top_Rand_Gen_8_0_0
Compiling module xil_defaultlib.alpharandomization
Compiling module xil_defaultlib.top_alpharandomization_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10.0,IN...
Compiling module xil_defaultlib.top_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_wrapper_behav -key {Behavioral:sim_1:Functional:top_wrapper} -tclbatch {top_wrapper.tcl} -protoinst "protoinst_files/top.protoinst" -protoinst "protoinst_files/rs_en_test.protoinst" -view {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rs_en_test.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/rs_en_test.protoinst for the following reason(s):
There are no instances of module "rs_en_test" in the design.

Time resolution is 1 ps
open_wave_config D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg
source top_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1928.082 ; gain = 0.129
save_wave_config {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 16:15:38 2024...
