<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='usb_phy.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: usb_phy
    <br/>
    Created: Sep 16, 2002
    <br/>
    Updated: Jul 31, 2011
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel
     <br/>
     conversion, bit stuffing/unstuffing, NRZI encoding decoding. Uses a
     <br/>
     simplified UTMI interface. Currently doesn't do any error checking in
     <br/>
     the RX section (should probably check for bit unstuffing errors).
     <br/>
     Otherwise complete and fully functional.
     <br/>
     There is currently no test bench available. This core is very simple
     <br/>
     and is proven in hardware. I see no point of writing a test bench at
     <br/>
     this time.
     <br/>
     I expect the users of this core to have some fundamental USB
     <br/>
     knowledge and be familiar with the UTMI specification and with the
     <br/>
     general USB transceivers (e.g. from philips). If you are not familiar
     <br/>
     with these two you should check out www.usb.org and read up on
     <br/>
     this subject ...
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - FPGA or ASIC implementation possible
     <br/>
     - 8 bit wide unidirectional UTMI interface
     <br/>
     - serial   parallel conversion
     <br/>
     - bit stuffing/unstuffing
     <br/>
     - NRZI encoding/Decoding
     <br/>
     - DPLL
     <br/>
     - Implemented in Verilog
     <br/>
     - Fully synthesizable (runs well over the required 48MHz in a Spartan II)
     <br/>
     - Very small: 111 LUTs (7%) of Spartan II XC2S50
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     This core is fully functional and completed.
     <br/>
     It was verified in hardware in an XESS XVC800 FPGA prototype
     <br/>
     board with an USB 1.1 IP core I have written.
     <br/>
    </p>
   </div>
   <div id="d_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    <h2>
     
      <br/>
      <font_size>
       this_ip_core_is_provided_by:
       "&gt;
      </font_size>
     
     <br/>
     <font size="-1">
      This IP Core is provided by:
     </font>
    </h2>
    <p id="p_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    </p>
    <p>
     <b>
      www.ASICS.ws - Solutions for your ASIC/FPGA needs -
     </b>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
