<img width=100% src="https://capsule-render.vercel.app/api?type=waving&color=4A90E2&height=120&section=header" alt="header"/> 

<a href="https://git.io/typing-svg">
    <img src="https://readme-typing-svg.herokuapp.com?font=Montserrat&weight=500&size=25&duration=4500&pause=500&color=4A90E2&width=435&lines=Hello%2C+I'm+MarcosG-Eng;FPGA+%26+Embedded+Systems+Developer;Hardware-Software+Integration+Enthusiast" alt="Typing SVG"/>
</a>

<div>
    <img src="./assets/about_marcos.gif" alt="About Me Terminal GIF"/>
</div>

---

### ğŸš€ About Me

I'm passionate about electronics, embedded systems, and FPGA development. I enjoy building efficient hardware-software solutions using MPSoC, RFSoC, and real-time Linux environments. My goal is to bridge the digital gap between high-performance logic and reliable embedded software.

---

### ğŸ› ï¸ Core Technologies & Tools

#### ğŸ§  Languages & Environments
- **VHDL**, **C/C++**, **Python**, **Structured Text**
- **Linux** (PetaLinux, Embedded), **Real-Time Processing**

#### ğŸ”§ FPGA & Embedded Tools
- Vivado, Vitis, Quartus Prime
- Hardware Platforms: Zynq, MPSoC, RFSoC
- Tcl scripting for automation and testing

#### ğŸ§° Toolchain & Workflow
- Git, GitHub, Make, Bash scripting
- Hardware validation and signal processing
- System-level integration and embedded debugging

---

### ğŸ“š Currently Exploring
[![Learning](https://skillicons.dev/icons?i=vhdl,vscode,bash)](https://skillicons.dev)

- **SystemVerilog for Verification**: Developing testbenches for functional simulation and validation  
- **AXI Protocols**: Integration and debugging of AXI4, AXI-Lite, and AXI-Stream interfaces in SoC designs  
- **PetaLinux**: Custom embedded Linux systems for MPSoC platforms  
- **Tcl Scripting**: Design automation and build flow optimization in Vivado  
---

### ğŸ“ˆ GitHub Stats
<div align="center">
    <img src="https://github-readme-stats.vercel.app/api?username=MarcosG-Eng&show_icons=true&theme=blue-green&hide_border=true" alt="GitHub Stats"/>
    <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=MarcosG-Eng&layout=compact&theme=blue-green&hide_border=true" alt="Top Languages"/>
</div>

---

### ğŸ“¬ Contact

If youâ€™re interested in collaborating or want to discuss embedded and FPGA projects, feel free to reach out:

ğŸ“§ **Email**: glmarcos99@gmail.com

---

<img width=100% src="https://capsule-render.vercel.app/api?type=waving&color=4A90E2&height=120&section=footer" alt="footer"/> 
