        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI$$ZI$$Base = .;
        * (DYNAMICCACHEABLEZI_C_CORE1)           /* base and end align to cache line size */
        . = ALIGN(CACHELINESIZE);
        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI$$ZI$$Limit = .;
        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI$$ZI$$Length = ABSOLUTE(DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI$$ZI$$Limit - DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI$$ZI$$Base);
