// Seed: 3513351759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input tri1 id_3
    , id_37,
    output tri0 id_4,
    input uwire id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input wire id_12,
    input tri id_13,
    input tri0 id_14,
    output wand id_15,
    input tri0 id_16,
    output tri1 id_17,
    input uwire id_18,
    input wor id_19,
    input tri0 id_20,
    output wor id_21,
    input uwire id_22,
    output tri1 id_23,
    output wor id_24,
    input supply0 id_25,
    output wand id_26,
    input tri0 id_27,
    input wor id_28,
    input tri0 id_29,
    input uwire id_30,
    input tri id_31,
    input tri0 id_32,
    input wand id_33,
    inout wire id_34,
    input uwire id_35
);
  wire id_38;
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_37
  );
endmodule
