{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:03:10 2019 " "Info: Processing started: Fri Oct 04 11:03:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[0\] OVERFLOW 10.966 ns Longest " "Info: Longest tpd from source pin \"SEL\[0\]\" to destination pin \"OVERFLOW\" is 10.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns SEL\[0\] 1 PIN PIN_Y9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 9; PIN Node = 'SEL\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 1008 0 168 1024 "SEL\[2..0\]" "" } { 584 800 816 1016 "SEL\[1\]" "" } { 304 305 320 1016 "SEL\[0\]" "" } { 600 816 832 1016 "SEL\[2\]" "" } { 568 784 800 1016 "SEL\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.865 ns) + CELL(0.346 ns) 5.983 ns MUX8x1Vector:inst1\|MUX8x1:inst1\|inst3~0 2 COMB LCCOMB_X33_Y21_N2 1 " "Info: 2: + IC(4.865 ns) + CELL(0.346 ns) = 5.983 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 1; COMB Node = 'MUX8x1Vector:inst1\|MUX8x1:inst1\|inst3~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { SEL[0] MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 } "NODE_NAME" } } { "ULA/MUX/MUX8x1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.985 ns) + CELL(1.998 ns) 10.966 ns OVERFLOW 3 PIN PIN_AA12 0 " "Info: 3: + IC(2.985 ns) + CELL(1.998 ns) = 10.966 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'OVERFLOW'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.983 ns" { MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 OVERFLOW } "NODE_NAME" } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 408 1160 1336 424 "OVERFLOW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 28.42 % ) " "Info: Total cell delay = 3.116 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.850 ns ( 71.58 % ) " "Info: Total interconnect delay = 7.850 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.966 ns" { SEL[0] MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 OVERFLOW } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.966 ns" { SEL[0] {} SEL[0]~combout {} MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 {} OVERFLOW {} } { 0.000ns 0.000ns 4.865ns 2.985ns } { 0.000ns 0.772ns 0.346ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:03:11 2019 " "Info: Processing ended: Fri Oct 04 11:03:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
