{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 21:50:57 2015 " "Info: Processing started: Thu Mar 19 21:50:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mimasuo240401 -c mimasuo240401 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mimasuo240401 -c mimasuo240401" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mimasuo240401.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mimasuo240401.v" { { "Info" "ISGN_ENTITY_NAME" "1 mimasuo240401 " "Info: Found entity 1: mimasuo240401" {  } { { "mimasuo240401.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 Verilog2.v(47) " "Warning (10229): Verilog HDL Expression warning at Verilog2.v(47): truncated literal to match 15 bits" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 jianpan " "Info: Found entity 1: jianpan" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 keylogic " "Info: Found entity 1: keylogic" {  } { { "Verilog3.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog4.v(21) " "Warning (10268): Verilog HDL information at Verilog4.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog4.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog4.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 newshumaguan " "Info: Found entity 1: newshumaguan" {  } { { "Verilog4.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog5.v(28) " "Warning (10268): Verilog HDL information at Verilog5.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog5.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog5.v(58) " "Warning (10268): Verilog HDL information at Verilog5.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog5.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 password " "Info: Found entity 1: password" {  } { { "Verilog5.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog6.v(14) " "Warning (10268): Verilog HDL information at Verilog6.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog6.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog6.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 bee " "Info: Found entity 1: bee" {  } { { "Verilog6.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_ready mimasuo240401.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at mimasuo240401.v(40): created implicit net for \"key_ready\"" {  } { { "mimasuo240401.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lemp mimasuo240401.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at mimasuo240401.v(45): created implicit net for \"lemp\"" {  } { { "mimasuo240401.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k1 mimasuo240401.v(64) " "Warning (10236): Verilog HDL Implicit Net warning at mimasuo240401.v(64): created implicit net for \"k1\"" {  } { { "mimasuo240401.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mimasuo240401 " "Info: Elaborating entity \"mimasuo240401\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keylogic keylogic:u2 " "Info: Elaborating entity \"keylogic\" for hierarchy \"keylogic:u2\"" {  } { { "mimasuo240401.v" "u2" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keypressdone Verilog3.v(18) " "Warning (10036): Verilog HDL or VHDL warning at Verilog3.v(18): object \"keypressdone\" assigned a value but never read" {  } { { "Verilog3.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog3.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keycode1 Verilog3.v(19) " "Warning (10036): Verilog HDL or VHDL warning at Verilog3.v(19): object \"keycode1\" assigned a value but never read" {  } { { "Verilog3.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog3.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jianpan jianpan:u1 " "Info: Elaborating entity \"jianpan\" for hierarchy \"jianpan:u1\"" {  } { { "mimasuo240401.v" "u1" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jud_flag Verilog2.v(30) " "Warning (10036): Verilog HDL or VHDL warning at Verilog2.v(30): object \"jud_flag\" assigned a value but never read" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog2.v(46) " "Warning (10230): Verilog HDL assignment warning at Verilog2.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "keynum_1 Verilog2.v(127) " "Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(127): variable \"keynum_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outcol_reg Verilog2.v(127) " "Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(127): variable \"outcol_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inrow_reg Verilog2.v(127) " "Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(127): variable \"inrow_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outcol_reg Verilog2.v(134) " "Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(134): variable \"outcol_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inrow_reg Verilog2.v(134) " "Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(134): variable \"inrow_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keynum_1 Verilog2.v(125) " "Warning (10240): Verilog HDL Always Construct warning at Verilog2.v(125): inferring latch(es) for variable \"keynum_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lemp Verilog2.v(15) " "Warning (10034): Output port \"lemp\" at Verilog2.v(15) has no driver" {  } { { "Verilog2.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newshumaguan newshumaguan:u3 " "Info: Elaborating entity \"newshumaguan\" for hierarchy \"newshumaguan:u3\"" {  } { { "mimasuo240401.v" "u3" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "password password:u4 " "Info: Elaborating entity \"password\" for hierarchy \"password:u4\"" {  } { { "mimasuo240401.v" "u4" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Verilog5.v(61) " "Warning (10230): Verilog HDL assignment warning at Verilog5.v(61): truncated value with size 32 to match size of target (3)" {  } { { "Verilog5.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Verilog5.v(91) " "Warning (10230): Verilog HDL assignment warning at Verilog5.v(91): truncated value with size 32 to match size of target (3)" {  } { { "Verilog5.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog5.v(126) " "Warning (10230): Verilog HDL assignment warning at Verilog5.v(126): truncated value with size 32 to match size of target (16)" {  } { { "Verilog5.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bee bee:u5 " "Info: Elaborating entity \"bee\" for hierarchy \"bee:u5\"" {  } { { "mimasuo240401.v" "u5" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog6.v(36) " "Warning (10230): Verilog HDL assignment warning at Verilog6.v(36): truncated value with size 32 to match size of target (16)" {  } { { "Verilog6.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog6.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "jianpan:u1\|WideOr2~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"jianpan:u1\|WideOr2~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Info: Parameter WIDTH_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mimasuo240401.mimasuo2404010.rtl.mif " "Info: Parameter INIT_FILE set to mimasuo240401.mimasuo2404010.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Verilog2.v" "WideOr2~0" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v" 145 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jianpan:u1\|altsyncram:WideOr2_rtl_0 " "Info: Elaborated megafunction instantiation \"jianpan:u1\|altsyncram:WideOr2_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jianpan:u1\|altsyncram:WideOr2_rtl_0 " "Info: Instantiated megafunction \"jianpan:u1\|altsyncram:WideOr2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Info: Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mimasuo240401.mimasuo2404010.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"mimasuo240401.mimasuo2404010.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tr01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tr01 " "Info: Found entity 1: altsyncram_tr01" {  } { { "db/altsyncram_tr01.tdf" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/db/altsyncram_tr01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "jianpan:u1\|state~17 " "Info: Register \"jianpan:u1\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "jianpan:u1\|state~18 " "Info: Register \"jianpan:u1\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "jianpan:u1\|state~19 " "Info: Register \"jianpan:u1\|state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt\[17\] " "Info: Register \"cnt\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt\[18\] " "Info: Register \"cnt\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.map.smsg " "Info: Generated suppressed messages file C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "mimasuo240401.v" "" { Text "C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Info: Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Info: Implemented 373 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Info: Implemented 5 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 19 21:51:17 2015 " "Info: Processing ended: Thu Mar 19 21:51:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
