
Bai6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0ac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030a0  0800a23c  0800a23c  0000b23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2dc  0800d2dc  0000f06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2dc  0800d2dc  0000e2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2e4  0800d2e4  0000f06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2e4  0800d2e4  0000e2e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2e8  0800d2e8  0000e2e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800d2ec  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f06c  2**0
                  CONTENTS
 10 .bss          000005bc  2000006c  2000006c  0000f06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000628  20000628  0000f06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a587  00000000  00000000  0000f09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004740  00000000  00000000  00029623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001780  00000000  00000000  0002dd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001220  00000000  00000000  0002f4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c48  00000000  00000000  00030708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021f97  00000000  00000000  00057350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e06c3  00000000  00000000  000792e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001599aa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000662c  00000000  00000000  001599f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007e  00000000  00000000  0016001c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a224 	.word	0x0800a224

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800a224 	.word	0x0800a224

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd0:	f000 b96a 	b.w	8000ea8 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	460c      	mov	r4, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14e      	bne.n	8000c96 <__udivmoddi4+0xaa>
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	458c      	cmp	ip, r1
 8000bfc:	4686      	mov	lr, r0
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	d962      	bls.n	8000cca <__udivmoddi4+0xde>
 8000c04:	b14a      	cbz	r2, 8000c1a <__udivmoddi4+0x2e>
 8000c06:	f1c2 0320 	rsb	r3, r2, #32
 8000c0a:	4091      	lsls	r1, r2
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c14:	4319      	orrs	r1, r3
 8000c16:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1e:	fa1f f68c 	uxth.w	r6, ip
 8000c22:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c26:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c2a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c32:	fb04 f106 	mul.w	r1, r4, r6
 8000c36:	4299      	cmp	r1, r3
 8000c38:	d90a      	bls.n	8000c50 <__udivmoddi4+0x64>
 8000c3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c42:	f080 8112 	bcs.w	8000e6a <__udivmoddi4+0x27e>
 8000c46:	4299      	cmp	r1, r3
 8000c48:	f240 810f 	bls.w	8000e6a <__udivmoddi4+0x27e>
 8000c4c:	3c02      	subs	r4, #2
 8000c4e:	4463      	add	r3, ip
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	fa1f f38e 	uxth.w	r3, lr
 8000c56:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c5a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c62:	fb00 f606 	mul.w	r6, r0, r6
 8000c66:	429e      	cmp	r6, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x94>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c72:	f080 80fc 	bcs.w	8000e6e <__udivmoddi4+0x282>
 8000c76:	429e      	cmp	r6, r3
 8000c78:	f240 80f9 	bls.w	8000e6e <__udivmoddi4+0x282>
 8000c7c:	4463      	add	r3, ip
 8000c7e:	3802      	subs	r0, #2
 8000c80:	1b9b      	subs	r3, r3, r6
 8000c82:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c86:	2100      	movs	r1, #0
 8000c88:	b11d      	cbz	r5, 8000c92 <__udivmoddi4+0xa6>
 8000c8a:	40d3      	lsrs	r3, r2
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d905      	bls.n	8000ca6 <__udivmoddi4+0xba>
 8000c9a:	b10d      	cbz	r5, 8000ca0 <__udivmoddi4+0xb4>
 8000c9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e7f5      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000ca6:	fab3 f183 	clz	r1, r3
 8000caa:	2900      	cmp	r1, #0
 8000cac:	d146      	bne.n	8000d3c <__udivmoddi4+0x150>
 8000cae:	42a3      	cmp	r3, r4
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xcc>
 8000cb2:	4290      	cmp	r0, r2
 8000cb4:	f0c0 80f0 	bcc.w	8000e98 <__udivmoddi4+0x2ac>
 8000cb8:	1a86      	subs	r6, r0, r2
 8000cba:	eb64 0303 	sbc.w	r3, r4, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	2d00      	cmp	r5, #0
 8000cc2:	d0e6      	beq.n	8000c92 <__udivmoddi4+0xa6>
 8000cc4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc8:	e7e3      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	f040 8090 	bne.w	8000df0 <__udivmoddi4+0x204>
 8000cd0:	eba1 040c 	sub.w	r4, r1, ip
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa1f f78c 	uxth.w	r7, ip
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cee:	fb07 f006 	mul.w	r0, r7, r6
 8000cf2:	4298      	cmp	r0, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x11c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x11a>
 8000d00:	4298      	cmp	r0, r3
 8000d02:	f200 80cd 	bhi.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d06:	4626      	mov	r6, r4
 8000d08:	1a1c      	subs	r4, r3, r0
 8000d0a:	fa1f f38e 	uxth.w	r3, lr
 8000d0e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d12:	fb08 4410 	mls	r4, r8, r0, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb00 f707 	mul.w	r7, r0, r7
 8000d1e:	429f      	cmp	r7, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x148>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x146>
 8000d2c:	429f      	cmp	r7, r3
 8000d2e:	f200 80b0 	bhi.w	8000e92 <__udivmoddi4+0x2a6>
 8000d32:	4620      	mov	r0, r4
 8000d34:	1bdb      	subs	r3, r3, r7
 8000d36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0x9c>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa22 f706 	lsr.w	r7, r2, r6
 8000d46:	431f      	orrs	r7, r3
 8000d48:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d4c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d50:	ea43 030c 	orr.w	r3, r3, ip
 8000d54:	40f4      	lsrs	r4, r6
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d60:	fbb4 fef0 	udiv	lr, r4, r0
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	fb00 441e 	mls	r4, r0, lr, r4
 8000d6c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d70:	fb0e f90c 	mul.w	r9, lr, ip
 8000d74:	45a1      	cmp	r9, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	d90a      	bls.n	8000d92 <__udivmoddi4+0x1a6>
 8000d7c:	193c      	adds	r4, r7, r4
 8000d7e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d82:	f080 8084 	bcs.w	8000e8e <__udivmoddi4+0x2a2>
 8000d86:	45a1      	cmp	r9, r4
 8000d88:	f240 8081 	bls.w	8000e8e <__udivmoddi4+0x2a2>
 8000d8c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d90:	443c      	add	r4, r7
 8000d92:	eba4 0409 	sub.w	r4, r4, r9
 8000d96:	fa1f f983 	uxth.w	r9, r3
 8000d9a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9e:	fb00 4413 	mls	r4, r0, r3, r4
 8000da2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	45a4      	cmp	ip, r4
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x1d2>
 8000dae:	193c      	adds	r4, r7, r4
 8000db0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db4:	d267      	bcs.n	8000e86 <__udivmoddi4+0x29a>
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d965      	bls.n	8000e86 <__udivmoddi4+0x29a>
 8000dba:	3b02      	subs	r3, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dc2:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc6:	eba4 040c 	sub.w	r4, r4, ip
 8000dca:	429c      	cmp	r4, r3
 8000dcc:	46ce      	mov	lr, r9
 8000dce:	469c      	mov	ip, r3
 8000dd0:	d351      	bcc.n	8000e76 <__udivmoddi4+0x28a>
 8000dd2:	d04e      	beq.n	8000e72 <__udivmoddi4+0x286>
 8000dd4:	b155      	cbz	r5, 8000dec <__udivmoddi4+0x200>
 8000dd6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dda:	eb64 040c 	sbc.w	r4, r4, ip
 8000dde:	fa04 f606 	lsl.w	r6, r4, r6
 8000de2:	40cb      	lsrs	r3, r1
 8000de4:	431e      	orrs	r6, r3
 8000de6:	40cc      	lsrs	r4, r1
 8000de8:	e9c5 6400 	strd	r6, r4, [r5]
 8000dec:	2100      	movs	r1, #0
 8000dee:	e750      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000df0:	f1c2 0320 	rsb	r3, r2, #32
 8000df4:	fa20 f103 	lsr.w	r1, r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa24 f303 	lsr.w	r3, r4, r3
 8000e00:	4094      	lsls	r4, r2
 8000e02:	430c      	orrs	r4, r1
 8000e04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e08:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e0c:	fa1f f78c 	uxth.w	r7, ip
 8000e10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e14:	fb08 3110 	mls	r1, r8, r0, r3
 8000e18:	0c23      	lsrs	r3, r4, #16
 8000e1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1e:	fb00 f107 	mul.w	r1, r0, r7
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x24c>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2e:	d22c      	bcs.n	8000e8a <__udivmoddi4+0x29e>
 8000e30:	4299      	cmp	r1, r3
 8000e32:	d92a      	bls.n	8000e8a <__udivmoddi4+0x29e>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1a5b      	subs	r3, r3, r1
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e40:	fb08 3311 	mls	r3, r8, r1, r3
 8000e44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e48:	fb01 f307 	mul.w	r3, r1, r7
 8000e4c:	42a3      	cmp	r3, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x276>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e58:	d213      	bcs.n	8000e82 <__udivmoddi4+0x296>
 8000e5a:	42a3      	cmp	r3, r4
 8000e5c:	d911      	bls.n	8000e82 <__udivmoddi4+0x296>
 8000e5e:	3902      	subs	r1, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	1ae4      	subs	r4, r4, r3
 8000e64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e68:	e739      	b.n	8000cde <__udivmoddi4+0xf2>
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	e6f0      	b.n	8000c50 <__udivmoddi4+0x64>
 8000e6e:	4608      	mov	r0, r1
 8000e70:	e706      	b.n	8000c80 <__udivmoddi4+0x94>
 8000e72:	45c8      	cmp	r8, r9
 8000e74:	d2ae      	bcs.n	8000dd4 <__udivmoddi4+0x1e8>
 8000e76:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e7a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7e:	3801      	subs	r0, #1
 8000e80:	e7a8      	b.n	8000dd4 <__udivmoddi4+0x1e8>
 8000e82:	4631      	mov	r1, r6
 8000e84:	e7ed      	b.n	8000e62 <__udivmoddi4+0x276>
 8000e86:	4603      	mov	r3, r0
 8000e88:	e799      	b.n	8000dbe <__udivmoddi4+0x1d2>
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	e7d4      	b.n	8000e38 <__udivmoddi4+0x24c>
 8000e8e:	46d6      	mov	lr, sl
 8000e90:	e77f      	b.n	8000d92 <__udivmoddi4+0x1a6>
 8000e92:	4463      	add	r3, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e74d      	b.n	8000d34 <__udivmoddi4+0x148>
 8000e98:	4606      	mov	r6, r0
 8000e9a:	4623      	mov	r3, r4
 8000e9c:	4608      	mov	r0, r1
 8000e9e:	e70f      	b.n	8000cc0 <__udivmoddi4+0xd4>
 8000ea0:	3e02      	subs	r6, #2
 8000ea2:	4463      	add	r3, ip
 8000ea4:	e730      	b.n	8000d08 <__udivmoddi4+0x11c>
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ec0:	4a3d      	ldr	r2, [pc, #244]	@ (8000fb8 <MX_ADC1_Init+0x10c>)
 8000ec2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eca:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ed0:	4b38      	ldr	r3, [pc, #224]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ed6:	4b37      	ldr	r3, [pc, #220]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000edc:	4b35      	ldr	r3, [pc, #212]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee4:	4b33      	ldr	r3, [pc, #204]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eea:	4b32      	ldr	r3, [pc, #200]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000eec:	4a33      	ldr	r2, [pc, #204]	@ (8000fbc <MX_ADC1_Init+0x110>)
 8000eee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ef0:	4b30      	ldr	r3, [pc, #192]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000ef8:	2205      	movs	r2, #5
 8000efa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000efc:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f04:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f0a:	482a      	ldr	r0, [pc, #168]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f0c:	f002 fc92 	bl	8003834 <HAL_ADC_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f16:	f001 fe7f 	bl	8002c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f1a:	2308      	movs	r3, #8
 8000f1c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f26:	463b      	mov	r3, r7
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4822      	ldr	r0, [pc, #136]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f2c:	f002 fdf4 	bl	8003b18 <HAL_ADC_ConfigChannel>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f36:	f001 fe6f 	bl	8002c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f3a:	2309      	movs	r3, #9
 8000f3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f42:	463b      	mov	r3, r7
 8000f44:	4619      	mov	r1, r3
 8000f46:	481b      	ldr	r0, [pc, #108]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f48:	f002 fde6 	bl	8003b18 <HAL_ADC_ConfigChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f52:	f001 fe61 	bl	8002c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f56:	230a      	movs	r3, #10
 8000f58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	4814      	ldr	r0, [pc, #80]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f64:	f002 fdd8 	bl	8003b18 <HAL_ADC_ConfigChannel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f6e:	f001 fe53 	bl	8002c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f72:	230b      	movs	r3, #11
 8000f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f76:	2304      	movs	r3, #4
 8000f78:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	480d      	ldr	r0, [pc, #52]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f80:	f002 fdca 	bl	8003b18 <HAL_ADC_ConfigChannel>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f8a:	f001 fe45 	bl	8002c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f8e:	230c      	movs	r3, #12
 8000f90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f92:	2305      	movs	r3, #5
 8000f94:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f96:	463b      	mov	r3, r7
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4806      	ldr	r0, [pc, #24]	@ (8000fb4 <MX_ADC1_Init+0x108>)
 8000f9c:	f002 fdbc 	bl	8003b18 <HAL_ADC_ConfigChannel>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000fa6:	f001 fe37 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000088 	.word	0x20000088
 8000fb8:	40012000 	.word	0x40012000
 8000fbc:	0f000001 	.word	0x0f000001

08000fc0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	@ 0x28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a3c      	ldr	r2, [pc, #240]	@ (80010d0 <HAL_ADC_MspInit+0x110>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d171      	bne.n	80010c6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]
 8000fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fea:	4a3a      	ldr	r2, [pc, #232]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8000fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ff2:	4b38      	ldr	r3, [pc, #224]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	4b34      	ldr	r3, [pc, #208]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	4a33      	ldr	r2, [pc, #204]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8001008:	f043 0304 	orr.w	r3, r3, #4
 800100c:	6313      	str	r3, [r2, #48]	@ 0x30
 800100e:	4b31      	ldr	r3, [pc, #196]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
 800101e:	4b2d      	ldr	r3, [pc, #180]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a2c      	ldr	r2, [pc, #176]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <HAL_ADC_MspInit+0x114>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001036:	2307      	movs	r3, #7
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103a:	2303      	movs	r3, #3
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	4823      	ldr	r0, [pc, #140]	@ (80010d8 <HAL_ADC_MspInit+0x118>)
 800104a:	f003 fd19 	bl	8004a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800104e:	2303      	movs	r3, #3
 8001050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001052:	2303      	movs	r3, #3
 8001054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	4619      	mov	r1, r3
 8001060:	481e      	ldr	r0, [pc, #120]	@ (80010dc <HAL_ADC_MspInit+0x11c>)
 8001062:	f003 fd0d 	bl	8004a80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001066:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 8001068:	4a1e      	ldr	r2, [pc, #120]	@ (80010e4 <HAL_ADC_MspInit+0x124>)
 800106a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800106c:	4b1c      	ldr	r3, [pc, #112]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 800106e:	2200      	movs	r2, #0
 8001070:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001072:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001078:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800107e:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 8001080:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001084:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001086:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 8001088:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800108c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 8001090:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001094:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001096:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 8001098:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800109c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800109e:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010a4:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010aa:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 80010ac:	f003 f8e6 	bl	800427c <HAL_DMA_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80010b6:	f001 fdaf 	bl	8002c18 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a08      	ldr	r2, [pc, #32]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 80010be:	639a      	str	r2, [r3, #56]	@ 0x38
 80010c0:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <HAL_ADC_MspInit+0x120>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010c6:	bf00      	nop
 80010c8:	3728      	adds	r7, #40	@ 0x28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40012000 	.word	0x40012000
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40020800 	.word	0x40020800
 80010dc:	40020400 	.word	0x40020400
 80010e0:	200000d0 	.word	0x200000d0
 80010e4:	40026410 	.word	0x40026410

080010e8 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80010ec:	2201      	movs	r2, #1
 80010ee:	2108      	movs	r1, #8
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <button_init+0x14>)
 80010f2:	f003 fe61 	bl	8004db8 <HAL_GPIO_WritePin>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40020c00 	.word	0x40020c00

08001100 <button_Scan>:

void button_Scan(){
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2108      	movs	r1, #8
 800110a:	482f      	ldr	r0, [pc, #188]	@ (80011c8 <button_Scan+0xc8>)
 800110c:	f003 fe54 	bl	8004db8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001110:	2201      	movs	r2, #1
 8001112:	2108      	movs	r1, #8
 8001114:	482c      	ldr	r0, [pc, #176]	@ (80011c8 <button_Scan+0xc8>)
 8001116:	f003 fe4f 	bl	8004db8 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 800111a:	230a      	movs	r3, #10
 800111c:	2202      	movs	r2, #2
 800111e:	492b      	ldr	r1, [pc, #172]	@ (80011cc <button_Scan+0xcc>)
 8001120:	482b      	ldr	r0, [pc, #172]	@ (80011d0 <button_Scan+0xd0>)
 8001122:	f005 fe34 	bl	8006d8e <HAL_SPI_Receive>
	  int button_index = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 800112a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800112e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	e03f      	b.n	80011b6 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	db06      	blt.n	800114a <button_Scan+0x4a>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b03      	cmp	r3, #3
 8001140:	dc03      	bgt.n	800114a <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3304      	adds	r3, #4
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	e018      	b.n	800117c <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b03      	cmp	r3, #3
 800114e:	dd07      	ble.n	8001160 <button_Scan+0x60>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2b07      	cmp	r3, #7
 8001154:	dc04      	bgt.n	8001160 <button_Scan+0x60>
			  button_index = 7 - i;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f1c3 0307 	rsb	r3, r3, #7
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	e00d      	b.n	800117c <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b07      	cmp	r3, #7
 8001164:	dd06      	ble.n	8001174 <button_Scan+0x74>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2b0b      	cmp	r3, #11
 800116a:	dc03      	bgt.n	8001174 <button_Scan+0x74>
			  button_index = i + 4;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3304      	adds	r3, #4
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	e003      	b.n	800117c <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f1c3 0317 	rsb	r3, r3, #23
 800117a:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 800117c:	4b13      	ldr	r3, [pc, #76]	@ (80011cc <button_Scan+0xcc>)
 800117e:	881a      	ldrh	r2, [r3, #0]
 8001180:	897b      	ldrh	r3, [r7, #10]
 8001182:	4013      	ands	r3, r2
 8001184:	b29b      	uxth	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d005      	beq.n	8001196 <button_Scan+0x96>
 800118a:	4a12      	ldr	r2, [pc, #72]	@ (80011d4 <button_Scan+0xd4>)
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	2100      	movs	r1, #0
 8001190:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001194:	e009      	b.n	80011aa <button_Scan+0xaa>
		  else button_count[button_index]++;
 8001196:	4a0f      	ldr	r2, [pc, #60]	@ (80011d4 <button_Scan+0xd4>)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800119e:	3301      	adds	r3, #1
 80011a0:	b299      	uxth	r1, r3
 80011a2:	4a0c      	ldr	r2, [pc, #48]	@ (80011d4 <button_Scan+0xd4>)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80011aa:	897b      	ldrh	r3, [r7, #10]
 80011ac:	085b      	lsrs	r3, r3, #1
 80011ae:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3301      	adds	r3, #1
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2b0f      	cmp	r3, #15
 80011ba:	ddbc      	ble.n	8001136 <button_Scan+0x36>
	  }
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40020c00 	.word	0x40020c00
 80011cc:	20000150 	.word	0x20000150
 80011d0:	2000023c 	.word	0x2000023c
 80011d4:	20000130 	.word	0x20000130

080011d8 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80011dc:	2100      	movs	r1, #0
 80011de:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <buzzer_init+0x10>)
 80011e0:	f006 fb3c 	bl	800785c <HAL_TIM_PWM_Start>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	200002e0 	.word	0x200002e0

080011ec <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 80011f6:	4a07      	ldr	r2, [pc, #28]	@ (8001214 <buzzer_SetVolume+0x28>)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <buzzer_SetVolume+0x28>)
 80011fe:	781a      	ldrb	r2, [r3, #0]
 8001200:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <buzzer_SetVolume+0x2c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000152 	.word	0x20000152
 8001218:	200002e0 	.word	0x200002e0

0800121c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <MX_DMA_Init+0x3c>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a0b      	ldr	r2, [pc, #44]	@ (8001258 <MX_DMA_Init+0x3c>)
 800122c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b09      	ldr	r3, [pc, #36]	@ (8001258 <MX_DMA_Init+0x3c>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800123e:	2200      	movs	r2, #0
 8001240:	2100      	movs	r1, #0
 8001242:	2038      	movs	r0, #56	@ 0x38
 8001244:	f002 ffe3 	bl	800420e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001248:	2038      	movs	r0, #56	@ 0x38
 800124a:	f002 fffc 	bl	8004246 <HAL_NVIC_EnableIRQ>

}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40023800 	.word	0x40023800

0800125c <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8001260:	201e      	movs	r0, #30
 8001262:	f002 fa03 	bl	800366c <DEC2BCD>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	4b1c      	ldr	r3, [pc, #112]	@ (80012dc <ds3231_init+0x80>)
 800126c:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 800126e:	2016      	movs	r0, #22
 8001270:	f002 f9fc 	bl	800366c <DEC2BCD>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	4b18      	ldr	r3, [pc, #96]	@ (80012dc <ds3231_init+0x80>)
 800127a:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 800127c:	2015      	movs	r0, #21
 800127e:	f002 f9f5 	bl	800366c <DEC2BCD>
 8001282:	4603      	mov	r3, r0
 8001284:	461a      	mov	r2, r3
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <ds3231_init+0x80>)
 8001288:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 800128a:	2006      	movs	r0, #6
 800128c:	f002 f9ee 	bl	800366c <DEC2BCD>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <ds3231_init+0x80>)
 8001296:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8001298:	200f      	movs	r0, #15
 800129a:	f002 f9e7 	bl	800366c <DEC2BCD>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <ds3231_init+0x80>)
 80012a4:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80012a6:	2009      	movs	r0, #9
 80012a8:	f002 f9e0 	bl	800366c <DEC2BCD>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <ds3231_init+0x80>)
 80012b2:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 80012b4:	2017      	movs	r0, #23
 80012b6:	f002 f9d9 	bl	800366c <DEC2BCD>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <ds3231_init+0x80>)
 80012c0:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 80012c2:	2332      	movs	r3, #50	@ 0x32
 80012c4:	2203      	movs	r2, #3
 80012c6:	21d0      	movs	r1, #208	@ 0xd0
 80012c8:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <ds3231_init+0x84>)
 80012ca:	f004 fa19 	bl	8005700 <HAL_I2C_IsDeviceReady>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <ds3231_init+0x7c>
		while(1);
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <ds3231_init+0x78>
	};
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000154 	.word	0x20000154
 80012e0:	200001c0 	.word	0x200001c0

080012e4 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af04      	add	r7, sp, #16
 80012ea:	4603      	mov	r3, r0
 80012ec:	460a      	mov	r2, r1
 80012ee:	71fb      	strb	r3, [r7, #7]
 80012f0:	4613      	mov	r3, r2
 80012f2:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80012f4:	79bb      	ldrb	r3, [r7, #6]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f002 f9b8 	bl	800366c <DEC2BCD>
 80012fc:	4603      	mov	r3, r0
 80012fe:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	b29a      	uxth	r2, r3
 8001304:	230a      	movs	r3, #10
 8001306:	9302      	str	r3, [sp, #8]
 8001308:	2301      	movs	r3, #1
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	f107 030f 	add.w	r3, r7, #15
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2301      	movs	r3, #1
 8001314:	21d0      	movs	r1, #208	@ 0xd0
 8001316:	4803      	ldr	r0, [pc, #12]	@ (8001324 <ds3231_Write+0x40>)
 8001318:	f003 fec6 	bl	80050a8 <HAL_I2C_Mem_Write>
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200001c0 	.word	0x200001c0

08001328 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 800132e:	230a      	movs	r3, #10
 8001330:	9302      	str	r3, [sp, #8]
 8001332:	2307      	movs	r3, #7
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	4b25      	ldr	r3, [pc, #148]	@ (80013cc <ds3231_ReadTime+0xa4>)
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	2301      	movs	r3, #1
 800133c:	2200      	movs	r2, #0
 800133e:	21d0      	movs	r1, #208	@ 0xd0
 8001340:	4823      	ldr	r0, [pc, #140]	@ (80013d0 <ds3231_ReadTime+0xa8>)
 8001342:	f003 ffab 	bl	800529c <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8001346:	4b21      	ldr	r3, [pc, #132]	@ (80013cc <ds3231_ReadTime+0xa4>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f002 f974 	bl	8003638 <BCD2DEC>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	4b1f      	ldr	r3, [pc, #124]	@ (80013d4 <ds3231_ReadTime+0xac>)
 8001356:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8001358:	4b1c      	ldr	r3, [pc, #112]	@ (80013cc <ds3231_ReadTime+0xa4>)
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	4618      	mov	r0, r3
 800135e:	f002 f96b 	bl	8003638 <BCD2DEC>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	4b1c      	ldr	r3, [pc, #112]	@ (80013d8 <ds3231_ReadTime+0xb0>)
 8001368:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800136a:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <ds3231_ReadTime+0xa4>)
 800136c:	789b      	ldrb	r3, [r3, #2]
 800136e:	4618      	mov	r0, r3
 8001370:	f002 f962 	bl	8003638 <BCD2DEC>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	4b18      	ldr	r3, [pc, #96]	@ (80013dc <ds3231_ReadTime+0xb4>)
 800137a:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 800137c:	4b13      	ldr	r3, [pc, #76]	@ (80013cc <ds3231_ReadTime+0xa4>)
 800137e:	78db      	ldrb	r3, [r3, #3]
 8001380:	4618      	mov	r0, r3
 8001382:	f002 f959 	bl	8003638 <BCD2DEC>
 8001386:	4603      	mov	r3, r0
 8001388:	461a      	mov	r2, r3
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <ds3231_ReadTime+0xb8>)
 800138c:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 800138e:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <ds3231_ReadTime+0xa4>)
 8001390:	791b      	ldrb	r3, [r3, #4]
 8001392:	4618      	mov	r0, r3
 8001394:	f002 f950 	bl	8003638 <BCD2DEC>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <ds3231_ReadTime+0xbc>)
 800139e:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80013a0:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <ds3231_ReadTime+0xa4>)
 80013a2:	795b      	ldrb	r3, [r3, #5]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f002 f947 	bl	8003638 <BCD2DEC>
 80013aa:	4603      	mov	r3, r0
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <ds3231_ReadTime+0xc0>)
 80013b0:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <ds3231_ReadTime+0xa4>)
 80013b4:	799b      	ldrb	r3, [r3, #6]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f002 f93e 	bl	8003638 <BCD2DEC>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <ds3231_ReadTime+0xc4>)
 80013c2:	701a      	strb	r2, [r3, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000154 	.word	0x20000154
 80013d0:	200001c0 	.word	0x200001c0
 80013d4:	2000015d 	.word	0x2000015d
 80013d8:	2000015c 	.word	0x2000015c
 80013dc:	2000015b 	.word	0x2000015b
 80013e0:	2000015f 	.word	0x2000015f
 80013e4:	2000015e 	.word	0x2000015e
 80013e8:	20000160 	.word	0x20000160
 80013ec:	20000161 	.word	0x20000161

080013f0 <getWattage>:
 *      Author: Windows
 */

#include "ex.h"

float getWattage(){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	ed2d 8b02 	vpush	{d8}
 80013f6:	af00      	add	r7, sp, #0
	return sensor_GetVoltage() * sensor_GetCurrent();
 80013f8:	f001 fc4a 	bl	8002c90 <sensor_GetVoltage>
 80013fc:	eeb0 8a40 	vmov.f32	s16, s0
 8001400:	f001 fc82 	bl	8002d08 <sensor_GetCurrent>
 8001404:	eef0 7a40 	vmov.f32	s15, s0
 8001408:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 800140c:	eeb0 0a67 	vmov.f32	s0, s15
 8001410:	46bd      	mov	sp, r7
 8001412:	ecbd 8b02 	vpop	{d8}
 8001416:	bd80      	pop	{r7, pc}

08001418 <isLight>:

uint16_t isLight(){
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	if((float)sensor_GetLight()/4095 > 0.5)
 800141c:	f001 fc1e 	bl	8002c5c <sensor_GetLight>
 8001420:	4603      	mov	r3, r0
 8001422:	ee07 3a90 	vmov	s15, r3
 8001426:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800142a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800144c <isLight+0x34>
 800142e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001432:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001436:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143e:	dd01      	ble.n	8001444 <isLight+0x2c>
		return 1;
 8001440:	2301      	movs	r3, #1
 8001442:	e000      	b.n	8001446 <isLight+0x2e>
	return 0;
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	457ff000 	.word	0x457ff000

08001450 <isHumidity>:

uint16_t isHumidity(){
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	if((float)sensor_GetPotentiometer()/4094 > 0.7)
 8001454:	f001 fc0e 	bl	8002c74 <sensor_GetPotentiometer>
 8001458:	4603      	mov	r3, r0
 800145a:	ee07 3a90 	vmov	s15, r3
 800145e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001462:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001498 <isHumidity+0x48>
 8001466:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800146a:	ee16 0a90 	vmov	r0, s13
 800146e:	f7ff f863 	bl	8000538 <__aeabi_f2d>
 8001472:	a307      	add	r3, pc, #28	@ (adr r3, 8001490 <isHumidity+0x40>)
 8001474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001478:	f7ff fb46 	bl	8000b08 <__aeabi_dcmpgt>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <isHumidity+0x36>
		return 1;
 8001482:	2301      	movs	r3, #1
 8001484:	e000      	b.n	8001488 <isHumidity+0x38>
	return 0;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	bd80      	pop	{r7, pc}
 800148c:	f3af 8000 	nop.w
 8001490:	66666666 	.word	0x66666666
 8001494:	3fe66666 	.word	0x3fe66666
 8001498:	457fe000 	.word	0x457fe000

0800149c <fsm_machine>:
uint16_t sent = 0;
uint16_t init_sent = 0;
uint8_t temp[100];
uint32_t val = 0;

void fsm_machine(){
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	switch (mode) {
 80014a0:	4b6e      	ldr	r3, [pc, #440]	@ (800165c <fsm_machine+0x1c0>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	f000 80b7 	beq.w	8001618 <fsm_machine+0x17c>
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	f300 80ce 	bgt.w	800164c <fsm_machine+0x1b0>
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d003      	beq.n	80014bc <fsm_machine+0x20>
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	f000 808e 	beq.w	80015d6 <fsm_machine+0x13a>
				sent = 0;
				setTimer3(1000);
			}
			break;
		default:
			break;
 80014ba:	e0c7      	b.n	800164c <fsm_machine+0x1b0>
			buzzer_SetVolume(0);
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff fe95 	bl	80011ec <buzzer_SetVolume>
			sent = 0;
 80014c2:	4b67      	ldr	r3, [pc, #412]	@ (8001660 <fsm_machine+0x1c4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	801a      	strh	r2, [r3, #0]
			if(flag_timer4 == 1){
 80014c8:	4b66      	ldr	r3, [pc, #408]	@ (8001664 <fsm_machine+0x1c8>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d171      	bne.n	80015b4 <fsm_machine+0x118>
				val = (int)getWattage();
 80014d0:	f7ff ff8e 	bl	80013f0 <getWattage>
 80014d4:	eef0 7a40 	vmov.f32	s15, s0
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	4b61      	ldr	r3, [pc, #388]	@ (8001668 <fsm_machine+0x1cc>)
 80014e2:	601a      	str	r2, [r3, #0]
				uart_Rs232SendString("Wattage : ");
 80014e4:	4861      	ldr	r0, [pc, #388]	@ (800166c <fsm_machine+0x1d0>)
 80014e6:	f001 ff89 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendNum(val);
 80014ea:	4b5f      	ldr	r3, [pc, #380]	@ (8001668 <fsm_machine+0x1cc>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 ff9e 	bl	8003430 <uart_Rs232SendNum>
				uart_Rs232SendString(".");
 80014f4:	485e      	ldr	r0, [pc, #376]	@ (8001670 <fsm_machine+0x1d4>)
 80014f6:	f001 ff81 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendNum((int)(getWattage()*100)%100);
 80014fa:	f7ff ff79 	bl	80013f0 <getWattage>
 80014fe:	eef0 7a40 	vmov.f32	s15, s0
 8001502:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001674 <fsm_machine+0x1d8>
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150e:	ee17 2a90 	vmov	r2, s15
 8001512:	4b59      	ldr	r3, [pc, #356]	@ (8001678 <fsm_machine+0x1dc>)
 8001514:	fb83 1302 	smull	r1, r3, r3, r2
 8001518:	1159      	asrs	r1, r3, #5
 800151a:	17d3      	asrs	r3, r2, #31
 800151c:	1acb      	subs	r3, r1, r3
 800151e:	2164      	movs	r1, #100	@ 0x64
 8001520:	fb01 f303 	mul.w	r3, r1, r3
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f001 ff82 	bl	8003430 <uart_Rs232SendNum>
				uart_Rs232SendString("\n");
 800152c:	4853      	ldr	r0, [pc, #332]	@ (800167c <fsm_machine+0x1e0>)
 800152e:	f001 ff65 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendString("Light : ");
 8001532:	4853      	ldr	r0, [pc, #332]	@ (8001680 <fsm_machine+0x1e4>)
 8001534:	f001 ff62 	bl	80033fc <uart_Rs232SendString>
				if(!isLight()){
 8001538:	f7ff ff6e 	bl	8001418 <isLight>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d103      	bne.n	800154a <fsm_machine+0xae>
					uart_Rs232SendString("Strong\n");
 8001542:	4850      	ldr	r0, [pc, #320]	@ (8001684 <fsm_machine+0x1e8>)
 8001544:	f001 ff5a 	bl	80033fc <uart_Rs232SendString>
 8001548:	e002      	b.n	8001550 <fsm_machine+0xb4>
					uart_Rs232SendString("Weak\n");
 800154a:	484f      	ldr	r0, [pc, #316]	@ (8001688 <fsm_machine+0x1ec>)
 800154c:	f001 ff56 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendString("Humidity :");
 8001550:	484e      	ldr	r0, [pc, #312]	@ (800168c <fsm_machine+0x1f0>)
 8001552:	f001 ff53 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendNum((float)((float)sensor_GetPotentiometer()/4094)*100);
 8001556:	f001 fb8d 	bl	8002c74 <sensor_GetPotentiometer>
 800155a:	4603      	mov	r3, r0
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001564:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8001690 <fsm_machine+0x1f4>
 8001568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800156c:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001674 <fsm_machine+0x1d8>
 8001570:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001574:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001578:	ee17 0a90 	vmov	r0, s15
 800157c:	f001 ff58 	bl	8003430 <uart_Rs232SendNum>
				uart_Rs232SendString("%");
 8001580:	4844      	ldr	r0, [pc, #272]	@ (8001694 <fsm_machine+0x1f8>)
 8001582:	f001 ff3b 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendString("\n");
 8001586:	483d      	ldr	r0, [pc, #244]	@ (800167c <fsm_machine+0x1e0>)
 8001588:	f001 ff38 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendString("Temperature : ");
 800158c:	4842      	ldr	r0, [pc, #264]	@ (8001698 <fsm_machine+0x1fc>)
 800158e:	f001 ff35 	bl	80033fc <uart_Rs232SendString>
				uart_Rs232SendNum(sensor_GetTemperature());
 8001592:	f001 fc15 	bl	8002dc0 <sensor_GetTemperature>
 8001596:	eef0 7a40 	vmov.f32	s15, s0
 800159a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800159e:	ee17 0a90 	vmov	r0, s15
 80015a2:	f001 ff45 	bl	8003430 <uart_Rs232SendNum>
				uart_Rs232SendString("\n\n");
 80015a6:	483d      	ldr	r0, [pc, #244]	@ (800169c <fsm_machine+0x200>)
 80015a8:	f001 ff28 	bl	80033fc <uart_Rs232SendString>
				setTimer4(1000);
 80015ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015b0:	f001 fc60 	bl	8002e74 <setTimer4>
			if(isHumidity()){
 80015b4:	f7ff ff4c 	bl	8001450 <isHumidity>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d007      	beq.n	80015ce <fsm_machine+0x132>
				mode = 1;
 80015be:	4b27      	ldr	r3, [pc, #156]	@ (800165c <fsm_machine+0x1c0>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	801a      	strh	r2, [r3, #0]
				setTimer3(1000);
 80015c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015c8:	f001 fc3e 	bl	8002e48 <setTimer3>
			break;
 80015cc:	e043      	b.n	8001656 <fsm_machine+0x1ba>
				mode = 0;
 80015ce:	4b23      	ldr	r3, [pc, #140]	@ (800165c <fsm_machine+0x1c0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	801a      	strh	r2, [r3, #0]
			break;
 80015d4:	e03f      	b.n	8001656 <fsm_machine+0x1ba>
			buzzer_SetVolume(50);
 80015d6:	2032      	movs	r0, #50	@ 0x32
 80015d8:	f7ff fe08 	bl	80011ec <buzzer_SetVolume>
			if(!isHumidity())
 80015dc:	f7ff ff38 	bl	8001450 <isHumidity>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d102      	bne.n	80015ec <fsm_machine+0x150>
				mode = 0;
 80015e6:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <fsm_machine+0x1c0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	801a      	strh	r2, [r3, #0]
			if(!sent){
 80015ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <fsm_machine+0x1c4>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d105      	bne.n	8001600 <fsm_machine+0x164>
				uart_Rs232SendString("Humidity is higher than 70%\n\n");
 80015f4:	482a      	ldr	r0, [pc, #168]	@ (80016a0 <fsm_machine+0x204>)
 80015f6:	f001 ff01 	bl	80033fc <uart_Rs232SendString>
				sent = 1;
 80015fa:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <fsm_machine+0x1c4>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	801a      	strh	r2, [r3, #0]
			if(flag_timer3 == 1){
 8001600:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <fsm_machine+0x208>)
 8001602:	881b      	ldrh	r3, [r3, #0]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d123      	bne.n	8001650 <fsm_machine+0x1b4>
				mode = 2;
 8001608:	4b14      	ldr	r3, [pc, #80]	@ (800165c <fsm_machine+0x1c0>)
 800160a:	2202      	movs	r2, #2
 800160c:	801a      	strh	r2, [r3, #0]
				setTimer3(1000);
 800160e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001612:	f001 fc19 	bl	8002e48 <setTimer3>
			break;
 8001616:	e01b      	b.n	8001650 <fsm_machine+0x1b4>
			buzzer_SetVolume(0);
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff fde7 	bl	80011ec <buzzer_SetVolume>
			if(!isHumidity())
 800161e:	f7ff ff17 	bl	8001450 <isHumidity>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <fsm_machine+0x192>
				mode = 0;
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <fsm_machine+0x1c0>)
 800162a:	2200      	movs	r2, #0
 800162c:	801a      	strh	r2, [r3, #0]
			if (flag_timer3 == 1) {
 800162e:	4b1d      	ldr	r3, [pc, #116]	@ (80016a4 <fsm_machine+0x208>)
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d10e      	bne.n	8001654 <fsm_machine+0x1b8>
				mode = 1;
 8001636:	4b09      	ldr	r3, [pc, #36]	@ (800165c <fsm_machine+0x1c0>)
 8001638:	2201      	movs	r2, #1
 800163a:	801a      	strh	r2, [r3, #0]
				sent = 0;
 800163c:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <fsm_machine+0x1c4>)
 800163e:	2200      	movs	r2, #0
 8001640:	801a      	strh	r2, [r3, #0]
				setTimer3(1000);
 8001642:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001646:	f001 fbff 	bl	8002e48 <setTimer3>
			break;
 800164a:	e003      	b.n	8001654 <fsm_machine+0x1b8>
			break;
 800164c:	bf00      	nop
 800164e:	e002      	b.n	8001656 <fsm_machine+0x1ba>
			break;
 8001650:	bf00      	nop
 8001652:	e000      	b.n	8001656 <fsm_machine+0x1ba>
			break;
 8001654:	bf00      	nop
	}
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000162 	.word	0x20000162
 8001660:	20000164 	.word	0x20000164
 8001664:	20000238 	.word	0x20000238
 8001668:	20000168 	.word	0x20000168
 800166c:	0800a23c 	.word	0x0800a23c
 8001670:	0800a248 	.word	0x0800a248
 8001674:	42c80000 	.word	0x42c80000
 8001678:	51eb851f 	.word	0x51eb851f
 800167c:	0800a24c 	.word	0x0800a24c
 8001680:	0800a250 	.word	0x0800a250
 8001684:	0800a25c 	.word	0x0800a25c
 8001688:	0800a264 	.word	0x0800a264
 800168c:	0800a26c 	.word	0x0800a26c
 8001690:	457fe000 	.word	0x457fe000
 8001694:	0800a278 	.word	0x0800a278
 8001698:	0800a27c 	.word	0x0800a27c
 800169c:	0800a28c 	.word	0x0800a28c
 80016a0:	0800a290 	.word	0x0800a290
 80016a4:	20000234 	.word	0x20000234

080016a8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08e      	sub	sp, #56	@ 0x38
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]
 80016be:	615a      	str	r2, [r3, #20]
 80016c0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80016c2:	463b      	mov	r3, r7
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
 80016d0:	615a      	str	r2, [r3, #20]
 80016d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80016d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016d6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80016da:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80016dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016de:	4a2e      	ldr	r2, [pc, #184]	@ (8001798 <MX_FSMC_Init+0xf0>)
 80016e0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80016e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80016e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80016ee:	4b29      	ldr	r3, [pc, #164]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80016f4:	4b27      	ldr	r3, [pc, #156]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016f6:	2210      	movs	r2, #16
 80016f8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80016fa:	4b26      	ldr	r3, [pc, #152]	@ (8001794 <MX_FSMC_Init+0xec>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001700:	4b24      	ldr	r3, [pc, #144]	@ (8001794 <MX_FSMC_Init+0xec>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001706:	4b23      	ldr	r3, [pc, #140]	@ (8001794 <MX_FSMC_Init+0xec>)
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800170c:	4b21      	ldr	r3, [pc, #132]	@ (8001794 <MX_FSMC_Init+0xec>)
 800170e:	2200      	movs	r2, #0
 8001710:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001712:	4b20      	ldr	r3, [pc, #128]	@ (8001794 <MX_FSMC_Init+0xec>)
 8001714:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001718:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800171a:	4b1e      	ldr	r3, [pc, #120]	@ (8001794 <MX_FSMC_Init+0xec>)
 800171c:	2200      	movs	r2, #0
 800171e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001720:	4b1c      	ldr	r3, [pc, #112]	@ (8001794 <MX_FSMC_Init+0xec>)
 8001722:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001726:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001728:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <MX_FSMC_Init+0xec>)
 800172a:	2200      	movs	r2, #0
 800172c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <MX_FSMC_Init+0xec>)
 8001730:	2200      	movs	r2, #0
 8001732:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001734:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <MX_FSMC_Init+0xec>)
 8001736:	2200      	movs	r2, #0
 8001738:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800173a:	230f      	movs	r3, #15
 800173c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800173e:	230f      	movs	r3, #15
 8001740:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001742:	233c      	movs	r3, #60	@ 0x3c
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 800174a:	2310      	movs	r3, #16
 800174c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 800174e:	2311      	movs	r3, #17
 8001750:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001752:	2300      	movs	r3, #0
 8001754:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001756:	2308      	movs	r3, #8
 8001758:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800175a:	230f      	movs	r3, #15
 800175c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800175e:	2309      	movs	r3, #9
 8001760:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001766:	2310      	movs	r3, #16
 8001768:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800176a:	2311      	movs	r3, #17
 800176c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001772:	463a      	mov	r2, r7
 8001774:	f107 031c 	add.w	r3, r7, #28
 8001778:	4619      	mov	r1, r3
 800177a:	4806      	ldr	r0, [pc, #24]	@ (8001794 <MX_FSMC_Init+0xec>)
 800177c:	f005 ff0c 	bl	8007598 <HAL_SRAM_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001786:	f001 fa47 	bl	8002c18 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800178a:	bf00      	nop
 800178c:	3738      	adds	r7, #56	@ 0x38
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	2000016c 	.word	0x2000016c
 8001798:	a0000104 	.word	0xa0000104

0800179c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80017b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001824 <HAL_FSMC_MspInit+0x88>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d131      	bne.n	800181c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80017b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001824 <HAL_FSMC_MspInit+0x88>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <HAL_FSMC_MspInit+0x8c>)
 80017c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017c6:	4a18      	ldr	r2, [pc, #96]	@ (8001828 <HAL_FSMC_MspInit+0x8c>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6393      	str	r3, [r2, #56]	@ 0x38
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <HAL_FSMC_MspInit+0x8c>)
 80017d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80017da:	f64f 7388 	movw	r3, #65416	@ 0xff88
 80017de:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80017ec:	230c      	movs	r3, #12
 80017ee:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	4619      	mov	r1, r3
 80017f4:	480d      	ldr	r0, [pc, #52]	@ (800182c <HAL_FSMC_MspInit+0x90>)
 80017f6:	f003 f943 	bl	8004a80 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80017fa:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80017fe:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001808:	2303      	movs	r3, #3
 800180a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800180c:	230c      	movs	r3, #12
 800180e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	4619      	mov	r1, r3
 8001814:	4806      	ldr	r0, [pc, #24]	@ (8001830 <HAL_FSMC_MspInit+0x94>)
 8001816:	f003 f933 	bl	8004a80 <HAL_GPIO_Init>
 800181a:	e000      	b.n	800181e <HAL_FSMC_MspInit+0x82>
    return;
 800181c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	200001bc 	.word	0x200001bc
 8001828:	40023800 	.word	0x40023800
 800182c:	40021000 	.word	0x40021000
 8001830:	40020c00 	.word	0x40020c00

08001834 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800183c:	f7ff ffae 	bl	800179c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08e      	sub	sp, #56	@ 0x38
 800184c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
 800185c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
 8001862:	4b76      	ldr	r3, [pc, #472]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a75      	ldr	r2, [pc, #468]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001868:	f043 0310 	orr.w	r3, r3, #16
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b73      	ldr	r3, [pc, #460]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	623b      	str	r3, [r7, #32]
 8001878:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
 800187e:	4b6f      	ldr	r3, [pc, #444]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4a6e      	ldr	r2, [pc, #440]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4b6c      	ldr	r3, [pc, #432]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	61fb      	str	r3, [r7, #28]
 8001894:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	4b68      	ldr	r3, [pc, #416]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	4a67      	ldr	r2, [pc, #412]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018a0:	f043 0320 	orr.w	r3, r3, #32
 80018a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a6:	4b65      	ldr	r3, [pc, #404]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	f003 0320 	and.w	r3, r3, #32
 80018ae:	61bb      	str	r3, [r7, #24]
 80018b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	4b61      	ldr	r3, [pc, #388]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	4a60      	ldr	r2, [pc, #384]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c2:	4b5e      	ldr	r3, [pc, #376]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	4b5a      	ldr	r3, [pc, #360]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a59      	ldr	r2, [pc, #356]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b57      	ldr	r3, [pc, #348]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b53      	ldr	r3, [pc, #332]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a52      	ldr	r2, [pc, #328]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018f4:	f043 0302 	orr.w	r3, r3, #2
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b50      	ldr	r3, [pc, #320]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	4b4c      	ldr	r3, [pc, #304]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	4a4b      	ldr	r2, [pc, #300]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001910:	f043 0308 	orr.w	r3, r3, #8
 8001914:	6313      	str	r3, [r2, #48]	@ 0x30
 8001916:	4b49      	ldr	r3, [pc, #292]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	4b45      	ldr	r3, [pc, #276]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a44      	ldr	r2, [pc, #272]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 800192c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b42      	ldr	r3, [pc, #264]	@ (8001a3c <MX_GPIO_Init+0x1f4>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	2170      	movs	r1, #112	@ 0x70
 8001942:	483f      	ldr	r0, [pc, #252]	@ (8001a40 <MX_GPIO_Init+0x1f8>)
 8001944:	f003 fa38 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800194e:	483d      	ldr	r0, [pc, #244]	@ (8001a44 <MX_GPIO_Init+0x1fc>)
 8001950:	f003 fa32 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001954:	2200      	movs	r2, #0
 8001956:	2140      	movs	r1, #64	@ 0x40
 8001958:	483b      	ldr	r0, [pc, #236]	@ (8001a48 <MX_GPIO_Init+0x200>)
 800195a:	f003 fa2d 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001964:	4839      	ldr	r0, [pc, #228]	@ (8001a4c <MX_GPIO_Init+0x204>)
 8001966:	f003 fa27 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	2108      	movs	r1, #8
 800196e:	4838      	ldr	r0, [pc, #224]	@ (8001a50 <MX_GPIO_Init+0x208>)
 8001970:	f003 fa22 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001974:	2370      	movs	r3, #112	@ 0x70
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001978:	2301      	movs	r3, #1
 800197a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	2300      	movs	r3, #0
 8001982:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001984:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001988:	4619      	mov	r1, r3
 800198a:	482d      	ldr	r0, [pc, #180]	@ (8001a40 <MX_GPIO_Init+0x1f8>)
 800198c:	f003 f878 	bl	8004a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001990:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2301      	movs	r3, #1
 8001998:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80019a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a6:	4619      	mov	r1, r3
 80019a8:	4826      	ldr	r0, [pc, #152]	@ (8001a44 <MX_GPIO_Init+0x1fc>)
 80019aa:	f003 f869 	bl	8004a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80019ae:	23c0      	movs	r3, #192	@ 0xc0
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b2:	2300      	movs	r3, #0
 80019b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019be:	4619      	mov	r1, r3
 80019c0:	4822      	ldr	r0, [pc, #136]	@ (8001a4c <MX_GPIO_Init+0x204>)
 80019c2:	f003 f85d 	bl	8004a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80019c6:	2330      	movs	r3, #48	@ 0x30
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ca:	2300      	movs	r3, #0
 80019cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d6:	4619      	mov	r1, r3
 80019d8:	481a      	ldr	r0, [pc, #104]	@ (8001a44 <MX_GPIO_Init+0x1fc>)
 80019da:	f003 f851 	bl	8004a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80019de:	2340      	movs	r3, #64	@ 0x40
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80019ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f2:	4619      	mov	r1, r3
 80019f4:	4814      	ldr	r0, [pc, #80]	@ (8001a48 <MX_GPIO_Init+0x200>)
 80019f6:	f003 f843 	bl	8004a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80019fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a00:	2301      	movs	r3, #1
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001a0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a10:	4619      	mov	r1, r3
 8001a12:	480e      	ldr	r0, [pc, #56]	@ (8001a4c <MX_GPIO_Init+0x204>)
 8001a14:	f003 f834 	bl	8004a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001a18:	2308      	movs	r3, #8
 8001a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4808      	ldr	r0, [pc, #32]	@ (8001a50 <MX_GPIO_Init+0x208>)
 8001a30:	f003 f826 	bl	8004a80 <HAL_GPIO_Init>

}
 8001a34:	bf00      	nop
 8001a36:	3738      	adds	r7, #56	@ 0x38
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40020800 	.word	0x40020800
 8001a48:	40021800 	.word	0x40021800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40020c00 	.word	0x40020c00

08001a54 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a58:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a5a:	4a13      	ldr	r2, [pc, #76]	@ (8001aa8 <MX_I2C1_Init+0x54>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a60:	4a12      	ldr	r2, [pc, #72]	@ (8001aac <MX_I2C1_Init+0x58>)
 8001a62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a78:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a84:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a90:	4804      	ldr	r0, [pc, #16]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a92:	f003 f9c5 	bl	8004e20 <HAL_I2C_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a9c:	f001 f8bc 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200001c0 	.word	0x200001c0
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	000186a0 	.word	0x000186a0

08001ab0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	@ 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a19      	ldr	r2, [pc, #100]	@ (8001b34 <HAL_I2C_MspInit+0x84>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d12b      	bne.n	8001b2a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <HAL_I2C_MspInit+0x88>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a17      	ldr	r2, [pc, #92]	@ (8001b38 <HAL_I2C_MspInit+0x88>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <HAL_I2C_MspInit+0x88>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001aee:	23c0      	movs	r3, #192	@ 0xc0
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af2:	2312      	movs	r3, #18
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afa:	2303      	movs	r3, #3
 8001afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001afe:	2304      	movs	r3, #4
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	480c      	ldr	r0, [pc, #48]	@ (8001b3c <HAL_I2C_MspInit+0x8c>)
 8001b0a:	f002 ffb9 	bl	8004a80 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <HAL_I2C_MspInit+0x88>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	4a08      	ldr	r2, [pc, #32]	@ (8001b38 <HAL_I2C_MspInit+0x88>)
 8001b18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b1e:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_I2C_MspInit+0x88>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	3728      	adds	r7, #40	@ 0x28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40005400 	.word	0x40005400
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40020400 	.word	0x40020400

08001b40 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001b4a:	4a04      	ldr	r2, [pc, #16]	@ (8001b5c <LCD_WR_REG+0x1c>)
 8001b4c:	88fb      	ldrh	r3, [r7, #6]
 8001b4e:	8013      	strh	r3, [r2, #0]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	600ffffe 	.word	0x600ffffe

08001b60 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001b6a:	4a04      	ldr	r2, [pc, #16]	@ (8001b7c <LCD_WR_DATA+0x1c>)
 8001b6c:	88fb      	ldrh	r3, [r7, #6]
 8001b6e:	8053      	strh	r3, [r2, #2]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	600ffffe 	.word	0x600ffffe

08001b80 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001b86:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <LCD_RD_DATA+0x20>)
 8001b88:	885b      	ldrh	r3, [r3, #2]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
 8001b90:	b29b      	uxth	r3, r3
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	600ffffe 	.word	0x600ffffe

08001ba4 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4604      	mov	r4, r0
 8001bac:	4608      	mov	r0, r1
 8001bae:	4611      	mov	r1, r2
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4623      	mov	r3, r4
 8001bb4:	80fb      	strh	r3, [r7, #6]
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	80bb      	strh	r3, [r7, #4]
 8001bba:	460b      	mov	r3, r1
 8001bbc:	807b      	strh	r3, [r7, #2]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001bc2:	202a      	movs	r0, #42	@ 0x2a
 8001bc4:	f7ff ffbc 	bl	8001b40 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	0a1b      	lsrs	r3, r3, #8
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ffc6 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff ffc0 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001be0:	887b      	ldrh	r3, [r7, #2]
 8001be2:	0a1b      	lsrs	r3, r3, #8
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff ffba 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001bec:	887b      	ldrh	r3, [r7, #2]
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff ffb4 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001bf8:	202b      	movs	r0, #43	@ 0x2b
 8001bfa:	f7ff ffa1 	bl	8001b40 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001bfe:	88bb      	ldrh	r3, [r7, #4]
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff ffab 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001c0a:	88bb      	ldrh	r3, [r7, #4]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff ffa5 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001c16:	883b      	ldrh	r3, [r7, #0]
 8001c18:	0a1b      	lsrs	r3, r3, #8
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff ff9f 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001c22:	883b      	ldrh	r3, [r7, #0]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff ff99 	bl	8001b60 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001c2e:	202c      	movs	r0, #44	@ 0x2c
 8001c30:	f7ff ff86 	bl	8001b40 <LCD_WR_REG>
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd90      	pop	{r4, r7, pc}

08001c3c <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001c46:	4b15      	ldr	r3, [pc, #84]	@ (8001c9c <lcd_Clear+0x60>)
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	4b13      	ldr	r3, [pc, #76]	@ (8001c9c <lcd_Clear+0x60>)
 8001c50:	885b      	ldrh	r3, [r3, #2]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	2100      	movs	r1, #0
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff ffa3 	bl	8001ba4 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	81fb      	strh	r3, [r7, #14]
 8001c62:	e011      	b.n	8001c88 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001c64:	2300      	movs	r3, #0
 8001c66:	81bb      	strh	r3, [r7, #12]
 8001c68:	e006      	b.n	8001c78 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff77 	bl	8001b60 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001c72:	89bb      	ldrh	r3, [r7, #12]
 8001c74:	3301      	adds	r3, #1
 8001c76:	81bb      	strh	r3, [r7, #12]
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <lcd_Clear+0x60>)
 8001c7a:	885b      	ldrh	r3, [r3, #2]
 8001c7c:	89ba      	ldrh	r2, [r7, #12]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d3f3      	bcc.n	8001c6a <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001c82:	89fb      	ldrh	r3, [r7, #14]
 8001c84:	3301      	adds	r3, #1
 8001c86:	81fb      	strh	r3, [r7, #14]
 8001c88:	4b04      	ldr	r3, [pc, #16]	@ (8001c9c <lcd_Clear+0x60>)
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	89fa      	ldrh	r2, [r7, #14]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d3e8      	bcc.n	8001c64 <lcd_Clear+0x28>
		}
	}
}
 8001c92:	bf00      	nop
 8001c94:	bf00      	nop
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000214 	.word	0x20000214

08001ca0 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	80fb      	strh	r3, [r7, #6]
 8001caa:	460b      	mov	r3, r1
 8001cac:	80bb      	strh	r3, [r7, #4]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8001cb2:	88bb      	ldrh	r3, [r7, #4]
 8001cb4:	88fa      	ldrh	r2, [r7, #6]
 8001cb6:	88b9      	ldrh	r1, [r7, #4]
 8001cb8:	88f8      	ldrh	r0, [r7, #6]
 8001cba:	f7ff ff73 	bl	8001ba4 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001cbe:	887b      	ldrh	r3, [r7, #2]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff ff4d 	bl	8001b60 <LCD_WR_DATA>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	4608      	mov	r0, r1
 8001cda:	4611      	mov	r1, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4623      	mov	r3, r4
 8001ce0:	80fb      	strh	r3, [r7, #6]
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	80bb      	strh	r3, [r7, #4]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	70fb      	strb	r3, [r7, #3]
 8001cea:	4613      	mov	r3, r2
 8001cec:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001cf6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001cfa:	085b      	lsrs	r3, r3, #1
 8001cfc:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	08db      	lsrs	r3, r3, #3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	461a      	mov	r2, r3
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	bf14      	ite	ne
 8001d12:	2301      	movne	r3, #1
 8001d14:	2300      	moveq	r3, #0
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	4413      	add	r3, r2
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	fb12 f303 	smulbb	r3, r2, r3
 8001d26:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001d28:	78fb      	ldrb	r3, [r7, #3]
 8001d2a:	3b20      	subs	r3, #32
 8001d2c:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	4413      	add	r3, r2
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b29c      	uxth	r4, r3
 8001d3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	88bb      	ldrh	r3, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	88b9      	ldrh	r1, [r7, #4]
 8001d4e:	88f8      	ldrh	r0, [r7, #6]
 8001d50:	4622      	mov	r2, r4
 8001d52:	f7ff ff27 	bl	8001ba4 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001d56:	2300      	movs	r3, #0
 8001d58:	827b      	strh	r3, [r7, #18]
 8001d5a:	e07a      	b.n	8001e52 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001d5c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d60:	2b0c      	cmp	r3, #12
 8001d62:	d028      	beq.n	8001db6 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001d64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d68:	2b10      	cmp	r3, #16
 8001d6a:	d108      	bne.n	8001d7e <lcd_ShowChar+0xae>
 8001d6c:	78fa      	ldrb	r2, [r7, #3]
 8001d6e:	8a7b      	ldrh	r3, [r7, #18]
 8001d70:	493c      	ldr	r1, [pc, #240]	@ (8001e64 <lcd_ShowChar+0x194>)
 8001d72:	0112      	lsls	r2, r2, #4
 8001d74:	440a      	add	r2, r1
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	75fb      	strb	r3, [r7, #23]
 8001d7c:	e01b      	b.n	8001db6 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001d7e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d82:	2b18      	cmp	r3, #24
 8001d84:	d10b      	bne.n	8001d9e <lcd_ShowChar+0xce>
 8001d86:	78fa      	ldrb	r2, [r7, #3]
 8001d88:	8a79      	ldrh	r1, [r7, #18]
 8001d8a:	4837      	ldr	r0, [pc, #220]	@ (8001e68 <lcd_ShowChar+0x198>)
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	011b      	lsls	r3, r3, #4
 8001d94:	4403      	add	r3, r0
 8001d96:	440b      	add	r3, r1
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	75fb      	strb	r3, [r7, #23]
 8001d9c:	e00b      	b.n	8001db6 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001d9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001da2:	2b20      	cmp	r3, #32
 8001da4:	d15a      	bne.n	8001e5c <lcd_ShowChar+0x18c>
 8001da6:	78fa      	ldrb	r2, [r7, #3]
 8001da8:	8a7b      	ldrh	r3, [r7, #18]
 8001daa:	4930      	ldr	r1, [pc, #192]	@ (8001e6c <lcd_ShowChar+0x19c>)
 8001dac:	0192      	lsls	r2, r2, #6
 8001dae:	440a      	add	r2, r1
 8001db0:	4413      	add	r3, r2
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001db6:	2300      	movs	r3, #0
 8001db8:	75bb      	strb	r3, [r7, #22]
 8001dba:	e044      	b.n	8001e46 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001dbc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d120      	bne.n	8001e06 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001dc4:	7dfa      	ldrb	r2, [r7, #23]
 8001dc6:	7dbb      	ldrb	r3, [r7, #22]
 8001dc8:	fa42 f303 	asr.w	r3, r2, r3
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <lcd_ShowChar+0x10e>
 8001dd4:	883b      	ldrh	r3, [r7, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fec2 	bl	8001b60 <LCD_WR_DATA>
 8001ddc:	e003      	b.n	8001de6 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001dde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff febd 	bl	8001b60 <LCD_WR_DATA>
				m++;
 8001de6:	7d7b      	ldrb	r3, [r7, #21]
 8001de8:	3301      	adds	r3, #1
 8001dea:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001dec:	7d7b      	ldrb	r3, [r7, #21]
 8001dee:	7bfa      	ldrb	r2, [r7, #15]
 8001df0:	fbb3 f1f2 	udiv	r1, r3, r2
 8001df4:	fb01 f202 	mul.w	r2, r1, r2
 8001df8:	1a9b      	subs	r3, r3, r2
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d11f      	bne.n	8001e40 <lcd_ShowChar+0x170>
				{
					m=0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	757b      	strb	r3, [r7, #21]
					break;
 8001e04:	e022      	b.n	8001e4c <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001e06:	7dfa      	ldrb	r2, [r7, #23]
 8001e08:	7dbb      	ldrb	r3, [r7, #22]
 8001e0a:	fa42 f303 	asr.w	r3, r2, r3
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <lcd_ShowChar+0x152>
 8001e16:	883a      	ldrh	r2, [r7, #0]
 8001e18:	88b9      	ldrh	r1, [r7, #4]
 8001e1a:	88fb      	ldrh	r3, [r7, #6]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff3f 	bl	8001ca0 <lcd_DrawPoint>
				x++;
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	3301      	adds	r3, #1
 8001e26:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001e28:	88fa      	ldrh	r2, [r7, #6]
 8001e2a:	8a3b      	ldrh	r3, [r7, #16]
 8001e2c:	1ad2      	subs	r2, r2, r3
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d105      	bne.n	8001e40 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001e34:	8a3b      	ldrh	r3, [r7, #16]
 8001e36:	80fb      	strh	r3, [r7, #6]
					y++;
 8001e38:	88bb      	ldrh	r3, [r7, #4]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	80bb      	strh	r3, [r7, #4]
					break;
 8001e3e:	e005      	b.n	8001e4c <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001e40:	7dbb      	ldrb	r3, [r7, #22]
 8001e42:	3301      	adds	r3, #1
 8001e44:	75bb      	strb	r3, [r7, #22]
 8001e46:	7dbb      	ldrb	r3, [r7, #22]
 8001e48:	2b07      	cmp	r3, #7
 8001e4a:	d9b7      	bls.n	8001dbc <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001e4c:	8a7b      	ldrh	r3, [r7, #18]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	827b      	strh	r3, [r7, #18]
 8001e52:	8a7a      	ldrh	r2, [r7, #18]
 8001e54:	89bb      	ldrh	r3, [r7, #12]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d380      	bcc.n	8001d5c <lcd_ShowChar+0x8c>
 8001e5a:	e000      	b.n	8001e5e <lcd_ShowChar+0x18e>
		else return;
 8001e5c:	bf00      	nop
				}
			}
		}
	}
}
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	0800a308 	.word	0x0800a308
 8001e68:	0800a8f8 	.word	0x0800a8f8
 8001e6c:	0800bac8 	.word	0x0800bac8

08001e70 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	460a      	mov	r2, r1
 8001e7a:	71fb      	strb	r3, [r7, #7]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001e80:	2301      	movs	r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001e84:	e004      	b.n	8001e90 <mypow+0x20>
 8001e86:	79fa      	ldrb	r2, [r7, #7]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	fb02 f303 	mul.w	r3, r2, r3
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	79bb      	ldrb	r3, [r7, #6]
 8001e92:	1e5a      	subs	r2, r3, #1
 8001e94:	71ba      	strb	r2, [r7, #6]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f5      	bne.n	8001e86 <mypow+0x16>
	return result;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001ea8:	b590      	push	{r4, r7, lr}
 8001eaa:	b089      	sub	sp, #36	@ 0x24
 8001eac:	af04      	add	r7, sp, #16
 8001eae:	4604      	mov	r4, r0
 8001eb0:	4608      	mov	r0, r1
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	4623      	mov	r3, r4
 8001eb8:	80fb      	strh	r3, [r7, #6]
 8001eba:	4603      	mov	r3, r0
 8001ebc:	80bb      	strh	r3, [r7, #4]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	807b      	strh	r3, [r7, #2]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001eca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ece:	085b      	lsrs	r3, r3, #1
 8001ed0:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	73fb      	strb	r3, [r7, #15]
 8001ed6:	e059      	b.n	8001f8c <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001ed8:	887c      	ldrh	r4, [r7, #2]
 8001eda:	787a      	ldrb	r2, [r7, #1]
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	200a      	movs	r0, #10
 8001eea:	f7ff ffc1 	bl	8001e70 <mypow>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	fbb4 f1f3 	udiv	r1, r4, r3
 8001ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa0 <lcd_ShowIntNum+0xf8>)
 8001ef6:	fba3 2301 	umull	r2, r3, r3, r1
 8001efa:	08da      	lsrs	r2, r3, #3
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	1aca      	subs	r2, r1, r3
 8001f06:	4613      	mov	r3, r2
 8001f08:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001f0a:	7bbb      	ldrb	r3, [r7, #14]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d121      	bne.n	8001f54 <lcd_ShowIntNum+0xac>
 8001f10:	7bfa      	ldrb	r2, [r7, #15]
 8001f12:	787b      	ldrb	r3, [r7, #1]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	429a      	cmp	r2, r3
 8001f18:	da1c      	bge.n	8001f54 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001f1a:	7b3b      	ldrb	r3, [r7, #12]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d117      	bne.n	8001f50 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	7b7b      	ldrb	r3, [r7, #13]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	fb12 f303 	smulbb	r3, r2, r3
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	88fb      	ldrh	r3, [r7, #6]
 8001f30:	4413      	add	r3, r2
 8001f32:	b298      	uxth	r0, r3
 8001f34:	8c3a      	ldrh	r2, [r7, #32]
 8001f36:	88b9      	ldrh	r1, [r7, #4]
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9302      	str	r3, [sp, #8]
 8001f3c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f40:	9301      	str	r3, [sp, #4]
 8001f42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	4613      	mov	r3, r2
 8001f48:	2220      	movs	r2, #32
 8001f4a:	f7ff fec1 	bl	8001cd0 <lcd_ShowChar>
				continue;
 8001f4e:	e01a      	b.n	8001f86 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001f50:	2301      	movs	r3, #1
 8001f52:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	7b7b      	ldrb	r3, [r7, #13]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	fb12 f303 	smulbb	r3, r2, r3
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	88fb      	ldrh	r3, [r7, #6]
 8001f64:	4413      	add	r3, r2
 8001f66:	b298      	uxth	r0, r3
 8001f68:	7b3b      	ldrb	r3, [r7, #12]
 8001f6a:	3330      	adds	r3, #48	@ 0x30
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	8c3c      	ldrh	r4, [r7, #32]
 8001f70:	88b9      	ldrh	r1, [r7, #4]
 8001f72:	2300      	movs	r3, #0
 8001f74:	9302      	str	r3, [sp, #8]
 8001f76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	4623      	mov	r3, r4
 8001f82:	f7ff fea5 	bl	8001cd0 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
 8001f8c:	7bfa      	ldrb	r2, [r7, #15]
 8001f8e:	787b      	ldrb	r3, [r7, #1]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d3a1      	bcc.n	8001ed8 <lcd_ShowIntNum+0x30>
	}
}
 8001f94:	bf00      	nop
 8001f96:	bf00      	nop
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd90      	pop	{r4, r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	cccccccd 	.word	0xcccccccd

08001fa4 <lcd_ShowFloatNum>:


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b08b      	sub	sp, #44	@ 0x2c
 8001fa8:	af04      	add	r7, sp, #16
 8001faa:	4604      	mov	r4, r0
 8001fac:	4608      	mov	r0, r1
 8001fae:	ed87 0a02 	vstr	s0, [r7, #8]
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4623      	mov	r3, r4
 8001fb8:	81fb      	strh	r3, [r7, #14]
 8001fba:	4603      	mov	r3, r0
 8001fbc:	81bb      	strh	r3, [r7, #12]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	71fb      	strb	r3, [r7, #7]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001fc6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001fca:	085b      	lsrs	r3, r3, #1
 8001fcc:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001fce:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fd2:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80020ac <lcd_ShowFloatNum+0x108>
 8001fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fde:	ee17 3a90 	vmov	r3, s15
 8001fe2:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	75fb      	strb	r3, [r7, #23]
 8001fe8:	e057      	b.n	800209a <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001fea:	8abc      	ldrh	r4, [r7, #20]
 8001fec:	79fa      	ldrb	r2, [r7, #7]
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	200a      	movs	r0, #10
 8001ffc:	f7ff ff38 	bl	8001e70 <mypow>
 8002000:	4603      	mov	r3, r0
 8002002:	fbb4 f1f3 	udiv	r1, r4, r3
 8002006:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <lcd_ShowFloatNum+0x10c>)
 8002008:	fba3 2301 	umull	r2, r3, r3, r1
 800200c:	08da      	lsrs	r2, r3, #3
 800200e:	4613      	mov	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	1aca      	subs	r2, r1, r3
 8002018:	4613      	mov	r3, r2
 800201a:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 800201c:	7dfa      	ldrb	r2, [r7, #23]
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	3b02      	subs	r3, #2
 8002022:	429a      	cmp	r2, r3
 8002024:	d11d      	bne.n	8002062 <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	3b02      	subs	r3, #2
 800202a:	b29a      	uxth	r2, r3
 800202c:	7dbb      	ldrb	r3, [r7, #22]
 800202e:	b29b      	uxth	r3, r3
 8002030:	fb12 f303 	smulbb	r3, r2, r3
 8002034:	b29a      	uxth	r2, r3
 8002036:	89fb      	ldrh	r3, [r7, #14]
 8002038:	4413      	add	r3, r2
 800203a:	b298      	uxth	r0, r3
 800203c:	88ba      	ldrh	r2, [r7, #4]
 800203e:	89b9      	ldrh	r1, [r7, #12]
 8002040:	2300      	movs	r3, #0
 8002042:	9302      	str	r3, [sp, #8]
 8002044:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	4613      	mov	r3, r2
 8002050:	222e      	movs	r2, #46	@ 0x2e
 8002052:	f7ff fe3d 	bl	8001cd0 <lcd_ShowChar>
			t++;
 8002056:	7dfb      	ldrb	r3, [r7, #23]
 8002058:	3301      	adds	r3, #1
 800205a:	75fb      	strb	r3, [r7, #23]
			len+=1;
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	3301      	adds	r3, #1
 8002060:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8002062:	7dfb      	ldrb	r3, [r7, #23]
 8002064:	b29a      	uxth	r2, r3
 8002066:	7dbb      	ldrb	r3, [r7, #22]
 8002068:	b29b      	uxth	r3, r3
 800206a:	fb12 f303 	smulbb	r3, r2, r3
 800206e:	b29a      	uxth	r2, r3
 8002070:	89fb      	ldrh	r3, [r7, #14]
 8002072:	4413      	add	r3, r2
 8002074:	b298      	uxth	r0, r3
 8002076:	7cfb      	ldrb	r3, [r7, #19]
 8002078:	3330      	adds	r3, #48	@ 0x30
 800207a:	b2da      	uxtb	r2, r3
 800207c:	88bc      	ldrh	r4, [r7, #4]
 800207e:	89b9      	ldrh	r1, [r7, #12]
 8002080:	2300      	movs	r3, #0
 8002082:	9302      	str	r3, [sp, #8]
 8002084:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	4623      	mov	r3, r4
 8002090:	f7ff fe1e 	bl	8001cd0 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8002094:	7dfb      	ldrb	r3, [r7, #23]
 8002096:	3301      	adds	r3, #1
 8002098:	75fb      	strb	r3, [r7, #23]
 800209a:	7dfa      	ldrb	r2, [r7, #23]
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d3a3      	bcc.n	8001fea <lcd_ShowFloatNum+0x46>
	}
}
 80020a2:	bf00      	nop
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd90      	pop	{r4, r7, pc}
 80020ac:	42c80000 	.word	0x42c80000
 80020b0:	cccccccd 	.word	0xcccccccd

080020b4 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	091b      	lsrs	r3, r3, #4
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 80020ce:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <lcd_SetDir+0x44>)
 80020d0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80020d4:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 80020d6:	4b08      	ldr	r3, [pc, #32]	@ (80020f8 <lcd_SetDir+0x44>)
 80020d8:	22f0      	movs	r2, #240	@ 0xf0
 80020da:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 80020dc:	e006      	b.n	80020ec <lcd_SetDir+0x38>
		lcddev.width=240;
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <lcd_SetDir+0x44>)
 80020e0:	22f0      	movs	r2, #240	@ 0xf0
 80020e2:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 80020e4:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <lcd_SetDir+0x44>)
 80020e6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80020ea:	805a      	strh	r2, [r3, #2]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	20000214 	.word	0x20000214

080020fc <lcd_init>:


void lcd_init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002100:	2200      	movs	r2, #0
 8002102:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002106:	48aa      	ldr	r0, [pc, #680]	@ (80023b0 <lcd_init+0x2b4>)
 8002108:	f002 fe56 	bl	8004db8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800210c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002110:	f001 fb6c 	bl	80037ec <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002114:	2201      	movs	r2, #1
 8002116:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800211a:	48a5      	ldr	r0, [pc, #660]	@ (80023b0 <lcd_init+0x2b4>)
 800211c:	f002 fe4c 	bl	8004db8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002120:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002124:	f001 fb62 	bl	80037ec <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8002128:	2000      	movs	r0, #0
 800212a:	f7ff ffc3 	bl	80020b4 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 800212e:	20d3      	movs	r0, #211	@ 0xd3
 8002130:	f7ff fd06 	bl	8001b40 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8002134:	f7ff fd24 	bl	8001b80 <LCD_RD_DATA>
 8002138:	4603      	mov	r3, r0
 800213a:	461a      	mov	r2, r3
 800213c:	4b9d      	ldr	r3, [pc, #628]	@ (80023b4 <lcd_init+0x2b8>)
 800213e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002140:	f7ff fd1e 	bl	8001b80 <LCD_RD_DATA>
 8002144:	4603      	mov	r3, r0
 8002146:	461a      	mov	r2, r3
 8002148:	4b9a      	ldr	r3, [pc, #616]	@ (80023b4 <lcd_init+0x2b8>)
 800214a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 800214c:	f7ff fd18 	bl	8001b80 <LCD_RD_DATA>
 8002150:	4603      	mov	r3, r0
 8002152:	461a      	mov	r2, r3
 8002154:	4b97      	ldr	r3, [pc, #604]	@ (80023b4 <lcd_init+0x2b8>)
 8002156:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8002158:	4b96      	ldr	r3, [pc, #600]	@ (80023b4 <lcd_init+0x2b8>)
 800215a:	889b      	ldrh	r3, [r3, #4]
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	b29a      	uxth	r2, r3
 8002160:	4b94      	ldr	r3, [pc, #592]	@ (80023b4 <lcd_init+0x2b8>)
 8002162:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8002164:	f7ff fd0c 	bl	8001b80 <LCD_RD_DATA>
 8002168:	4603      	mov	r3, r0
 800216a:	461a      	mov	r2, r3
 800216c:	4b91      	ldr	r3, [pc, #580]	@ (80023b4 <lcd_init+0x2b8>)
 800216e:	889b      	ldrh	r3, [r3, #4]
 8002170:	4313      	orrs	r3, r2
 8002172:	b29a      	uxth	r2, r3
 8002174:	4b8f      	ldr	r3, [pc, #572]	@ (80023b4 <lcd_init+0x2b8>)
 8002176:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002178:	20cf      	movs	r0, #207	@ 0xcf
 800217a:	f7ff fce1 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff fcee 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002184:	20c1      	movs	r0, #193	@ 0xc1
 8002186:	f7ff fceb 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 800218a:	2030      	movs	r0, #48	@ 0x30
 800218c:	f7ff fce8 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002190:	20ed      	movs	r0, #237	@ 0xed
 8002192:	f7ff fcd5 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002196:	2064      	movs	r0, #100	@ 0x64
 8002198:	f7ff fce2 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800219c:	2003      	movs	r0, #3
 800219e:	f7ff fcdf 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80021a2:	2012      	movs	r0, #18
 80021a4:	f7ff fcdc 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80021a8:	2081      	movs	r0, #129	@ 0x81
 80021aa:	f7ff fcd9 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80021ae:	20e8      	movs	r0, #232	@ 0xe8
 80021b0:	f7ff fcc6 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80021b4:	2085      	movs	r0, #133	@ 0x85
 80021b6:	f7ff fcd3 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80021ba:	2010      	movs	r0, #16
 80021bc:	f7ff fcd0 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80021c0:	207a      	movs	r0, #122	@ 0x7a
 80021c2:	f7ff fccd 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80021c6:	20cb      	movs	r0, #203	@ 0xcb
 80021c8:	f7ff fcba 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80021cc:	2039      	movs	r0, #57	@ 0x39
 80021ce:	f7ff fcc7 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80021d2:	202c      	movs	r0, #44	@ 0x2c
 80021d4:	f7ff fcc4 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021d8:	2000      	movs	r0, #0
 80021da:	f7ff fcc1 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80021de:	2034      	movs	r0, #52	@ 0x34
 80021e0:	f7ff fcbe 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80021e4:	2002      	movs	r0, #2
 80021e6:	f7ff fcbb 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80021ea:	20f7      	movs	r0, #247	@ 0xf7
 80021ec:	f7ff fca8 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80021f0:	2020      	movs	r0, #32
 80021f2:	f7ff fcb5 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80021f6:	20ea      	movs	r0, #234	@ 0xea
 80021f8:	f7ff fca2 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f7ff fcaf 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002202:	2000      	movs	r0, #0
 8002204:	f7ff fcac 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002208:	20c0      	movs	r0, #192	@ 0xc0
 800220a:	f7ff fc99 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800220e:	201b      	movs	r0, #27
 8002210:	f7ff fca6 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002214:	20c1      	movs	r0, #193	@ 0xc1
 8002216:	f7ff fc93 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800221a:	2001      	movs	r0, #1
 800221c:	f7ff fca0 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002220:	20c5      	movs	r0, #197	@ 0xc5
 8002222:	f7ff fc8d 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002226:	2030      	movs	r0, #48	@ 0x30
 8002228:	f7ff fc9a 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 800222c:	2030      	movs	r0, #48	@ 0x30
 800222e:	f7ff fc97 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002232:	20c7      	movs	r0, #199	@ 0xc7
 8002234:	f7ff fc84 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002238:	20b7      	movs	r0, #183	@ 0xb7
 800223a:	f7ff fc91 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800223e:	2036      	movs	r0, #54	@ 0x36
 8002240:	f7ff fc7e 	bl	8001b40 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8002244:	2008      	movs	r0, #8
 8002246:	f7ff fc8b 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 800224a:	203a      	movs	r0, #58	@ 0x3a
 800224c:	f7ff fc78 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002250:	2055      	movs	r0, #85	@ 0x55
 8002252:	f7ff fc85 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002256:	20b1      	movs	r0, #177	@ 0xb1
 8002258:	f7ff fc72 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800225c:	2000      	movs	r0, #0
 800225e:	f7ff fc7f 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002262:	201a      	movs	r0, #26
 8002264:	f7ff fc7c 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002268:	20b6      	movs	r0, #182	@ 0xb6
 800226a:	f7ff fc69 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800226e:	200a      	movs	r0, #10
 8002270:	f7ff fc76 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002274:	20a2      	movs	r0, #162	@ 0xa2
 8002276:	f7ff fc73 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 800227a:	20f2      	movs	r0, #242	@ 0xf2
 800227c:	f7ff fc60 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002280:	2000      	movs	r0, #0
 8002282:	f7ff fc6d 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002286:	2026      	movs	r0, #38	@ 0x26
 8002288:	f7ff fc5a 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 800228c:	2001      	movs	r0, #1
 800228e:	f7ff fc67 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8002292:	20e0      	movs	r0, #224	@ 0xe0
 8002294:	f7ff fc54 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002298:	200f      	movs	r0, #15
 800229a:	f7ff fc61 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800229e:	202a      	movs	r0, #42	@ 0x2a
 80022a0:	f7ff fc5e 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80022a4:	2028      	movs	r0, #40	@ 0x28
 80022a6:	f7ff fc5b 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80022aa:	2008      	movs	r0, #8
 80022ac:	f7ff fc58 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80022b0:	200e      	movs	r0, #14
 80022b2:	f7ff fc55 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80022b6:	2008      	movs	r0, #8
 80022b8:	f7ff fc52 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80022bc:	2054      	movs	r0, #84	@ 0x54
 80022be:	f7ff fc4f 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80022c2:	20a9      	movs	r0, #169	@ 0xa9
 80022c4:	f7ff fc4c 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80022c8:	2043      	movs	r0, #67	@ 0x43
 80022ca:	f7ff fc49 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80022ce:	200a      	movs	r0, #10
 80022d0:	f7ff fc46 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80022d4:	200f      	movs	r0, #15
 80022d6:	f7ff fc43 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022da:	2000      	movs	r0, #0
 80022dc:	f7ff fc40 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022e0:	2000      	movs	r0, #0
 80022e2:	f7ff fc3d 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022e6:	2000      	movs	r0, #0
 80022e8:	f7ff fc3a 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff fc37 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80022f2:	20e1      	movs	r0, #225	@ 0xe1
 80022f4:	f7ff fc24 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022f8:	2000      	movs	r0, #0
 80022fa:	f7ff fc31 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80022fe:	2015      	movs	r0, #21
 8002300:	f7ff fc2e 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002304:	2017      	movs	r0, #23
 8002306:	f7ff fc2b 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800230a:	2007      	movs	r0, #7
 800230c:	f7ff fc28 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002310:	2011      	movs	r0, #17
 8002312:	f7ff fc25 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002316:	2006      	movs	r0, #6
 8002318:	f7ff fc22 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800231c:	202b      	movs	r0, #43	@ 0x2b
 800231e:	f7ff fc1f 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002322:	2056      	movs	r0, #86	@ 0x56
 8002324:	f7ff fc1c 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002328:	203c      	movs	r0, #60	@ 0x3c
 800232a:	f7ff fc19 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800232e:	2005      	movs	r0, #5
 8002330:	f7ff fc16 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002334:	2010      	movs	r0, #16
 8002336:	f7ff fc13 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800233a:	200f      	movs	r0, #15
 800233c:	f7ff fc10 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002340:	203f      	movs	r0, #63	@ 0x3f
 8002342:	f7ff fc0d 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002346:	203f      	movs	r0, #63	@ 0x3f
 8002348:	f7ff fc0a 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800234c:	200f      	movs	r0, #15
 800234e:	f7ff fc07 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8002352:	202b      	movs	r0, #43	@ 0x2b
 8002354:	f7ff fbf4 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002358:	2000      	movs	r0, #0
 800235a:	f7ff fc01 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800235e:	2000      	movs	r0, #0
 8002360:	f7ff fbfe 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002364:	2001      	movs	r0, #1
 8002366:	f7ff fbfb 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800236a:	203f      	movs	r0, #63	@ 0x3f
 800236c:	f7ff fbf8 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002370:	202a      	movs	r0, #42	@ 0x2a
 8002372:	f7ff fbe5 	bl	8001b40 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002376:	2000      	movs	r0, #0
 8002378:	f7ff fbf2 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800237c:	2000      	movs	r0, #0
 800237e:	f7ff fbef 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002382:	2000      	movs	r0, #0
 8002384:	f7ff fbec 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002388:	20ef      	movs	r0, #239	@ 0xef
 800238a:	f7ff fbe9 	bl	8001b60 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 800238e:	2011      	movs	r0, #17
 8002390:	f7ff fbd6 	bl	8001b40 <LCD_WR_REG>
	HAL_Delay(120);
 8002394:	2078      	movs	r0, #120	@ 0x78
 8002396:	f001 fa29 	bl	80037ec <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 800239a:	2029      	movs	r0, #41	@ 0x29
 800239c:	f7ff fbd0 	bl	8001b40 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80023a0:	2201      	movs	r2, #1
 80023a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023a6:	4804      	ldr	r0, [pc, #16]	@ (80023b8 <lcd_init+0x2bc>)
 80023a8:	f002 fd06 	bl	8004db8 <HAL_GPIO_WritePin>
}
 80023ac:	bf00      	nop
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40020800 	.word	0x40020800
 80023b4:	20000214 	.word	0x20000214
 80023b8:	40020000 	.word	0x40020000

080023bc <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b08b      	sub	sp, #44	@ 0x2c
 80023c0:	af04      	add	r7, sp, #16
 80023c2:	60ba      	str	r2, [r7, #8]
 80023c4:	461a      	mov	r2, r3
 80023c6:	4603      	mov	r3, r0
 80023c8:	81fb      	strh	r3, [r7, #14]
 80023ca:	460b      	mov	r3, r1
 80023cc:	81bb      	strh	r3, [r7, #12]
 80023ce:	4613      	mov	r3, r2
 80023d0:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80023d2:	89fb      	ldrh	r3, [r7, #14]
 80023d4:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80023da:	e048      	b.n	800246e <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d145      	bne.n	800246e <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80023e2:	89fa      	ldrh	r2, [r7, #14]
 80023e4:	4b26      	ldr	r3, [pc, #152]	@ (8002480 <lcd_ShowStr+0xc4>)
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023ee:	085b      	lsrs	r3, r3, #1
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	1acb      	subs	r3, r1, r3
 80023f4:	429a      	cmp	r2, r3
 80023f6:	dc3f      	bgt.n	8002478 <lcd_ShowStr+0xbc>
 80023f8:	89ba      	ldrh	r2, [r7, #12]
 80023fa:	4b21      	ldr	r3, [pc, #132]	@ (8002480 <lcd_ShowStr+0xc4>)
 80023fc:	885b      	ldrh	r3, [r3, #2]
 80023fe:	4619      	mov	r1, r3
 8002400:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002404:	1acb      	subs	r3, r1, r3
 8002406:	429a      	cmp	r2, r3
 8002408:	dc36      	bgt.n	8002478 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b80      	cmp	r3, #128	@ 0x80
 8002410:	d902      	bls.n	8002418 <lcd_ShowStr+0x5c>
 8002412:	2301      	movs	r3, #1
 8002414:	75fb      	strb	r3, [r7, #23]
 8002416:	e02a      	b.n	800246e <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	2b0d      	cmp	r3, #13
 800241e:	d10b      	bne.n	8002438 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002420:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002424:	b29a      	uxth	r2, r3
 8002426:	89bb      	ldrh	r3, [r7, #12]
 8002428:	4413      	add	r3, r2
 800242a:	81bb      	strh	r3, [r7, #12]
					x=x0;
 800242c:	8abb      	ldrh	r3, [r7, #20]
 800242e:	81fb      	strh	r3, [r7, #14]
					str++;
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	3301      	adds	r3, #1
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	e017      	b.n	8002468 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	781a      	ldrb	r2, [r3, #0]
 800243c:	88fc      	ldrh	r4, [r7, #6]
 800243e:	89b9      	ldrh	r1, [r7, #12]
 8002440:	89f8      	ldrh	r0, [r7, #14]
 8002442:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002446:	9302      	str	r3, [sp, #8]
 8002448:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800244c:	9301      	str	r3, [sp, #4]
 800244e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	4623      	mov	r3, r4
 8002454:	f7ff fc3c 	bl	8001cd0 <lcd_ShowChar>
					x+=sizey/2;
 8002458:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800245c:	085b      	lsrs	r3, r3, #1
 800245e:	b2db      	uxtb	r3, r3
 8002460:	461a      	mov	r2, r3
 8002462:	89fb      	ldrh	r3, [r7, #14]
 8002464:	4413      	add	r3, r2
 8002466:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	3301      	adds	r3, #1
 800246c:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1b2      	bne.n	80023dc <lcd_ShowStr+0x20>
 8002476:	e000      	b.n	800247a <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002478:	bf00      	nop
			}
		}
	}
}
 800247a:	371c      	adds	r7, #28
 800247c:	46bd      	mov	sp, r7
 800247e:	bd90      	pop	{r4, r7, pc}
 8002480:	20000214 	.word	0x20000214

08002484 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002488:	2201      	movs	r2, #1
 800248a:	2140      	movs	r1, #64	@ 0x40
 800248c:	4802      	ldr	r0, [pc, #8]	@ (8002498 <led7_init+0x14>)
 800248e:	f002 fc93 	bl	8004db8 <HAL_GPIO_WritePin>
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40021800 	.word	0x40021800

0800249c <led7_Scan>:

void led7_Scan(){
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80024a0:	4b3f      	ldr	r3, [pc, #252]	@ (80025a0 <led7_Scan+0x104>)
 80024a2:	881b      	ldrh	r3, [r3, #0]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	4b3d      	ldr	r3, [pc, #244]	@ (80025a0 <led7_Scan+0x104>)
 80024aa:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80024ac:	4b3d      	ldr	r3, [pc, #244]	@ (80025a4 <led7_Scan+0x108>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a3d      	ldr	r2, [pc, #244]	@ (80025a8 <led7_Scan+0x10c>)
 80024b2:	5cd3      	ldrb	r3, [r2, r3]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	b21a      	sxth	r2, r3
 80024b8:	4b39      	ldr	r3, [pc, #228]	@ (80025a0 <led7_Scan+0x104>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	b21b      	sxth	r3, r3
 80024be:	4313      	orrs	r3, r2
 80024c0:	b21b      	sxth	r3, r3
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	4b36      	ldr	r3, [pc, #216]	@ (80025a0 <led7_Scan+0x104>)
 80024c6:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80024c8:	4b36      	ldr	r3, [pc, #216]	@ (80025a4 <led7_Scan+0x108>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b03      	cmp	r3, #3
 80024ce:	d847      	bhi.n	8002560 <led7_Scan+0xc4>
 80024d0:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <led7_Scan+0x3c>)
 80024d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d6:	bf00      	nop
 80024d8:	080024e9 	.word	0x080024e9
 80024dc:	08002507 	.word	0x08002507
 80024e0:	08002525 	.word	0x08002525
 80024e4:	08002543 	.word	0x08002543
	case 0:
		spi_buffer |= 0x00b0;
 80024e8:	4b2d      	ldr	r3, [pc, #180]	@ (80025a0 <led7_Scan+0x104>)
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	4b2b      	ldr	r3, [pc, #172]	@ (80025a0 <led7_Scan+0x104>)
 80024f4:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80024f6:	4b2a      	ldr	r3, [pc, #168]	@ (80025a0 <led7_Scan+0x104>)
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024fe:	b29a      	uxth	r2, r3
 8002500:	4b27      	ldr	r3, [pc, #156]	@ (80025a0 <led7_Scan+0x104>)
 8002502:	801a      	strh	r2, [r3, #0]
		break;
 8002504:	e02d      	b.n	8002562 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002506:	4b26      	ldr	r3, [pc, #152]	@ (80025a0 <led7_Scan+0x104>)
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 800250e:	b29a      	uxth	r2, r3
 8002510:	4b23      	ldr	r3, [pc, #140]	@ (80025a0 <led7_Scan+0x104>)
 8002512:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002514:	4b22      	ldr	r3, [pc, #136]	@ (80025a0 <led7_Scan+0x104>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	f023 0320 	bic.w	r3, r3, #32
 800251c:	b29a      	uxth	r2, r3
 800251e:	4b20      	ldr	r3, [pc, #128]	@ (80025a0 <led7_Scan+0x104>)
 8002520:	801a      	strh	r2, [r3, #0]
		break;
 8002522:	e01e      	b.n	8002562 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002524:	4b1e      	ldr	r3, [pc, #120]	@ (80025a0 <led7_Scan+0x104>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800252c:	b29a      	uxth	r2, r3
 800252e:	4b1c      	ldr	r3, [pc, #112]	@ (80025a0 <led7_Scan+0x104>)
 8002530:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002532:	4b1b      	ldr	r3, [pc, #108]	@ (80025a0 <led7_Scan+0x104>)
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	f023 0310 	bic.w	r3, r3, #16
 800253a:	b29a      	uxth	r2, r3
 800253c:	4b18      	ldr	r3, [pc, #96]	@ (80025a0 <led7_Scan+0x104>)
 800253e:	801a      	strh	r2, [r3, #0]
		break;
 8002540:	e00f      	b.n	8002562 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002542:	4b17      	ldr	r3, [pc, #92]	@ (80025a0 <led7_Scan+0x104>)
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800254a:	b29a      	uxth	r2, r3
 800254c:	4b14      	ldr	r3, [pc, #80]	@ (80025a0 <led7_Scan+0x104>)
 800254e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002550:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <led7_Scan+0x104>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002558:	b29a      	uxth	r2, r3
 800255a:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <led7_Scan+0x104>)
 800255c:	801a      	strh	r2, [r3, #0]
		break;
 800255e:	e000      	b.n	8002562 <led7_Scan+0xc6>
	default:
		break;
 8002560:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002562:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <led7_Scan+0x108>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	3301      	adds	r3, #1
 8002568:	425a      	negs	r2, r3
 800256a:	f003 0303 	and.w	r3, r3, #3
 800256e:	f002 0203 	and.w	r2, r2, #3
 8002572:	bf58      	it	pl
 8002574:	4253      	negpl	r3, r2
 8002576:	4a0b      	ldr	r2, [pc, #44]	@ (80025a4 <led7_Scan+0x108>)
 8002578:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2140      	movs	r1, #64	@ 0x40
 800257e:	480b      	ldr	r0, [pc, #44]	@ (80025ac <led7_Scan+0x110>)
 8002580:	f002 fc1a 	bl	8004db8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002584:	2301      	movs	r3, #1
 8002586:	2202      	movs	r2, #2
 8002588:	4905      	ldr	r1, [pc, #20]	@ (80025a0 <led7_Scan+0x104>)
 800258a:	4809      	ldr	r0, [pc, #36]	@ (80025b0 <led7_Scan+0x114>)
 800258c:	f004 fabb 	bl	8006b06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002590:	2201      	movs	r2, #1
 8002592:	2140      	movs	r1, #64	@ 0x40
 8002594:	4805      	ldr	r0, [pc, #20]	@ (80025ac <led7_Scan+0x110>)
 8002596:	f002 fc0f 	bl	8004db8 <HAL_GPIO_WritePin>
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	2000000e 	.word	0x2000000e
 80025a4:	2000021c 	.word	0x2000021c
 80025a8:	20000000 	.word	0x20000000
 80025ac:	40021800 	.word	0x40021800
 80025b0:	2000023c 	.word	0x2000023c

080025b4 <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	4613      	mov	r3, r2
 80025c0:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	db0e      	blt.n	80025e6 <led7_SetDigit+0x32>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b09      	cmp	r3, #9
 80025cc:	dc0b      	bgt.n	80025e6 <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 80025ce:	4a09      	ldr	r2, [pc, #36]	@ (80025f4 <led7_SetDigit+0x40>)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4413      	add	r3, r2
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	b2d9      	uxtb	r1, r3
 80025dc:	4a06      	ldr	r2, [pc, #24]	@ (80025f8 <led7_SetDigit+0x44>)
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	4413      	add	r3, r2
 80025e2:	460a      	mov	r2, r1
 80025e4:	701a      	strb	r2, [r3, #0]
	}
}
 80025e6:	bf00      	nop
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000004 	.word	0x20000004
 80025f8:	20000000 	.word	0x20000000

080025fc <led7_SetColon>:

void led7_SetColon(uint8_t status){
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
	if(status == 1) spi_buffer &= ~(1 << 3);
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d107      	bne.n	800261c <led7_SetColon+0x20>
 800260c:	4b0a      	ldr	r3, [pc, #40]	@ (8002638 <led7_SetColon+0x3c>)
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	f023 0308 	bic.w	r3, r3, #8
 8002614:	b29a      	uxth	r2, r3
 8002616:	4b08      	ldr	r3, [pc, #32]	@ (8002638 <led7_SetColon+0x3c>)
 8002618:	801a      	strh	r2, [r3, #0]
	else spi_buffer |= (1 << 3);
}
 800261a:	e006      	b.n	800262a <led7_SetColon+0x2e>
	else spi_buffer |= (1 << 3);
 800261c:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <led7_SetColon+0x3c>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	f043 0308 	orr.w	r3, r3, #8
 8002624:	b29a      	uxth	r2, r3
 8002626:	4b04      	ldr	r3, [pc, #16]	@ (8002638 <led7_SetColon+0x3c>)
 8002628:	801a      	strh	r2, [r3, #0]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	2000000e 	.word	0x2000000e

0800263c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002640:	f001 f862 	bl	8003708 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002644:	f000 f838 	bl	80026b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002648:	f7ff f8fe 	bl	8001848 <MX_GPIO_Init>
  MX_DMA_Init();
 800264c:	f7fe fde6 	bl	800121c <MX_DMA_Init>
  MX_SPI1_Init();
 8002650:	f000 fc7a 	bl	8002f48 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002654:	f7ff f828 	bl	80016a8 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002658:	f7ff f9fc 	bl	8001a54 <MX_I2C1_Init>
  MX_TIM13_Init();
 800265c:	f000 fdfc 	bl	8003258 <MX_TIM13_Init>
  MX_TIM2_Init();
 8002660:	f000 fdae 	bl	80031c0 <MX_TIM2_Init>
  MX_ADC1_Init();
 8002664:	f7fe fc22 	bl	8000eac <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002668:	f000 ff6c 	bl	8003544 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 800266c:	f000 f88e 	bl	800278c <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 lcd_Clear(BLACK);
 8002670:	2000      	movs	r0, #0
 8002672:	f7ff fae3 	bl	8001c3c <lcd_Clear>
 updateTime();
 8002676:	f000 f9f5 	bl	8002a64 <updateTime>
 flag_timer4 = 1;
 800267a:	4b0d      	ldr	r3, [pc, #52]	@ (80026b0 <main+0x74>)
 800267c:	2201      	movs	r2, #1
 800267e:	801a      	strh	r2, [r3, #0]
	  //light(0,4095)
	  //Potentiometer(0,4095)
	  //voltage (V)
	  //current (mA)
	  //buzzer (0-99)
	  while(!flag_timer2);
 8002680:	bf00      	nop
 8002682:	4b0c      	ldr	r3, [pc, #48]	@ (80026b4 <main+0x78>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0fb      	beq.n	8002682 <main+0x46>
	  flag_timer2 = 0;
 800268a:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <main+0x78>)
 800268c:	2200      	movs	r2, #0
 800268e:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 8002690:	f7fe fd36 	bl	8001100 <button_Scan>
	  test_LedDebug();
 8002694:	f000 f892 	bl	80027bc <test_LedDebug>
	  test_Adc();
 8002698:	f000 f8f6 	bl	8002888 <test_Adc>
	  test_Buzzer();
 800269c:	f000 f9c6 	bl	8002a2c <test_Buzzer>
	  ds3231_ReadTime();
 80026a0:	f7fe fe42 	bl	8001328 <ds3231_ReadTime>
	  displayTime();
 80026a4:	f000 f9fe 	bl	8002aa4 <displayTime>
	  fsm_machine();
 80026a8:	f7fe fef8 	bl	800149c <fsm_machine>
	  while(!flag_timer2);
 80026ac:	e7e8      	b.n	8002680 <main+0x44>
 80026ae:	bf00      	nop
 80026b0:	20000238 	.word	0x20000238
 80026b4:	2000022e 	.word	0x2000022e

080026b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b094      	sub	sp, #80	@ 0x50
 80026bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026be:	f107 0320 	add.w	r3, r7, #32
 80026c2:	2230      	movs	r2, #48	@ 0x30
 80026c4:	2100      	movs	r1, #0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f007 f92c 	bl	8009924 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026cc:	f107 030c 	add.w	r3, r7, #12
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026dc:	2300      	movs	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	4b28      	ldr	r3, [pc, #160]	@ (8002784 <SystemClock_Config+0xcc>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	4a27      	ldr	r2, [pc, #156]	@ (8002784 <SystemClock_Config+0xcc>)
 80026e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ec:	4b25      	ldr	r3, [pc, #148]	@ (8002784 <SystemClock_Config+0xcc>)
 80026ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026f8:	2300      	movs	r3, #0
 80026fa:	607b      	str	r3, [r7, #4]
 80026fc:	4b22      	ldr	r3, [pc, #136]	@ (8002788 <SystemClock_Config+0xd0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a21      	ldr	r2, [pc, #132]	@ (8002788 <SystemClock_Config+0xd0>)
 8002702:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	4b1f      	ldr	r3, [pc, #124]	@ (8002788 <SystemClock_Config+0xd0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002714:	2302      	movs	r3, #2
 8002716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002718:	2301      	movs	r3, #1
 800271a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800271c:	2310      	movs	r3, #16
 800271e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002720:	2302      	movs	r3, #2
 8002722:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002724:	2300      	movs	r3, #0
 8002726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002728:	2308      	movs	r3, #8
 800272a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800272c:	23a8      	movs	r3, #168	@ 0xa8
 800272e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002730:	2302      	movs	r3, #2
 8002732:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002734:	2304      	movs	r3, #4
 8002736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002738:	f107 0320 	add.w	r3, r7, #32
 800273c:	4618      	mov	r0, r3
 800273e:	f003 fcc1 	bl	80060c4 <HAL_RCC_OscConfig>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002748:	f000 fa66 	bl	8002c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274c:	230f      	movs	r3, #15
 800274e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002750:	2302      	movs	r3, #2
 8002752:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002758:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800275c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800275e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002762:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002764:	f107 030c 	add.w	r3, r7, #12
 8002768:	2105      	movs	r1, #5
 800276a:	4618      	mov	r0, r3
 800276c:	f003 ff22 	bl	80065b4 <HAL_RCC_ClockConfig>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002776:	f000 fa4f 	bl	8002c18 <Error_Handler>
  }
}
 800277a:	bf00      	nop
 800277c:	3750      	adds	r7, #80	@ 0x50
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40023800 	.word	0x40023800
 8002788:	40007000 	.word	0x40007000

0800278c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	  led7_init();
 8002790:	f7ff fe78 	bl	8002484 <led7_init>
	  timer_init();
 8002794:	f000 fb32 	bl	8002dfc <timer_init>
	  button_init();
 8002798:	f7fe fca6 	bl	80010e8 <button_init>
	  lcd_init();
 800279c:	f7ff fcae 	bl	80020fc <lcd_init>
	  sensor_init();
 80027a0:	f000 fa40 	bl	8002c24 <sensor_init>
	  buzzer_init();
 80027a4:	f7fe fd18 	bl	80011d8 <buzzer_init>
	  uart_init_rs232();
 80027a8:	f000 fe1a 	bl	80033e0 <uart_init_rs232>
	  ds3231_init();
 80027ac:	f7fe fd56 	bl	800125c <ds3231_init>
	  setTimer2(50);
 80027b0:	2032      	movs	r0, #50	@ 0x32
 80027b2:	f000 fb2d 	bl	8002e10 <setTimer2>
}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <test_LedDebug>:

uint8_t count_led_debug = 0;
uint8_t state_clock = 0;

void test_LedDebug(){
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 80027c0:	4b15      	ldr	r3, [pc, #84]	@ (8002818 <test_LedDebug+0x5c>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <test_LedDebug+0x60>)
 80027c8:	fb83 1302 	smull	r1, r3, r3, r2
 80027cc:	10d9      	asrs	r1, r3, #3
 80027ce:	17d3      	asrs	r3, r2, #31
 80027d0:	1ac9      	subs	r1, r1, r3
 80027d2:	460b      	mov	r3, r1
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	1ad1      	subs	r1, r2, r3
 80027dc:	b2ca      	uxtb	r2, r1
 80027de:	4b0e      	ldr	r3, [pc, #56]	@ (8002818 <test_LedDebug+0x5c>)
 80027e0:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 80027e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002818 <test_LedDebug+0x5c>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d114      	bne.n	8002814 <test_LedDebug+0x58>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80027ea:	2110      	movs	r1, #16
 80027ec:	480c      	ldr	r0, [pc, #48]	@ (8002820 <test_LedDebug+0x64>)
 80027ee:	f002 fafc 	bl	8004dea <HAL_GPIO_TogglePin>
		if(state_clock ==0){
 80027f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002824 <test_LedDebug+0x68>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d106      	bne.n	8002808 <test_LedDebug+0x4c>
			led7_SetColon(1);
 80027fa:	2001      	movs	r0, #1
 80027fc:	f7ff fefe 	bl	80025fc <led7_SetColon>
			state_clock = 1;
 8002800:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <test_LedDebug+0x68>)
 8002802:	2201      	movs	r2, #1
 8002804:	701a      	strb	r2, [r3, #0]
		}else{
			state_clock = 0;
			led7_SetColon(0);
		}
	}
}
 8002806:	e005      	b.n	8002814 <test_LedDebug+0x58>
			state_clock = 0;
 8002808:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <test_LedDebug+0x68>)
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
			led7_SetColon(0);
 800280e:	2000      	movs	r0, #0
 8002810:	f7ff fef4 	bl	80025fc <led7_SetColon>
}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000220 	.word	0x20000220
 800281c:	66666667 	.word	0x66666667
 8002820:	40021000 	.word	0x40021000
 8002824:	20000221 	.word	0x20000221

08002828 <isButtonUp>:

uint8_t isButtonUp()
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
    if (button_count[3] == 1)
 800282c:	4b05      	ldr	r3, [pc, #20]	@ (8002844 <isButtonUp+0x1c>)
 800282e:	88db      	ldrh	r3, [r3, #6]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <isButtonUp+0x10>
        return 1;
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <isButtonUp+0x12>
    else
        return 0;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	20000130 	.word	0x20000130

08002848 <isButtonDown>:

uint8_t isButtonDown()
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
    if (button_count[7] == 1)
 800284c:	4b05      	ldr	r3, [pc, #20]	@ (8002864 <isButtonDown+0x1c>)
 800284e:	89db      	ldrh	r3, [r3, #14]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <isButtonDown+0x10>
        return 1;
 8002854:	2301      	movs	r3, #1
 8002856:	e000      	b.n	800285a <isButtonDown+0x12>
    else
        return 0;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	20000130 	.word	0x20000130

08002868 <isButtonRight>:

uint8_t isButtonRight()
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
    if (button_count[11] == 1)
 800286c:	4b05      	ldr	r3, [pc, #20]	@ (8002884 <isButtonRight+0x1c>)
 800286e:	8adb      	ldrh	r3, [r3, #22]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d101      	bne.n	8002878 <isButtonRight+0x10>
        return 1;
 8002874:	2301      	movs	r3, #1
 8002876:	e000      	b.n	800287a <isButtonRight+0x12>
    else
        return 0;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	20000130 	.word	0x20000130

08002888 <test_Adc>:

uint8_t count_adc = 0;

void test_Adc(){
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af04      	add	r7, sp, #16
	count_adc = (count_adc + 1)%20;
 800288e:	4b5d      	ldr	r3, [pc, #372]	@ (8002a04 <test_Adc+0x17c>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	1c5a      	adds	r2, r3, #1
 8002894:	4b5c      	ldr	r3, [pc, #368]	@ (8002a08 <test_Adc+0x180>)
 8002896:	fb83 1302 	smull	r1, r3, r3, r2
 800289a:	10d9      	asrs	r1, r3, #3
 800289c:	17d3      	asrs	r3, r2, #31
 800289e:	1ac9      	subs	r1, r1, r3
 80028a0:	460b      	mov	r3, r1
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	1ad1      	subs	r1, r2, r3
 80028aa:	b2ca      	uxtb	r2, r1
 80028ac:	4b55      	ldr	r3, [pc, #340]	@ (8002a04 <test_Adc+0x17c>)
 80028ae:	701a      	strb	r2, [r3, #0]
	if(count_adc == 0){
 80028b0:	4b54      	ldr	r3, [pc, #336]	@ (8002a04 <test_Adc+0x17c>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f040 80a1 	bne.w	80029fc <test_Adc+0x174>
		sensor_Read();
 80028ba:	f000 f9c1 	bl	8002c40 <sensor_Read>
		lcd_ShowStr(10, 0, "Wattage:", RED, BLACK, 16, 0);
 80028be:	2300      	movs	r3, #0
 80028c0:	9302      	str	r3, [sp, #8]
 80028c2:	2310      	movs	r3, #16
 80028c4:	9301      	str	r3, [sp, #4]
 80028c6:	2300      	movs	r3, #0
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80028ce:	4a4f      	ldr	r2, [pc, #316]	@ (8002a0c <test_Adc+0x184>)
 80028d0:	2100      	movs	r1, #0
 80028d2:	200a      	movs	r0, #10
 80028d4:	f7ff fd72 	bl	80023bc <lcd_ShowStr>
		lcd_ShowFloatNum(130, 0,getWattage(), 4, RED, BLACK, 16);
 80028d8:	f7fe fd8a 	bl	80013f0 <getWattage>
 80028dc:	eef0 7a40 	vmov.f32	s15, s0
 80028e0:	2310      	movs	r3, #16
 80028e2:	9301      	str	r3, [sp, #4]
 80028e4:	2300      	movs	r3, #0
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80028ec:	2204      	movs	r2, #4
 80028ee:	eeb0 0a67 	vmov.f32	s0, s15
 80028f2:	2100      	movs	r1, #0
 80028f4:	2082      	movs	r0, #130	@ 0x82
 80028f6:	f7ff fb55 	bl	8001fa4 <lcd_ShowFloatNum>
		if(!isLight()){
 80028fa:	f7fe fd8d 	bl	8001418 <isLight>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d11a      	bne.n	800293a <test_Adc+0xb2>
			lcd_ShowStr(10, 20, "Light:", RED, BLACK, 16, 0);
 8002904:	2300      	movs	r3, #0
 8002906:	9302      	str	r3, [sp, #8]
 8002908:	2310      	movs	r3, #16
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	2300      	movs	r3, #0
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002914:	4a3e      	ldr	r2, [pc, #248]	@ (8002a10 <test_Adc+0x188>)
 8002916:	2114      	movs	r1, #20
 8002918:	200a      	movs	r0, #10
 800291a:	f7ff fd4f 	bl	80023bc <lcd_ShowStr>
			lcd_ShowStr(130, 20,"Strong", RED, BLACK, 16, 0);
 800291e:	2300      	movs	r3, #0
 8002920:	9302      	str	r3, [sp, #8]
 8002922:	2310      	movs	r3, #16
 8002924:	9301      	str	r3, [sp, #4]
 8002926:	2300      	movs	r3, #0
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800292e:	4a39      	ldr	r2, [pc, #228]	@ (8002a14 <test_Adc+0x18c>)
 8002930:	2114      	movs	r1, #20
 8002932:	2082      	movs	r0, #130	@ 0x82
 8002934:	f7ff fd42 	bl	80023bc <lcd_ShowStr>
 8002938:	e019      	b.n	800296e <test_Adc+0xe6>
		}else{
			lcd_ShowStr(10, 20, "Light:", RED, BLACK, 16, 0);
 800293a:	2300      	movs	r3, #0
 800293c:	9302      	str	r3, [sp, #8]
 800293e:	2310      	movs	r3, #16
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	2300      	movs	r3, #0
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800294a:	4a31      	ldr	r2, [pc, #196]	@ (8002a10 <test_Adc+0x188>)
 800294c:	2114      	movs	r1, #20
 800294e:	200a      	movs	r0, #10
 8002950:	f7ff fd34 	bl	80023bc <lcd_ShowStr>
			lcd_ShowStr(130, 20,"Weak  ", RED, BLACK, 16, 0);
 8002954:	2300      	movs	r3, #0
 8002956:	9302      	str	r3, [sp, #8]
 8002958:	2310      	movs	r3, #16
 800295a:	9301      	str	r3, [sp, #4]
 800295c:	2300      	movs	r3, #0
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002964:	4a2c      	ldr	r2, [pc, #176]	@ (8002a18 <test_Adc+0x190>)
 8002966:	2114      	movs	r1, #20
 8002968:	2082      	movs	r0, #130	@ 0x82
 800296a:	f7ff fd27 	bl	80023bc <lcd_ShowStr>
		}
		//lcd_ShowStr(10, 140, "Light:", RED, BLACK, 16, 0);
		//lcd_ShowIntNum(130, 140, sensor_GetLight(), 4, RED, BLACK, 16);
		lcd_ShowStr(10, 40, "Potentiometer:", RED, BLACK, 16, 0);
 800296e:	2300      	movs	r3, #0
 8002970:	9302      	str	r3, [sp, #8]
 8002972:	2310      	movs	r3, #16
 8002974:	9301      	str	r3, [sp, #4]
 8002976:	2300      	movs	r3, #0
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800297e:	4a27      	ldr	r2, [pc, #156]	@ (8002a1c <test_Adc+0x194>)
 8002980:	2128      	movs	r1, #40	@ 0x28
 8002982:	200a      	movs	r0, #10
 8002984:	f7ff fd1a 	bl	80023bc <lcd_ShowStr>
		lcd_ShowFloatNum(130, 40, ((float)sensor_GetPotentiometer()/4095)*100, 4, RED, BLACK, 16);
 8002988:	f000 f974 	bl	8002c74 <sensor_GetPotentiometer>
 800298c:	4603      	mov	r3, r0
 800298e:	ee07 3a90 	vmov	s15, r3
 8002992:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002996:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002a20 <test_Adc+0x198>
 800299a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800299e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002a24 <test_Adc+0x19c>
 80029a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029a6:	2310      	movs	r3, #16
 80029a8:	9301      	str	r3, [sp, #4]
 80029aa:	2300      	movs	r3, #0
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80029b2:	2204      	movs	r2, #4
 80029b4:	eeb0 0a67 	vmov.f32	s0, s15
 80029b8:	2128      	movs	r1, #40	@ 0x28
 80029ba:	2082      	movs	r0, #130	@ 0x82
 80029bc:	f7ff faf2 	bl	8001fa4 <lcd_ShowFloatNum>
		//lcd_ShowIntNum(130, 40, sensor_GetPotentiometer(), 4, RED, BLACK, 16);
		lcd_ShowStr(10, 60, "Temperature:", RED, BLACK, 16, 0);
 80029c0:	2300      	movs	r3, #0
 80029c2:	9302      	str	r3, [sp, #8]
 80029c4:	2310      	movs	r3, #16
 80029c6:	9301      	str	r3, [sp, #4]
 80029c8:	2300      	movs	r3, #0
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80029d0:	4a15      	ldr	r2, [pc, #84]	@ (8002a28 <test_Adc+0x1a0>)
 80029d2:	213c      	movs	r1, #60	@ 0x3c
 80029d4:	200a      	movs	r0, #10
 80029d6:	f7ff fcf1 	bl	80023bc <lcd_ShowStr>
		lcd_ShowFloatNum(130, 60,sensor_GetTemperature(), 4, RED, BLACK, 16);
 80029da:	f000 f9f1 	bl	8002dc0 <sensor_GetTemperature>
 80029de:	eef0 7a40 	vmov.f32	s15, s0
 80029e2:	2310      	movs	r3, #16
 80029e4:	9301      	str	r3, [sp, #4]
 80029e6:	2300      	movs	r3, #0
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80029ee:	2204      	movs	r2, #4
 80029f0:	eeb0 0a67 	vmov.f32	s0, s15
 80029f4:	213c      	movs	r1, #60	@ 0x3c
 80029f6:	2082      	movs	r0, #130	@ 0x82
 80029f8:	f7ff fad4 	bl	8001fa4 <lcd_ShowFloatNum>
	}
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000222 	.word	0x20000222
 8002a08:	66666667 	.word	0x66666667
 8002a0c:	0800a2b0 	.word	0x0800a2b0
 8002a10:	0800a2bc 	.word	0x0800a2bc
 8002a14:	0800a2c4 	.word	0x0800a2c4
 8002a18:	0800a2cc 	.word	0x0800a2cc
 8002a1c:	0800a2d4 	.word	0x0800a2d4
 8002a20:	457ff000 	.word	0x457ff000
 8002a24:	42c80000 	.word	0x42c80000
 8002a28:	0800a2e4 	.word	0x0800a2e4

08002a2c <test_Buzzer>:

void test_Buzzer(){
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
	if(isButtonUp()){
 8002a30:	f7ff fefa 	bl	8002828 <isButtonUp>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d002      	beq.n	8002a40 <test_Buzzer+0x14>
		buzzer_SetVolume(50);
 8002a3a:	2032      	movs	r0, #50	@ 0x32
 8002a3c:	f7fe fbd6 	bl	80011ec <buzzer_SetVolume>
	}

	if(isButtonDown()){
 8002a40:	f7ff ff02 	bl	8002848 <isButtonDown>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <test_Buzzer+0x24>
		buzzer_SetVolume(0);
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f7fe fbce 	bl	80011ec <buzzer_SetVolume>
	}

	if(isButtonRight()){
 8002a50:	f7ff ff0a 	bl	8002868 <isButtonRight>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d002      	beq.n	8002a60 <test_Buzzer+0x34>
		buzzer_SetVolume(25);
 8002a5a:	2019      	movs	r0, #25
 8002a5c:	f7fe fbc6 	bl	80011ec <buzzer_SetVolume>
	}

}
 8002a60:	bf00      	nop
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <updateTime>:

void updateTime(){
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	ds3231_Write(ADDRESS_YEAR, 23);
 8002a68:	2117      	movs	r1, #23
 8002a6a:	2006      	movs	r0, #6
 8002a6c:	f7fe fc3a 	bl	80012e4 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, 10);
 8002a70:	210a      	movs	r1, #10
 8002a72:	2005      	movs	r0, #5
 8002a74:	f7fe fc36 	bl	80012e4 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, 20);
 8002a78:	2114      	movs	r1, #20
 8002a7a:	2004      	movs	r0, #4
 8002a7c:	f7fe fc32 	bl	80012e4 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, 6);
 8002a80:	2106      	movs	r1, #6
 8002a82:	2003      	movs	r0, #3
 8002a84:	f7fe fc2e 	bl	80012e4 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, 20);
 8002a88:	2114      	movs	r1, #20
 8002a8a:	2002      	movs	r0, #2
 8002a8c:	f7fe fc2a 	bl	80012e4 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 11);
 8002a90:	210b      	movs	r1, #11
 8002a92:	2001      	movs	r0, #1
 8002a94:	f7fe fc26 	bl	80012e4 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 23);
 8002a98:	2117      	movs	r1, #23
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	f7fe fc22 	bl	80012e4 <ds3231_Write>
}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <displayTime>:

void displayTime(){
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(70, 100, ds3231_hours, 2, GREEN, BLACK, 24);
 8002aaa:	4b53      	ldr	r3, [pc, #332]	@ (8002bf8 <displayTime+0x154>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	2318      	movs	r3, #24
 8002ab2:	9302      	str	r3, [sp, #8]
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	9301      	str	r3, [sp, #4]
 8002ab8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	2302      	movs	r3, #2
 8002ac0:	2164      	movs	r1, #100	@ 0x64
 8002ac2:	2046      	movs	r0, #70	@ 0x46
 8002ac4:	f7ff f9f0 	bl	8001ea8 <lcd_ShowIntNum>
	lcd_ShowIntNum(110, 100, ds3231_min, 2, GREEN, BLACK, 24);
 8002ac8:	4b4c      	ldr	r3, [pc, #304]	@ (8002bfc <displayTime+0x158>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	461a      	mov	r2, r3
 8002ace:	2318      	movs	r3, #24
 8002ad0:	9302      	str	r3, [sp, #8]
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2302      	movs	r3, #2
 8002ade:	2164      	movs	r1, #100	@ 0x64
 8002ae0:	206e      	movs	r0, #110	@ 0x6e
 8002ae2:	f7ff f9e1 	bl	8001ea8 <lcd_ShowIntNum>
	lcd_ShowIntNum(150, 100, ds3231_sec, 2, GREEN, BLACK, 24);
 8002ae6:	4b46      	ldr	r3, [pc, #280]	@ (8002c00 <displayTime+0x15c>)
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	2318      	movs	r3, #24
 8002aee:	9302      	str	r3, [sp, #8]
 8002af0:	2300      	movs	r3, #0
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	2302      	movs	r3, #2
 8002afc:	2164      	movs	r1, #100	@ 0x64
 8002afe:	2096      	movs	r0, #150	@ 0x96
 8002b00:	f7ff f9d2 	bl	8001ea8 <lcd_ShowIntNum>
	lcd_ShowIntNum(20, 130, ds3231_day, 2, YELLOW, BLACK, 24);
 8002b04:	4b3f      	ldr	r3, [pc, #252]	@ (8002c04 <displayTime+0x160>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	2318      	movs	r3, #24
 8002b0c:	9302      	str	r3, [sp, #8]
 8002b0e:	2300      	movs	r3, #0
 8002b10:	9301      	str	r3, [sp, #4]
 8002b12:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	2302      	movs	r3, #2
 8002b1a:	2182      	movs	r1, #130	@ 0x82
 8002b1c:	2014      	movs	r0, #20
 8002b1e:	f7ff f9c3 	bl	8001ea8 <lcd_ShowIntNum>
	lcd_ShowIntNum(70, 130, ds3231_date, 2, YELLOW, BLACK, 24);
 8002b22:	4b39      	ldr	r3, [pc, #228]	@ (8002c08 <displayTime+0x164>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	2318      	movs	r3, #24
 8002b2a:	9302      	str	r3, [sp, #8]
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	9301      	str	r3, [sp, #4]
 8002b30:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	2302      	movs	r3, #2
 8002b38:	2182      	movs	r1, #130	@ 0x82
 8002b3a:	2046      	movs	r0, #70	@ 0x46
 8002b3c:	f7ff f9b4 	bl	8001ea8 <lcd_ShowIntNum>
	lcd_ShowIntNum(110, 130, ds3231_month, 2, YELLOW, BLACK, 24);
 8002b40:	4b32      	ldr	r3, [pc, #200]	@ (8002c0c <displayTime+0x168>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	2318      	movs	r3, #24
 8002b48:	9302      	str	r3, [sp, #8]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	9301      	str	r3, [sp, #4]
 8002b4e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	2302      	movs	r3, #2
 8002b56:	2182      	movs	r1, #130	@ 0x82
 8002b58:	206e      	movs	r0, #110	@ 0x6e
 8002b5a:	f7ff f9a5 	bl	8001ea8 <lcd_ShowIntNum>
	lcd_ShowIntNum(150, 130, ds3231_year, 2, YELLOW, BLACK, 24);
 8002b5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002c10 <displayTime+0x16c>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	2318      	movs	r3, #24
 8002b66:	9302      	str	r3, [sp, #8]
 8002b68:	2300      	movs	r3, #0
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	2302      	movs	r3, #2
 8002b74:	2182      	movs	r1, #130	@ 0x82
 8002b76:	2096      	movs	r0, #150	@ 0x96
 8002b78:	f7ff f996 	bl	8001ea8 <lcd_ShowIntNum>

	led7_SetDigit(ds3231_hours/10, 0, 0);
 8002b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf8 <displayTime+0x154>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	4a24      	ldr	r2, [pc, #144]	@ (8002c14 <displayTime+0x170>)
 8002b82:	fba2 2303 	umull	r2, r3, r2, r3
 8002b86:	08db      	lsrs	r3, r3, #3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fd10 	bl	80025b4 <led7_SetDigit>
	led7_SetDigit(ds3231_hours%10, 1, 0);
 8002b94:	4b18      	ldr	r3, [pc, #96]	@ (8002bf8 <displayTime+0x154>)
 8002b96:	781a      	ldrb	r2, [r3, #0]
 8002b98:	4b1e      	ldr	r3, [pc, #120]	@ (8002c14 <displayTime+0x170>)
 8002b9a:	fba3 1302 	umull	r1, r3, r3, r2
 8002b9e:	08d9      	lsrs	r1, r3, #3
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2200      	movs	r2, #0
 8002bae:	2101      	movs	r1, #1
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fcff 	bl	80025b4 <led7_SetDigit>
	led7_SetDigit(ds3231_min/10, 2, 0);
 8002bb6:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <displayTime+0x158>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	4a16      	ldr	r2, [pc, #88]	@ (8002c14 <displayTime+0x170>)
 8002bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc0:	08db      	lsrs	r3, r3, #3
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	2102      	movs	r1, #2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fcf3 	bl	80025b4 <led7_SetDigit>
	led7_SetDigit(ds3231_min%10, 3, 0);
 8002bce:	4b0b      	ldr	r3, [pc, #44]	@ (8002bfc <displayTime+0x158>)
 8002bd0:	781a      	ldrb	r2, [r3, #0]
 8002bd2:	4b10      	ldr	r3, [pc, #64]	@ (8002c14 <displayTime+0x170>)
 8002bd4:	fba3 1302 	umull	r1, r3, r3, r2
 8002bd8:	08d9      	lsrs	r1, r3, #3
 8002bda:	460b      	mov	r3, r1
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2200      	movs	r2, #0
 8002be8:	2103      	movs	r1, #3
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fce2 	bl	80025b4 <led7_SetDigit>

}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	2000015b 	.word	0x2000015b
 8002bfc:	2000015c 	.word	0x2000015c
 8002c00:	2000015d 	.word	0x2000015d
 8002c04:	2000015f 	.word	0x2000015f
 8002c08:	2000015e 	.word	0x2000015e
 8002c0c:	20000160 	.word	0x20000160
 8002c10:	20000161 	.word	0x20000161
 8002c14:	cccccccd 	.word	0xcccccccd

08002c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c1c:	b672      	cpsid	i
}
 8002c1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <Error_Handler+0x8>

08002c24 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 8002c28:	2205      	movs	r2, #5
 8002c2a:	4903      	ldr	r1, [pc, #12]	@ (8002c38 <sensor_init+0x14>)
 8002c2c:	4803      	ldr	r0, [pc, #12]	@ (8002c3c <sensor_init+0x18>)
 8002c2e:	f000 fe45 	bl	80038bc <HAL_ADC_Start_DMA>
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000224 	.word	0x20000224
 8002c3c:	20000088 	.word	0x20000088

08002c40 <sensor_Read>:

void sensor_Read(){
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8002c44:	2205      	movs	r2, #5
 8002c46:	4903      	ldr	r1, [pc, #12]	@ (8002c54 <sensor_Read+0x14>)
 8002c48:	4803      	ldr	r0, [pc, #12]	@ (8002c58 <sensor_Read+0x18>)
 8002c4a:	f000 fe37 	bl	80038bc <HAL_ADC_Start_DMA>
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000224 	.word	0x20000224
 8002c58:	20000088 	.word	0x20000088

08002c5c <sensor_GetLight>:

uint16_t sensor_GetLight(){
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
	return adc_receive[2];
 8002c60:	4b03      	ldr	r3, [pc, #12]	@ (8002c70 <sensor_GetLight+0x14>)
 8002c62:	889b      	ldrh	r3, [r3, #4]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	20000224 	.word	0x20000224

08002c74 <sensor_GetPotentiometer>:

uint16_t sensor_GetPotentiometer(){
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002c78:	4b03      	ldr	r3, [pc, #12]	@ (8002c88 <sensor_GetPotentiometer+0x14>)
 8002c7a:	88db      	ldrh	r3, [r3, #6]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	20000224 	.word	0x20000224
 8002c8c:	00000000 	.word	0x00000000

08002c90 <sensor_GetVoltage>:

float sensor_GetVoltage(){
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 8002c94:	4b1a      	ldr	r3, [pc, #104]	@ (8002d00 <sensor_GetVoltage+0x70>)
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	ee07 3a90 	vmov	s15, r3
 8002c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca0:	ee17 0a90 	vmov	r0, s15
 8002ca4:	f7fd fc48 	bl	8000538 <__aeabi_f2d>
 8002ca8:	a311      	add	r3, pc, #68	@ (adr r3, 8002cf0 <sensor_GetVoltage+0x60>)
 8002caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cae:	f7fd fc9b 	bl	80005e8 <__aeabi_dmul>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4610      	mov	r0, r2
 8002cb8:	4619      	mov	r1, r3
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <sensor_GetVoltage+0x74>)
 8002cc0:	f7fd fc92 	bl	80005e8 <__aeabi_dmul>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4610      	mov	r0, r2
 8002cca:	4619      	mov	r1, r3
 8002ccc:	a30a      	add	r3, pc, #40	@ (adr r3, 8002cf8 <sensor_GetVoltage+0x68>)
 8002cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd2:	f7fd fdb3 	bl	800083c <__aeabi_ddiv>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4610      	mov	r0, r2
 8002cdc:	4619      	mov	r1, r3
 8002cde:	f7fd ff1d 	bl	8000b1c <__aeabi_d2f>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	ee07 3a90 	vmov	s15, r3
}
 8002ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	66666666 	.word	0x66666666
 8002cf4:	400a6666 	.word	0x400a6666
 8002cf8:	cccccccd 	.word	0xcccccccd
 8002cfc:	40b908ac 	.word	0x40b908ac
 8002d00:	20000224 	.word	0x20000224
 8002d04:	40280000 	.word	0x40280000

08002d08 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 8002d0c:	4b28      	ldr	r3, [pc, #160]	@ (8002db0 <sensor_GetCurrent+0xa8>)
 8002d0e:	885b      	ldrh	r3, [r3, #2]
 8002d10:	ee07 3a90 	vmov	s15, r3
 8002d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d18:	ee17 0a90 	vmov	r0, s15
 8002d1c:	f7fd fc0c 	bl	8000538 <__aeabi_f2d>
 8002d20:	a31f      	add	r3, pc, #124	@ (adr r3, 8002da0 <sensor_GetCurrent+0x98>)
 8002d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d26:	f7fd fc5f 	bl	80005e8 <__aeabi_dmul>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4610      	mov	r0, r2
 8002d30:	4619      	mov	r1, r3
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	4b1f      	ldr	r3, [pc, #124]	@ (8002db4 <sensor_GetCurrent+0xac>)
 8002d38:	f7fd fc56 	bl	80005e8 <__aeabi_dmul>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4610      	mov	r0, r2
 8002d42:	4619      	mov	r1, r3
 8002d44:	a318      	add	r3, pc, #96	@ (adr r3, 8002da8 <sensor_GetCurrent+0xa0>)
 8002d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4a:	f7fd fd77 	bl	800083c <__aeabi_ddiv>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	460b      	mov	r3, r1
 8002d52:	4610      	mov	r0, r2
 8002d54:	4619      	mov	r1, r3
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	4b17      	ldr	r3, [pc, #92]	@ (8002db8 <sensor_GetCurrent+0xb0>)
 8002d5c:	f7fd fa8c 	bl	8000278 <__aeabi_dsub>
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	4610      	mov	r0, r2
 8002d66:	4619      	mov	r1, r3
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	4b13      	ldr	r3, [pc, #76]	@ (8002dbc <sensor_GetCurrent+0xb4>)
 8002d6e:	f7fd fc3b 	bl	80005e8 <__aeabi_dmul>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	4610      	mov	r0, r2
 8002d78:	4619      	mov	r1, r3
 8002d7a:	f04f 0200 	mov.w	r2, #0
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <sensor_GetCurrent+0xb0>)
 8002d80:	f7fd fd5c 	bl	800083c <__aeabi_ddiv>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4610      	mov	r0, r2
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	f7fd fec6 	bl	8000b1c <__aeabi_d2f>
 8002d90:	4603      	mov	r3, r0
 8002d92:	ee07 3a90 	vmov	s15, r3
}
 8002d96:	eeb0 0a67 	vmov.f32	s0, s15
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	f3af 8000 	nop.w
 8002da0:	66666666 	.word	0x66666666
 8002da4:	400a6666 	.word	0x400a6666
 8002da8:	147ae148 	.word	0x147ae148
 8002dac:	40a4b2ee 	.word	0x40a4b2ee
 8002db0:	20000224 	.word	0x20000224
 8002db4:	408f4000 	.word	0x408f4000
 8002db8:	40040000 	.word	0x40040000
 8002dbc:	40140000 	.word	0x40140000

08002dc0 <sensor_GetTemperature>:

float sensor_GetTemperature(){
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 8002dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002df0 <sensor_GetTemperature+0x30>)
 8002dc6:	891b      	ldrh	r3, [r3, #8]
 8002dc8:	ee07 3a90 	vmov	s15, r3
 8002dcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dd0:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002df4 <sensor_GetTemperature+0x34>
 8002dd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dd8:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002df8 <sensor_GetTemperature+0x38>
 8002ddc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002de0:	eef0 7a66 	vmov.f32	s15, s13
}
 8002de4:	eeb0 0a67 	vmov.f32	s0, s15
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	20000224 	.word	0x20000224
 8002df4:	43a50000 	.word	0x43a50000
 8002df8:	457ff000 	.word	0x457ff000

08002dfc <timer_init>:
uint16_t timer3_counter = 0;

uint16_t flag_timer4 = 0;
uint16_t timer4_counter = 0;

void timer_init(){
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002e00:	4802      	ldr	r0, [pc, #8]	@ (8002e0c <timer_init+0x10>)
 8002e02:	f004 fc61 	bl	80076c8 <HAL_TIM_Base_Start_IT>
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000298 	.word	0x20000298

08002e10 <setTimer2>:

void setTimer2(uint16_t duration){
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002e1a:	4a08      	ldr	r2, [pc, #32]	@ (8002e3c <setTimer2+0x2c>)
 8002e1c:	88fb      	ldrh	r3, [r7, #6]
 8002e1e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002e20:	4b06      	ldr	r3, [pc, #24]	@ (8002e3c <setTimer2+0x2c>)
 8002e22:	881a      	ldrh	r2, [r3, #0]
 8002e24:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <setTimer2+0x30>)
 8002e26:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <setTimer2+0x34>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	801a      	strh	r2, [r3, #0]
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	20000232 	.word	0x20000232
 8002e40:	20000230 	.word	0x20000230
 8002e44:	2000022e 	.word	0x2000022e

08002e48 <setTimer3>:

void setTimer3(uint16_t duration){
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	80fb      	strh	r3, [r7, #6]
	timer3_counter = duration;
 8002e52:	4a06      	ldr	r2, [pc, #24]	@ (8002e6c <setTimer3+0x24>)
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	8013      	strh	r3, [r2, #0]
	flag_timer3 = 0;
 8002e58:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <setTimer3+0x28>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	801a      	strh	r2, [r3, #0]
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000236 	.word	0x20000236
 8002e70:	20000234 	.word	0x20000234

08002e74 <setTimer4>:

void setTimer4(uint16_t duration){
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	80fb      	strh	r3, [r7, #6]
	timer4_counter = duration;
 8002e7e:	4a06      	ldr	r2, [pc, #24]	@ (8002e98 <setTimer4+0x24>)
 8002e80:	88fb      	ldrh	r3, [r7, #6]
 8002e82:	8013      	strh	r3, [r2, #0]
	flag_timer4 = 0;
 8002e84:	4b05      	ldr	r3, [pc, #20]	@ (8002e9c <setTimer4+0x28>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	801a      	strh	r2, [r3, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	2000023a 	.word	0x2000023a
 8002e9c:	20000238 	.word	0x20000238

08002ea0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eb0:	d138      	bne.n	8002f24 <HAL_TIM_PeriodElapsedCallback+0x84>
		if(timer2_counter > 0){
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d010      	beq.n	8002edc <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002eba:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002ebc:	881b      	ldrh	r3, [r3, #0]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002ec4:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002ec6:	4b19      	ldr	r3, [pc, #100]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d106      	bne.n	8002edc <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002ece:	4b18      	ldr	r3, [pc, #96]	@ (8002f30 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002ed4:	4b17      	ldr	r3, [pc, #92]	@ (8002f34 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002ed6:	881a      	ldrh	r2, [r3, #0]
 8002ed8:	4b14      	ldr	r3, [pc, #80]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002eda:	801a      	strh	r2, [r3, #0]
			}
		}

		if(timer3_counter > 0){
 8002edc:	4b16      	ldr	r3, [pc, #88]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002ede:	881b      	ldrh	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00c      	beq.n	8002efe <HAL_TIM_PeriodElapsedCallback+0x5e>
			timer3_counter--;
 8002ee4:	4b14      	ldr	r3, [pc, #80]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	4b12      	ldr	r3, [pc, #72]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002eee:	801a      	strh	r2, [r3, #0]
			if(timer3_counter <= 0){
 8002ef0:	4b11      	ldr	r3, [pc, #68]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d102      	bne.n	8002efe <HAL_TIM_PeriodElapsedCallback+0x5e>
				flag_timer3 = 1;
 8002ef8:	4b10      	ldr	r3, [pc, #64]	@ (8002f3c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	801a      	strh	r2, [r3, #0]
			}
		}

		if(timer4_counter > 0){
 8002efe:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00c      	beq.n	8002f20 <HAL_TIM_PeriodElapsedCallback+0x80>
			timer4_counter--;
 8002f06:	4b0e      	ldr	r3, [pc, #56]	@ (8002f40 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f40 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002f10:	801a      	strh	r2, [r3, #0]
			if(timer4_counter <= 0){
 8002f12:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d102      	bne.n	8002f20 <HAL_TIM_PeriodElapsedCallback+0x80>
				flag_timer4 = 1;
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002f20:	f7ff fabc 	bl	800249c <led7_Scan>
	}
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	20000230 	.word	0x20000230
 8002f30:	2000022e 	.word	0x2000022e
 8002f34:	20000232 	.word	0x20000232
 8002f38:	20000236 	.word	0x20000236
 8002f3c:	20000234 	.word	0x20000234
 8002f40:	2000023a 	.word	0x2000023a
 8002f44:	20000238 	.word	0x20000238

08002f48 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f4c:	4b17      	ldr	r3, [pc, #92]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f4e:	4a18      	ldr	r2, [pc, #96]	@ (8002fb0 <MX_SPI1_Init+0x68>)
 8002f50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f52:	4b16      	ldr	r3, [pc, #88]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f5a:	4b14      	ldr	r3, [pc, #80]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f60:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f66:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f78:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f80:	4b0a      	ldr	r3, [pc, #40]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f86:	4b09      	ldr	r3, [pc, #36]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f8c:	4b07      	ldr	r3, [pc, #28]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002f92:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f94:	220a      	movs	r2, #10
 8002f96:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f98:	4804      	ldr	r0, [pc, #16]	@ (8002fac <MX_SPI1_Init+0x64>)
 8002f9a:	f003 fd2b 	bl	80069f4 <HAL_SPI_Init>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002fa4:	f7ff fe38 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002fa8:	bf00      	nop
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	2000023c 	.word	0x2000023c
 8002fb0:	40013000 	.word	0x40013000

08002fb4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b08a      	sub	sp, #40	@ 0x28
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fbc:	f107 0314 	add.w	r3, r7, #20
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	60da      	str	r2, [r3, #12]
 8002fca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a19      	ldr	r2, [pc, #100]	@ (8003038 <HAL_SPI_MspInit+0x84>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d12b      	bne.n	800302e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	4b18      	ldr	r3, [pc, #96]	@ (800303c <HAL_SPI_MspInit+0x88>)
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	4a17      	ldr	r2, [pc, #92]	@ (800303c <HAL_SPI_MspInit+0x88>)
 8002fe0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002fe4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fe6:	4b15      	ldr	r3, [pc, #84]	@ (800303c <HAL_SPI_MspInit+0x88>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fee:	613b      	str	r3, [r7, #16]
 8002ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	4b11      	ldr	r3, [pc, #68]	@ (800303c <HAL_SPI_MspInit+0x88>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	4a10      	ldr	r2, [pc, #64]	@ (800303c <HAL_SPI_MspInit+0x88>)
 8002ffc:	f043 0302 	orr.w	r3, r3, #2
 8003000:	6313      	str	r3, [r2, #48]	@ 0x30
 8003002:	4b0e      	ldr	r3, [pc, #56]	@ (800303c <HAL_SPI_MspInit+0x88>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800300e:	2338      	movs	r3, #56	@ 0x38
 8003010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003012:	2302      	movs	r3, #2
 8003014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003016:	2300      	movs	r3, #0
 8003018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800301a:	2303      	movs	r3, #3
 800301c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800301e:	2305      	movs	r3, #5
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003022:	f107 0314 	add.w	r3, r7, #20
 8003026:	4619      	mov	r1, r3
 8003028:	4805      	ldr	r0, [pc, #20]	@ (8003040 <HAL_SPI_MspInit+0x8c>)
 800302a:	f001 fd29 	bl	8004a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800302e:	bf00      	nop
 8003030:	3728      	adds	r7, #40	@ 0x28
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40013000 	.word	0x40013000
 800303c:	40023800 	.word	0x40023800
 8003040:	40020400 	.word	0x40020400

08003044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800304a:	2300      	movs	r3, #0
 800304c:	607b      	str	r3, [r7, #4]
 800304e:	4b10      	ldr	r3, [pc, #64]	@ (8003090 <HAL_MspInit+0x4c>)
 8003050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003052:	4a0f      	ldr	r2, [pc, #60]	@ (8003090 <HAL_MspInit+0x4c>)
 8003054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003058:	6453      	str	r3, [r2, #68]	@ 0x44
 800305a:	4b0d      	ldr	r3, [pc, #52]	@ (8003090 <HAL_MspInit+0x4c>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003062:	607b      	str	r3, [r7, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	603b      	str	r3, [r7, #0]
 800306a:	4b09      	ldr	r3, [pc, #36]	@ (8003090 <HAL_MspInit+0x4c>)
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	4a08      	ldr	r2, [pc, #32]	@ (8003090 <HAL_MspInit+0x4c>)
 8003070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003074:	6413      	str	r3, [r2, #64]	@ 0x40
 8003076:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <HAL_MspInit+0x4c>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40023800 	.word	0x40023800

08003094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <NMI_Handler+0x4>

0800309c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <HardFault_Handler+0x4>

080030a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a8:	bf00      	nop
 80030aa:	e7fd      	b.n	80030a8 <MemManage_Handler+0x4>

080030ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030b0:	bf00      	nop
 80030b2:	e7fd      	b.n	80030b0 <BusFault_Handler+0x4>

080030b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b8:	bf00      	nop
 80030ba:	e7fd      	b.n	80030b8 <UsageFault_Handler+0x4>

080030bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ca:	b480      	push	{r7}
 80030cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030ea:	f000 fb5f 	bl	80037ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030f8:	4802      	ldr	r0, [pc, #8]	@ (8003104 <TIM2_IRQHandler+0x10>)
 80030fa:	f004 fc77 	bl	80079ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000298 	.word	0x20000298

08003108 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800310c:	4802      	ldr	r0, [pc, #8]	@ (8003118 <USART1_IRQHandler+0x10>)
 800310e:	f005 fbbb 	bl	8008888 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	20000494 	.word	0x20000494

0800311c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <DMA2_Stream0_IRQHandler+0x10>)
 8003122:	f001 fa43 	bl	80045ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	200000d0 	.word	0x200000d0

08003130 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003138:	4a14      	ldr	r2, [pc, #80]	@ (800318c <_sbrk+0x5c>)
 800313a:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <_sbrk+0x60>)
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003144:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <_sbrk+0x64>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d102      	bne.n	8003152 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800314c:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <_sbrk+0x64>)
 800314e:	4a12      	ldr	r2, [pc, #72]	@ (8003198 <_sbrk+0x68>)
 8003150:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003152:	4b10      	ldr	r3, [pc, #64]	@ (8003194 <_sbrk+0x64>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	429a      	cmp	r2, r3
 800315e:	d207      	bcs.n	8003170 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003160:	f006 fbe8 	bl	8009934 <__errno>
 8003164:	4603      	mov	r3, r0
 8003166:	220c      	movs	r2, #12
 8003168:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800316a:	f04f 33ff 	mov.w	r3, #4294967295
 800316e:	e009      	b.n	8003184 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003170:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <_sbrk+0x64>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003176:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <_sbrk+0x64>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	4a05      	ldr	r2, [pc, #20]	@ (8003194 <_sbrk+0x64>)
 8003180:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003182:	68fb      	ldr	r3, [r7, #12]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3718      	adds	r7, #24
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	20020000 	.word	0x20020000
 8003190:	00000400 	.word	0x00000400
 8003194:	20000294 	.word	0x20000294
 8003198:	20000628 	.word	0x20000628

0800319c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <SystemInit+0x20>)
 80031a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a6:	4a05      	ldr	r2, [pc, #20]	@ (80031bc <SystemInit+0x20>)
 80031a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031c6:	f107 0308 	add.w	r3, r7, #8
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	609a      	str	r2, [r3, #8]
 80031d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031d4:	463b      	mov	r3, r7
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003254 <MX_TIM2_Init+0x94>)
 80031de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80031e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80031e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003254 <MX_TIM2_Init+0x94>)
 80031e6:	f240 3247 	movw	r2, #839	@ 0x347
 80031ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ec:	4b19      	ldr	r3, [pc, #100]	@ (8003254 <MX_TIM2_Init+0x94>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80031f2:	4b18      	ldr	r3, [pc, #96]	@ (8003254 <MX_TIM2_Init+0x94>)
 80031f4:	2263      	movs	r2, #99	@ 0x63
 80031f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031f8:	4b16      	ldr	r3, [pc, #88]	@ (8003254 <MX_TIM2_Init+0x94>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031fe:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <MX_TIM2_Init+0x94>)
 8003200:	2200      	movs	r2, #0
 8003202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003204:	4813      	ldr	r0, [pc, #76]	@ (8003254 <MX_TIM2_Init+0x94>)
 8003206:	f004 fa0f 	bl	8007628 <HAL_TIM_Base_Init>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003210:	f7ff fd02 	bl	8002c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003214:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003218:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800321a:	f107 0308 	add.w	r3, r7, #8
 800321e:	4619      	mov	r1, r3
 8003220:	480c      	ldr	r0, [pc, #48]	@ (8003254 <MX_TIM2_Init+0x94>)
 8003222:	f004 fd95 	bl	8007d50 <HAL_TIM_ConfigClockSource>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800322c:	f7ff fcf4 	bl	8002c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003230:	2300      	movs	r3, #0
 8003232:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003234:	2300      	movs	r3, #0
 8003236:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003238:	463b      	mov	r3, r7
 800323a:	4619      	mov	r1, r3
 800323c:	4805      	ldr	r0, [pc, #20]	@ (8003254 <MX_TIM2_Init+0x94>)
 800323e:	f005 f993 	bl	8008568 <HAL_TIMEx_MasterConfigSynchronization>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003248:	f7ff fce6 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800324c:	bf00      	nop
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20000298 	.word	0x20000298

08003258 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800325e:	1d3b      	adds	r3, r7, #4
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	611a      	str	r2, [r3, #16]
 800326c:	615a      	str	r2, [r3, #20]
 800326e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003270:	4b1e      	ldr	r3, [pc, #120]	@ (80032ec <MX_TIM13_Init+0x94>)
 8003272:	4a1f      	ldr	r2, [pc, #124]	@ (80032f0 <MX_TIM13_Init+0x98>)
 8003274:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8003276:	4b1d      	ldr	r3, [pc, #116]	@ (80032ec <MX_TIM13_Init+0x94>)
 8003278:	f240 3247 	movw	r2, #839	@ 0x347
 800327c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800327e:	4b1b      	ldr	r3, [pc, #108]	@ (80032ec <MX_TIM13_Init+0x94>)
 8003280:	2200      	movs	r2, #0
 8003282:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003284:	4b19      	ldr	r3, [pc, #100]	@ (80032ec <MX_TIM13_Init+0x94>)
 8003286:	2263      	movs	r2, #99	@ 0x63
 8003288:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800328a:	4b18      	ldr	r3, [pc, #96]	@ (80032ec <MX_TIM13_Init+0x94>)
 800328c:	2200      	movs	r2, #0
 800328e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003290:	4b16      	ldr	r3, [pc, #88]	@ (80032ec <MX_TIM13_Init+0x94>)
 8003292:	2200      	movs	r2, #0
 8003294:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003296:	4815      	ldr	r0, [pc, #84]	@ (80032ec <MX_TIM13_Init+0x94>)
 8003298:	f004 f9c6 	bl	8007628 <HAL_TIM_Base_Init>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80032a2:	f7ff fcb9 	bl	8002c18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80032a6:	4811      	ldr	r0, [pc, #68]	@ (80032ec <MX_TIM13_Init+0x94>)
 80032a8:	f004 fa7e 	bl	80077a8 <HAL_TIM_PWM_Init>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80032b2:	f7ff fcb1 	bl	8002c18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032b6:	2360      	movs	r3, #96	@ 0x60
 80032b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032c6:	1d3b      	adds	r3, r7, #4
 80032c8:	2200      	movs	r2, #0
 80032ca:	4619      	mov	r1, r3
 80032cc:	4807      	ldr	r0, [pc, #28]	@ (80032ec <MX_TIM13_Init+0x94>)
 80032ce:	f004 fc7d 	bl	8007bcc <HAL_TIM_PWM_ConfigChannel>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80032d8:	f7ff fc9e 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80032dc:	4803      	ldr	r0, [pc, #12]	@ (80032ec <MX_TIM13_Init+0x94>)
 80032de:	f000 f845 	bl	800336c <HAL_TIM_MspPostInit>

}
 80032e2:	bf00      	nop
 80032e4:	3720      	adds	r7, #32
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200002e0 	.word	0x200002e0
 80032f0:	40001c00 	.word	0x40001c00

080032f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003304:	d116      	bne.n	8003334 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <HAL_TIM_Base_MspInit+0x70>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	4a15      	ldr	r2, [pc, #84]	@ (8003364 <HAL_TIM_Base_MspInit+0x70>)
 8003310:	f043 0301 	orr.w	r3, r3, #1
 8003314:	6413      	str	r3, [r2, #64]	@ 0x40
 8003316:	4b13      	ldr	r3, [pc, #76]	@ (8003364 <HAL_TIM_Base_MspInit+0x70>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003322:	2200      	movs	r2, #0
 8003324:	2100      	movs	r1, #0
 8003326:	201c      	movs	r0, #28
 8003328:	f000 ff71 	bl	800420e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800332c:	201c      	movs	r0, #28
 800332e:	f000 ff8a 	bl	8004246 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8003332:	e012      	b.n	800335a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a0b      	ldr	r2, [pc, #44]	@ (8003368 <HAL_TIM_Base_MspInit+0x74>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d10d      	bne.n	800335a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800333e:	2300      	movs	r3, #0
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	4b08      	ldr	r3, [pc, #32]	@ (8003364 <HAL_TIM_Base_MspInit+0x70>)
 8003344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003346:	4a07      	ldr	r2, [pc, #28]	@ (8003364 <HAL_TIM_Base_MspInit+0x70>)
 8003348:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800334c:	6413      	str	r3, [r2, #64]	@ 0x40
 800334e:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <HAL_TIM_Base_MspInit+0x70>)
 8003350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003356:	60bb      	str	r3, [r7, #8]
 8003358:	68bb      	ldr	r3, [r7, #8]
}
 800335a:	bf00      	nop
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	40023800 	.word	0x40023800
 8003368:	40001c00 	.word	0x40001c00

0800336c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b088      	sub	sp, #32
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003374:	f107 030c 	add.w	r3, r7, #12
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	605a      	str	r2, [r3, #4]
 800337e:	609a      	str	r2, [r3, #8]
 8003380:	60da      	str	r2, [r3, #12]
 8003382:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a12      	ldr	r2, [pc, #72]	@ (80033d4 <HAL_TIM_MspPostInit+0x68>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d11e      	bne.n	80033cc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	4b11      	ldr	r3, [pc, #68]	@ (80033d8 <HAL_TIM_MspPostInit+0x6c>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	4a10      	ldr	r2, [pc, #64]	@ (80033d8 <HAL_TIM_MspPostInit+0x6c>)
 8003398:	f043 0320 	orr.w	r3, r3, #32
 800339c:	6313      	str	r3, [r2, #48]	@ 0x30
 800339e:	4b0e      	ldr	r3, [pc, #56]	@ (80033d8 <HAL_TIM_MspPostInit+0x6c>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	60bb      	str	r3, [r7, #8]
 80033a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80033aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b0:	2302      	movs	r3, #2
 80033b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b8:	2300      	movs	r3, #0
 80033ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80033bc:	2309      	movs	r3, #9
 80033be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80033c0:	f107 030c 	add.w	r3, r7, #12
 80033c4:	4619      	mov	r1, r3
 80033c6:	4805      	ldr	r0, [pc, #20]	@ (80033dc <HAL_TIM_MspPostInit+0x70>)
 80033c8:	f001 fb5a 	bl	8004a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80033cc:	bf00      	nop
 80033ce:	3720      	adds	r7, #32
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40001c00 	.word	0x40001c00
 80033d8:	40023800 	.word	0x40023800
 80033dc:	40021400 	.word	0x40021400

080033e0 <uart_init_rs232>:
uint8_t rxBuffer[BUFFER_SIZE];
uint8_t rxHead = 0;
uint8_t rxTail = 0;
uint8_t dataReceived = 0;

void uart_init_rs232(){
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80033e4:	2201      	movs	r2, #1
 80033e6:	4903      	ldr	r1, [pc, #12]	@ (80033f4 <uart_init_rs232+0x14>)
 80033e8:	4803      	ldr	r0, [pc, #12]	@ (80033f8 <uart_init_rs232+0x18>)
 80033ea:	f005 fa28 	bl	800883e <HAL_UART_Receive_IT>
}
 80033ee:	bf00      	nop
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	20000328 	.word	0x20000328
 80033f8:	20000494 	.word	0x20000494

080033fc <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), 10);
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	4907      	ldr	r1, [pc, #28]	@ (8003424 <uart_Rs232SendString+0x28>)
 8003408:	4807      	ldr	r0, [pc, #28]	@ (8003428 <uart_Rs232SendString+0x2c>)
 800340a:	f006 fa6b 	bl	80098e4 <siprintf>
 800340e:	4603      	mov	r3, r0
 8003410:	b29a      	uxth	r2, r3
 8003412:	230a      	movs	r3, #10
 8003414:	4904      	ldr	r1, [pc, #16]	@ (8003428 <uart_Rs232SendString+0x2c>)
 8003416:	4805      	ldr	r0, [pc, #20]	@ (800342c <uart_Rs232SendString+0x30>)
 8003418:	f005 f986 	bl	8008728 <HAL_UART_Transmit>
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	0800a2f4 	.word	0x0800a2f4
 8003428:	2000032c 	.word	0x2000032c
 800342c:	20000494 	.word	0x20000494

08003430 <uart_Rs232SendNum>:

void uart_Rs232SendBytes(uint8_t* bytes, uint16_t size){
	HAL_UART_Transmit(&huart1, bytes, size, 10);
}

void uart_Rs232SendNum(uint32_t num){
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
	if(num == 0){
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d103      	bne.n	8003446 <uart_Rs232SendNum+0x16>
		uart_Rs232SendString("0");
 800343e:	4824      	ldr	r0, [pc, #144]	@ (80034d0 <uart_Rs232SendNum+0xa0>)
 8003440:	f7ff ffdc 	bl	80033fc <uart_Rs232SendString>
		return;
 8003444:	e040      	b.n	80034c8 <uart_Rs232SendNum+0x98>
	}
    uint8_t num_flag = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	73fb      	strb	r3, [r7, #15]
    int i;
	if(num < 0) uart_Rs232SendString("-");
    for(i = 10; i > 0; i--)
 800344a:	230a      	movs	r3, #10
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	e038      	b.n	80034c2 <uart_Rs232SendNum+0x92>
    {
        if((num / mypow(10, i-1)) != 0)
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	3b01      	subs	r3, #1
 8003454:	4619      	mov	r1, r3
 8003456:	200a      	movs	r0, #10
 8003458:	f7fe fd0a 	bl	8001e70 <mypow>
 800345c:	4603      	mov	r3, r0
 800345e:	461a      	mov	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4293      	cmp	r3, r2
 8003464:	d315      	bcc.n	8003492 <uart_Rs232SendNum+0x62>
        {
            num_flag = 1;
 8003466:	2301      	movs	r3, #1
 8003468:	73fb      	strb	r3, [r7, #15]
            sprintf((void*)msg,"%d",num/mypow(10, i-1));
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	3b01      	subs	r3, #1
 800346e:	4619      	mov	r1, r3
 8003470:	200a      	movs	r0, #10
 8003472:	f7fe fcfd 	bl	8001e70 <mypow>
 8003476:	4603      	mov	r3, r0
 8003478:	461a      	mov	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003480:	461a      	mov	r2, r3
 8003482:	4914      	ldr	r1, [pc, #80]	@ (80034d4 <uart_Rs232SendNum+0xa4>)
 8003484:	4814      	ldr	r0, [pc, #80]	@ (80034d8 <uart_Rs232SendNum+0xa8>)
 8003486:	f006 fa2d 	bl	80098e4 <siprintf>
            uart_Rs232SendString(msg);
 800348a:	4813      	ldr	r0, [pc, #76]	@ (80034d8 <uart_Rs232SendNum+0xa8>)
 800348c:	f7ff ffb6 	bl	80033fc <uart_Rs232SendString>
 8003490:	e005      	b.n	800349e <uart_Rs232SendNum+0x6e>
        }
        else
        {
            if(num_flag != 0)
 8003492:	7bfb      	ldrb	r3, [r7, #15]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d002      	beq.n	800349e <uart_Rs232SendNum+0x6e>
            	uart_Rs232SendString("0");
 8003498:	480d      	ldr	r0, [pc, #52]	@ (80034d0 <uart_Rs232SendNum+0xa0>)
 800349a:	f7ff ffaf 	bl	80033fc <uart_Rs232SendString>
        }
        num %= mypow(10, i-1);
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	4619      	mov	r1, r3
 80034a4:	200a      	movs	r0, #10
 80034a6:	f7fe fce3 	bl	8001e70 <mypow>
 80034aa:	4603      	mov	r3, r0
 80034ac:	461a      	mov	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80034b4:	fb01 f202 	mul.w	r2, r1, r2
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	607b      	str	r3, [r7, #4]
    for(i = 10; i > 0; i--)
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	3b01      	subs	r3, #1
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	dcc3      	bgt.n	8003450 <uart_Rs232SendNum+0x20>
    }
}
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	0800a2f8 	.word	0x0800a2f8
 80034d4:	0800a2fc 	.word	0x0800a2fc
 80034d8:	2000032c 	.word	0x2000032c

080034dc <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a11      	ldr	r2, [pc, #68]	@ (8003530 <HAL_UART_RxCpltCallback+0x54>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d11c      	bne.n	8003528 <HAL_UART_RxCpltCallback+0x4c>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 80034ee:	230a      	movs	r3, #10
 80034f0:	2201      	movs	r2, #1
 80034f2:	4910      	ldr	r1, [pc, #64]	@ (8003534 <HAL_UART_RxCpltCallback+0x58>)
 80034f4:	4810      	ldr	r0, [pc, #64]	@ (8003538 <HAL_UART_RxCpltCallback+0x5c>)
 80034f6:	f005 f917 	bl	8008728 <HAL_UART_Transmit>

		// turn on the receice interrupt
		rxBuffer[rxHead] = receive_buffer1;
 80034fa:	4b10      	ldr	r3, [pc, #64]	@ (800353c <HAL_UART_RxCpltCallback+0x60>)
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	461a      	mov	r2, r3
 8003500:	4b0c      	ldr	r3, [pc, #48]	@ (8003534 <HAL_UART_RxCpltCallback+0x58>)
 8003502:	7819      	ldrb	r1, [r3, #0]
 8003504:	4b0e      	ldr	r3, [pc, #56]	@ (8003540 <HAL_UART_RxCpltCallback+0x64>)
 8003506:	5499      	strb	r1, [r3, r2]
		rxHead = (rxHead + 1)%BUFFER_SIZE;
 8003508:	4b0c      	ldr	r3, [pc, #48]	@ (800353c <HAL_UART_RxCpltCallback+0x60>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	3301      	adds	r3, #1
 800350e:	425a      	negs	r2, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	bf58      	it	pl
 8003516:	4253      	negpl	r3, r2
 8003518:	b2da      	uxtb	r2, r3
 800351a:	4b08      	ldr	r3, [pc, #32]	@ (800353c <HAL_UART_RxCpltCallback+0x60>)
 800351c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 800351e:	2201      	movs	r2, #1
 8003520:	4904      	ldr	r1, [pc, #16]	@ (8003534 <HAL_UART_RxCpltCallback+0x58>)
 8003522:	4805      	ldr	r0, [pc, #20]	@ (8003538 <HAL_UART_RxCpltCallback+0x5c>)
 8003524:	f005 f98b 	bl	800883e <HAL_UART_Receive_IT>
	}
}
 8003528:	bf00      	nop
 800352a:	3708      	adds	r7, #8
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40011000 	.word	0x40011000
 8003534:	20000328 	.word	0x20000328
 8003538:	20000494 	.word	0x20000494
 800353c:	20000490 	.word	0x20000490
 8003540:	20000390 	.word	0x20000390

08003544 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003548:	4b11      	ldr	r3, [pc, #68]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 800354a:	4a12      	ldr	r2, [pc, #72]	@ (8003594 <MX_USART1_UART_Init+0x50>)
 800354c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800354e:	4b10      	ldr	r3, [pc, #64]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 8003550:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003556:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 8003558:	2200      	movs	r2, #0
 800355a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800355c:	4b0c      	ldr	r3, [pc, #48]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 800355e:	2200      	movs	r2, #0
 8003560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003562:	4b0b      	ldr	r3, [pc, #44]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 8003564:	2200      	movs	r2, #0
 8003566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003568:	4b09      	ldr	r3, [pc, #36]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 800356a:	220c      	movs	r2, #12
 800356c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800356e:	4b08      	ldr	r3, [pc, #32]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 8003570:	2200      	movs	r2, #0
 8003572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003574:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 8003576:	2200      	movs	r2, #0
 8003578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800357a:	4805      	ldr	r0, [pc, #20]	@ (8003590 <MX_USART1_UART_Init+0x4c>)
 800357c:	f005 f884 	bl	8008688 <HAL_UART_Init>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003586:	f7ff fb47 	bl	8002c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20000494 	.word	0x20000494
 8003594:	40011000 	.word	0x40011000

08003598 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b08a      	sub	sp, #40	@ 0x28
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a0:	f107 0314 	add.w	r3, r7, #20
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a1d      	ldr	r2, [pc, #116]	@ (800362c <HAL_UART_MspInit+0x94>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d134      	bne.n	8003624 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	4b1c      	ldr	r3, [pc, #112]	@ (8003630 <HAL_UART_MspInit+0x98>)
 80035c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003630 <HAL_UART_MspInit+0x98>)
 80035c4:	f043 0310 	orr.w	r3, r3, #16
 80035c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035ca:	4b19      	ldr	r3, [pc, #100]	@ (8003630 <HAL_UART_MspInit+0x98>)
 80035cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	613b      	str	r3, [r7, #16]
 80035d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	4b15      	ldr	r3, [pc, #84]	@ (8003630 <HAL_UART_MspInit+0x98>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	4a14      	ldr	r2, [pc, #80]	@ (8003630 <HAL_UART_MspInit+0x98>)
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035e6:	4b12      	ldr	r3, [pc, #72]	@ (8003630 <HAL_UART_MspInit+0x98>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80035f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80035f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f8:	2302      	movs	r3, #2
 80035fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fc:	2300      	movs	r3, #0
 80035fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003600:	2303      	movs	r3, #3
 8003602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003604:	2307      	movs	r3, #7
 8003606:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003608:	f107 0314 	add.w	r3, r7, #20
 800360c:	4619      	mov	r1, r3
 800360e:	4809      	ldr	r0, [pc, #36]	@ (8003634 <HAL_UART_MspInit+0x9c>)
 8003610:	f001 fa36 	bl	8004a80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003614:	2200      	movs	r2, #0
 8003616:	2100      	movs	r1, #0
 8003618:	2025      	movs	r0, #37	@ 0x25
 800361a:	f000 fdf8 	bl	800420e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800361e:	2025      	movs	r0, #37	@ 0x25
 8003620:	f000 fe11 	bl	8004246 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003624:	bf00      	nop
 8003626:	3728      	adds	r7, #40	@ 0x28
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40011000 	.word	0x40011000
 8003630:	40023800 	.word	0x40023800
 8003634:	40020000 	.word	0x40020000

08003638 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	b2db      	uxtb	r3, r3
 8003648:	461a      	mov	r2, r3
 800364a:	0092      	lsls	r2, r2, #2
 800364c:	4413      	add	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	b2da      	uxtb	r2, r3
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	f003 030f 	and.w	r3, r3, #15
 8003658:	b2db      	uxtb	r3, r3
 800365a:	4413      	add	r3, r2
 800365c:	b2db      	uxtb	r3, r3
}
 800365e:	4618      	mov	r0, r3
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	4a0d      	ldr	r2, [pc, #52]	@ (80036b0 <DEC2BCD+0x44>)
 800367a:	fba2 2303 	umull	r2, r3, r2, r3
 800367e:	08db      	lsrs	r3, r3, #3
 8003680:	b2db      	uxtb	r3, r3
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	b258      	sxtb	r0, r3
 8003686:	79fa      	ldrb	r2, [r7, #7]
 8003688:	4b09      	ldr	r3, [pc, #36]	@ (80036b0 <DEC2BCD+0x44>)
 800368a:	fba3 1302 	umull	r1, r3, r3, r2
 800368e:	08d9      	lsrs	r1, r3, #3
 8003690:	460b      	mov	r3, r1
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	b25b      	sxtb	r3, r3
 800369e:	4303      	orrs	r3, r0
 80036a0:	b25b      	sxtb	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	cccccccd 	.word	0xcccccccd

080036b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80036b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036b8:	480d      	ldr	r0, [pc, #52]	@ (80036f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80036ba:	490e      	ldr	r1, [pc, #56]	@ (80036f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80036bc:	4a0e      	ldr	r2, [pc, #56]	@ (80036f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80036be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036c0:	e002      	b.n	80036c8 <LoopCopyDataInit>

080036c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036c6:	3304      	adds	r3, #4

080036c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036cc:	d3f9      	bcc.n	80036c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ce:	4a0b      	ldr	r2, [pc, #44]	@ (80036fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80036d0:	4c0b      	ldr	r4, [pc, #44]	@ (8003700 <LoopFillZerobss+0x26>)
  movs r3, #0
 80036d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036d4:	e001      	b.n	80036da <LoopFillZerobss>

080036d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036d8:	3204      	adds	r2, #4

080036da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036dc:	d3fb      	bcc.n	80036d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80036de:	f7ff fd5d 	bl	800319c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036e2:	f006 f92d 	bl	8009940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036e6:	f7fe ffa9 	bl	800263c <main>
  bx  lr    
 80036ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80036ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036f4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80036f8:	0800d2ec 	.word	0x0800d2ec
  ldr r2, =_sbss
 80036fc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8003700:	20000628 	.word	0x20000628

08003704 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003704:	e7fe      	b.n	8003704 <ADC_IRQHandler>
	...

08003708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800370c:	4b0e      	ldr	r3, [pc, #56]	@ (8003748 <HAL_Init+0x40>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0d      	ldr	r2, [pc, #52]	@ (8003748 <HAL_Init+0x40>)
 8003712:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003716:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003718:	4b0b      	ldr	r3, [pc, #44]	@ (8003748 <HAL_Init+0x40>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a0a      	ldr	r2, [pc, #40]	@ (8003748 <HAL_Init+0x40>)
 800371e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003722:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003724:	4b08      	ldr	r3, [pc, #32]	@ (8003748 <HAL_Init+0x40>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a07      	ldr	r2, [pc, #28]	@ (8003748 <HAL_Init+0x40>)
 800372a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800372e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003730:	2003      	movs	r0, #3
 8003732:	f000 fd61 	bl	80041f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003736:	200f      	movs	r0, #15
 8003738:	f000 f808 	bl	800374c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800373c:	f7ff fc82 	bl	8003044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	40023c00 	.word	0x40023c00

0800374c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003754:	4b12      	ldr	r3, [pc, #72]	@ (80037a0 <HAL_InitTick+0x54>)
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4b12      	ldr	r3, [pc, #72]	@ (80037a4 <HAL_InitTick+0x58>)
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	4619      	mov	r1, r3
 800375e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003762:	fbb3 f3f1 	udiv	r3, r3, r1
 8003766:	fbb2 f3f3 	udiv	r3, r2, r3
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fd79 	bl	8004262 <HAL_SYSTICK_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e00e      	b.n	8003798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b0f      	cmp	r3, #15
 800377e:	d80a      	bhi.n	8003796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003780:	2200      	movs	r2, #0
 8003782:	6879      	ldr	r1, [r7, #4]
 8003784:	f04f 30ff 	mov.w	r0, #4294967295
 8003788:	f000 fd41 	bl	800420e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800378c:	4a06      	ldr	r2, [pc, #24]	@ (80037a8 <HAL_InitTick+0x5c>)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
 8003794:	e000      	b.n	8003798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
}
 8003798:	4618      	mov	r0, r3
 800379a:	3708      	adds	r7, #8
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	20000010 	.word	0x20000010
 80037a4:	20000018 	.word	0x20000018
 80037a8:	20000014 	.word	0x20000014

080037ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037b0:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_IncTick+0x20>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_IncTick+0x24>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4413      	add	r3, r2
 80037bc:	4a04      	ldr	r2, [pc, #16]	@ (80037d0 <HAL_IncTick+0x24>)
 80037be:	6013      	str	r3, [r2, #0]
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	20000018 	.word	0x20000018
 80037d0:	200004dc 	.word	0x200004dc

080037d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return uwTick;
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <HAL_GetTick+0x14>)
 80037da:	681b      	ldr	r3, [r3, #0]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	200004dc 	.word	0x200004dc

080037ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037f4:	f7ff ffee 	bl	80037d4 <HAL_GetTick>
 80037f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003804:	d005      	beq.n	8003812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003806:	4b0a      	ldr	r3, [pc, #40]	@ (8003830 <HAL_Delay+0x44>)
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	461a      	mov	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4413      	add	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003812:	bf00      	nop
 8003814:	f7ff ffde 	bl	80037d4 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	429a      	cmp	r2, r3
 8003822:	d8f7      	bhi.n	8003814 <HAL_Delay+0x28>
  {
  }
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000018 	.word	0x20000018

08003834 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e033      	b.n	80038b2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7fd fbb4 	bl	8000fc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	f003 0310 	and.w	r3, r3, #16
 800386e:	2b00      	cmp	r3, #0
 8003870:	d118      	bne.n	80038a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800387a:	f023 0302 	bic.w	r3, r3, #2
 800387e:	f043 0202 	orr.w	r2, r3, #2
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 fa68 	bl	8003d5c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	f023 0303 	bic.w	r3, r3, #3
 800389a:	f043 0201 	orr.w	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80038a2:	e001      	b.n	80038a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_ADC_Start_DMA+0x1e>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e0e9      	b.n	8003aae <HAL_ADC_Start_DMA+0x1f2>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d018      	beq.n	8003922 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0201 	orr.w	r2, r2, #1
 80038fe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003900:	4b6d      	ldr	r3, [pc, #436]	@ (8003ab8 <HAL_ADC_Start_DMA+0x1fc>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a6d      	ldr	r2, [pc, #436]	@ (8003abc <HAL_ADC_Start_DMA+0x200>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	0c9a      	lsrs	r2, r3, #18
 800390c:	4613      	mov	r3, r2
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	4413      	add	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003914:	e002      	b.n	800391c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	3b01      	subs	r3, #1
 800391a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1f9      	bne.n	8003916 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800392c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003930:	d107      	bne.n	8003942 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003940:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b01      	cmp	r3, #1
 800394e:	f040 80a1 	bne.w	8003a94 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003956:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800395a:	f023 0301 	bic.w	r3, r3, #1
 800395e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003970:	2b00      	cmp	r3, #0
 8003972:	d007      	beq.n	8003984 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003978:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800397c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003988:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800398c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003990:	d106      	bne.n	80039a0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003996:	f023 0206 	bic.w	r2, r3, #6
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	645a      	str	r2, [r3, #68]	@ 0x44
 800399e:	e002      	b.n	80039a6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039ae:	4b44      	ldr	r3, [pc, #272]	@ (8003ac0 <HAL_ADC_Start_DMA+0x204>)
 80039b0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b6:	4a43      	ldr	r2, [pc, #268]	@ (8003ac4 <HAL_ADC_Start_DMA+0x208>)
 80039b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039be:	4a42      	ldr	r2, [pc, #264]	@ (8003ac8 <HAL_ADC_Start_DMA+0x20c>)
 80039c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c6:	4a41      	ldr	r2, [pc, #260]	@ (8003acc <HAL_ADC_Start_DMA+0x210>)
 80039c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80039d2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80039e2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039f2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	334c      	adds	r3, #76	@ 0x4c
 80039fe:	4619      	mov	r1, r3
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f000 fce8 	bl	80043d8 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f003 031f 	and.w	r3, r3, #31
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d12a      	bne.n	8003a6a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad0 <HAL_ADC_Start_DMA+0x214>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d015      	beq.n	8003a4a <HAL_ADC_Start_DMA+0x18e>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a2c      	ldr	r2, [pc, #176]	@ (8003ad4 <HAL_ADC_Start_DMA+0x218>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d105      	bne.n	8003a34 <HAL_ADC_Start_DMA+0x178>
 8003a28:	4b25      	ldr	r3, [pc, #148]	@ (8003ac0 <HAL_ADC_Start_DMA+0x204>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 031f 	and.w	r3, r3, #31
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a27      	ldr	r2, [pc, #156]	@ (8003ad8 <HAL_ADC_Start_DMA+0x21c>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d136      	bne.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
 8003a3e:	4b20      	ldr	r3, [pc, #128]	@ (8003ac0 <HAL_ADC_Start_DMA+0x204>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 0310 	and.w	r3, r3, #16
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d130      	bne.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d129      	bne.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	e020      	b.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a18      	ldr	r2, [pc, #96]	@ (8003ad0 <HAL_ADC_Start_DMA+0x214>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d11b      	bne.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d114      	bne.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003a90:	609a      	str	r2, [r3, #8]
 8003a92:	e00b      	b.n	8003aac <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a98:	f043 0210 	orr.w	r2, r3, #16
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa4:	f043 0201 	orr.w	r2, r3, #1
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	20000010 	.word	0x20000010
 8003abc:	431bde83 	.word	0x431bde83
 8003ac0:	40012300 	.word	0x40012300
 8003ac4:	08003f55 	.word	0x08003f55
 8003ac8:	0800400f 	.word	0x0800400f
 8003acc:	0800402b 	.word	0x0800402b
 8003ad0:	40012000 	.word	0x40012000
 8003ad4:	40012100 	.word	0x40012100
 8003ad8:	40012200 	.word	0x40012200

08003adc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d101      	bne.n	8003b34 <HAL_ADC_ConfigChannel+0x1c>
 8003b30:	2302      	movs	r3, #2
 8003b32:	e105      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x228>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b09      	cmp	r3, #9
 8003b42:	d925      	bls.n	8003b90 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68d9      	ldr	r1, [r3, #12]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	461a      	mov	r2, r3
 8003b52:	4613      	mov	r3, r2
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	4413      	add	r3, r2
 8003b58:	3b1e      	subs	r3, #30
 8003b5a:	2207      	movs	r2, #7
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43da      	mvns	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	400a      	ands	r2, r1
 8003b68:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68d9      	ldr	r1, [r3, #12]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	4403      	add	r3, r0
 8003b82:	3b1e      	subs	r3, #30
 8003b84:	409a      	lsls	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	e022      	b.n	8003bd6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6919      	ldr	r1, [r3, #16]
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	4413      	add	r3, r2
 8003ba4:	2207      	movs	r2, #7
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	43da      	mvns	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	400a      	ands	r2, r1
 8003bb2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6919      	ldr	r1, [r3, #16]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4403      	add	r3, r0
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b06      	cmp	r3, #6
 8003bdc:	d824      	bhi.n	8003c28 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	3b05      	subs	r3, #5
 8003bf0:	221f      	movs	r2, #31
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43da      	mvns	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	3b05      	subs	r3, #5
 8003c1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c26:	e04c      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b0c      	cmp	r3, #12
 8003c2e:	d824      	bhi.n	8003c7a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	3b23      	subs	r3, #35	@ 0x23
 8003c42:	221f      	movs	r2, #31
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	43da      	mvns	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	400a      	ands	r2, r1
 8003c50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	4618      	mov	r0, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	3b23      	subs	r3, #35	@ 0x23
 8003c6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c78:	e023      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	4613      	mov	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4413      	add	r3, r2
 8003c8a:	3b41      	subs	r3, #65	@ 0x41
 8003c8c:	221f      	movs	r2, #31
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	43da      	mvns	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	400a      	ands	r2, r1
 8003c9a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	4618      	mov	r0, r3
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3b41      	subs	r3, #65	@ 0x41
 8003cb6:	fa00 f203 	lsl.w	r2, r0, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cc2:	4b22      	ldr	r3, [pc, #136]	@ (8003d4c <HAL_ADC_ConfigChannel+0x234>)
 8003cc4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a21      	ldr	r2, [pc, #132]	@ (8003d50 <HAL_ADC_ConfigChannel+0x238>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d109      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x1cc>
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b12      	cmp	r3, #18
 8003cd6:	d105      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a19      	ldr	r2, [pc, #100]	@ (8003d50 <HAL_ADC_ConfigChannel+0x238>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d123      	bne.n	8003d36 <HAL_ADC_ConfigChannel+0x21e>
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b10      	cmp	r3, #16
 8003cf4:	d003      	beq.n	8003cfe <HAL_ADC_ConfigChannel+0x1e6>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2b11      	cmp	r3, #17
 8003cfc:	d11b      	bne.n	8003d36 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b10      	cmp	r3, #16
 8003d10:	d111      	bne.n	8003d36 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d12:	4b10      	ldr	r3, [pc, #64]	@ (8003d54 <HAL_ADC_ConfigChannel+0x23c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a10      	ldr	r2, [pc, #64]	@ (8003d58 <HAL_ADC_ConfigChannel+0x240>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	0c9a      	lsrs	r2, r3, #18
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d28:	e002      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f9      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40012300 	.word	0x40012300
 8003d50:	40012000 	.word	0x40012000
 8003d54:	20000010 	.word	0x20000010
 8003d58:	431bde83 	.word	0x431bde83

08003d5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d64:	4b79      	ldr	r3, [pc, #484]	@ (8003f4c <ADC_Init+0x1f0>)
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d90:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	021a      	lsls	r2, r3, #8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003db4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6899      	ldr	r1, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dee:	4a58      	ldr	r2, [pc, #352]	@ (8003f50 <ADC_Init+0x1f4>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d022      	beq.n	8003e3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6899      	ldr	r1, [r3, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	6899      	ldr	r1, [r3, #8]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	609a      	str	r2, [r3, #8]
 8003e38:	e00f      	b.n	8003e5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e58:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0202 	bic.w	r2, r2, #2
 8003e68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6899      	ldr	r1, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	7e1b      	ldrb	r3, [r3, #24]
 8003e74:	005a      	lsls	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01b      	beq.n	8003ec0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e96:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003ea6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6859      	ldr	r1, [r3, #4]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	035a      	lsls	r2, r3, #13
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	e007      	b.n	8003ed0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ece:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ede:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	051a      	lsls	r2, r3, #20
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003f04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6899      	ldr	r1, [r3, #8]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f12:	025a      	lsls	r2, r3, #9
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689a      	ldr	r2, [r3, #8]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6899      	ldr	r1, [r3, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	029a      	lsls	r2, r3, #10
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	609a      	str	r2, [r3, #8]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	40012300 	.word	0x40012300
 8003f50:	0f000001 	.word	0x0f000001

08003f54 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f60:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d13c      	bne.n	8003fe8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d12b      	bne.n	8003fe0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d127      	bne.n	8003fe0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f96:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d006      	beq.n	8003fac <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d119      	bne.n	8003fe0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0220 	bic.w	r2, r2, #32
 8003fba:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d105      	bne.n	8003fe0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	f043 0201 	orr.w	r2, r3, #1
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f7ff fd7b 	bl	8003adc <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003fe6:	e00e      	b.n	8004006 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fec:	f003 0310 	and.w	r3, r3, #16
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f7ff fd85 	bl	8003b04 <HAL_ADC_ErrorCallback>
}
 8003ffa:	e004      	b.n	8004006 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	4798      	blx	r3
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b084      	sub	sp, #16
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800401a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f7ff fd67 	bl	8003af0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004022:	bf00      	nop
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b084      	sub	sp, #16
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004036:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2240      	movs	r2, #64	@ 0x40
 800403c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004042:	f043 0204 	orr.w	r2, r3, #4
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f7ff fd5a 	bl	8003b04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004050:	bf00      	nop
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004068:	4b0c      	ldr	r3, [pc, #48]	@ (800409c <__NVIC_SetPriorityGrouping+0x44>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004074:	4013      	ands	r3, r2
 8004076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004080:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004084:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800408a:	4a04      	ldr	r2, [pc, #16]	@ (800409c <__NVIC_SetPriorityGrouping+0x44>)
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	60d3      	str	r3, [r2, #12]
}
 8004090:	bf00      	nop
 8004092:	3714      	adds	r7, #20
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	e000ed00 	.word	0xe000ed00

080040a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040a4:	4b04      	ldr	r3, [pc, #16]	@ (80040b8 <__NVIC_GetPriorityGrouping+0x18>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	0a1b      	lsrs	r3, r3, #8
 80040aa:	f003 0307 	and.w	r3, r3, #7
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	e000ed00 	.word	0xe000ed00

080040bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	4603      	mov	r3, r0
 80040c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	db0b      	blt.n	80040e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	f003 021f 	and.w	r2, r3, #31
 80040d4:	4907      	ldr	r1, [pc, #28]	@ (80040f4 <__NVIC_EnableIRQ+0x38>)
 80040d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	2001      	movs	r0, #1
 80040de:	fa00 f202 	lsl.w	r2, r0, r2
 80040e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	e000e100 	.word	0xe000e100

080040f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	6039      	str	r1, [r7, #0]
 8004102:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004108:	2b00      	cmp	r3, #0
 800410a:	db0a      	blt.n	8004122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	b2da      	uxtb	r2, r3
 8004110:	490c      	ldr	r1, [pc, #48]	@ (8004144 <__NVIC_SetPriority+0x4c>)
 8004112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004116:	0112      	lsls	r2, r2, #4
 8004118:	b2d2      	uxtb	r2, r2
 800411a:	440b      	add	r3, r1
 800411c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004120:	e00a      	b.n	8004138 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	b2da      	uxtb	r2, r3
 8004126:	4908      	ldr	r1, [pc, #32]	@ (8004148 <__NVIC_SetPriority+0x50>)
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	f003 030f 	and.w	r3, r3, #15
 800412e:	3b04      	subs	r3, #4
 8004130:	0112      	lsls	r2, r2, #4
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	440b      	add	r3, r1
 8004136:	761a      	strb	r2, [r3, #24]
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	e000e100 	.word	0xe000e100
 8004148:	e000ed00 	.word	0xe000ed00

0800414c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800414c:	b480      	push	{r7}
 800414e:	b089      	sub	sp, #36	@ 0x24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f1c3 0307 	rsb	r3, r3, #7
 8004166:	2b04      	cmp	r3, #4
 8004168:	bf28      	it	cs
 800416a:	2304      	movcs	r3, #4
 800416c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	3304      	adds	r3, #4
 8004172:	2b06      	cmp	r3, #6
 8004174:	d902      	bls.n	800417c <NVIC_EncodePriority+0x30>
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	3b03      	subs	r3, #3
 800417a:	e000      	b.n	800417e <NVIC_EncodePriority+0x32>
 800417c:	2300      	movs	r3, #0
 800417e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004180:	f04f 32ff 	mov.w	r2, #4294967295
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	43da      	mvns	r2, r3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	401a      	ands	r2, r3
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004194:	f04f 31ff 	mov.w	r1, #4294967295
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	fa01 f303 	lsl.w	r3, r1, r3
 800419e:	43d9      	mvns	r1, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041a4:	4313      	orrs	r3, r2
         );
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3724      	adds	r7, #36	@ 0x24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
	...

080041b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3b01      	subs	r3, #1
 80041c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041c4:	d301      	bcc.n	80041ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041c6:	2301      	movs	r3, #1
 80041c8:	e00f      	b.n	80041ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041ca:	4a0a      	ldr	r2, [pc, #40]	@ (80041f4 <SysTick_Config+0x40>)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3b01      	subs	r3, #1
 80041d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041d2:	210f      	movs	r1, #15
 80041d4:	f04f 30ff 	mov.w	r0, #4294967295
 80041d8:	f7ff ff8e 	bl	80040f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041dc:	4b05      	ldr	r3, [pc, #20]	@ (80041f4 <SysTick_Config+0x40>)
 80041de:	2200      	movs	r2, #0
 80041e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041e2:	4b04      	ldr	r3, [pc, #16]	@ (80041f4 <SysTick_Config+0x40>)
 80041e4:	2207      	movs	r2, #7
 80041e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	e000e010 	.word	0xe000e010

080041f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7ff ff29 	bl	8004058 <__NVIC_SetPriorityGrouping>
}
 8004206:	bf00      	nop
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800420e:	b580      	push	{r7, lr}
 8004210:	b086      	sub	sp, #24
 8004212:	af00      	add	r7, sp, #0
 8004214:	4603      	mov	r3, r0
 8004216:	60b9      	str	r1, [r7, #8]
 8004218:	607a      	str	r2, [r7, #4]
 800421a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800421c:	2300      	movs	r3, #0
 800421e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004220:	f7ff ff3e 	bl	80040a0 <__NVIC_GetPriorityGrouping>
 8004224:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	68b9      	ldr	r1, [r7, #8]
 800422a:	6978      	ldr	r0, [r7, #20]
 800422c:	f7ff ff8e 	bl	800414c <NVIC_EncodePriority>
 8004230:	4602      	mov	r2, r0
 8004232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004236:	4611      	mov	r1, r2
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff ff5d 	bl	80040f8 <__NVIC_SetPriority>
}
 800423e:	bf00      	nop
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b082      	sub	sp, #8
 800424a:	af00      	add	r7, sp, #0
 800424c:	4603      	mov	r3, r0
 800424e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004254:	4618      	mov	r0, r3
 8004256:	f7ff ff31 	bl	80040bc <__NVIC_EnableIRQ>
}
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b082      	sub	sp, #8
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff ffa2 	bl	80041b4 <SysTick_Config>
 8004270:	4603      	mov	r3, r0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004284:	2300      	movs	r3, #0
 8004286:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004288:	f7ff faa4 	bl	80037d4 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d101      	bne.n	8004298 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e099      	b.n	80043cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0201 	bic.w	r2, r2, #1
 80042b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042b8:	e00f      	b.n	80042da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042ba:	f7ff fa8b 	bl	80037d4 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b05      	cmp	r3, #5
 80042c6:	d908      	bls.n	80042da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2220      	movs	r2, #32
 80042cc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2203      	movs	r2, #3
 80042d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e078      	b.n	80043cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e8      	bne.n	80042ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	4b38      	ldr	r3, [pc, #224]	@ (80043d4 <HAL_DMA_Init+0x158>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004306:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004312:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800431e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004330:	2b04      	cmp	r3, #4
 8004332:	d107      	bne.n	8004344 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433c:	4313      	orrs	r3, r2
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	4313      	orrs	r3, r2
 8004342:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f023 0307 	bic.w	r3, r3, #7
 800435a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	4313      	orrs	r3, r2
 8004364:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436a:	2b04      	cmp	r3, #4
 800436c:	d117      	bne.n	800439e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	4313      	orrs	r3, r2
 8004376:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00e      	beq.n	800439e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 fb01 	bl	8004988 <DMA_CheckFifoParam>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d008      	beq.n	800439e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2240      	movs	r2, #64	@ 0x40
 8004390:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800439a:	2301      	movs	r3, #1
 800439c:	e016      	b.n	80043cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 fab8 	bl	800491c <DMA_CalcBaseAndBitshift>
 80043ac:	4603      	mov	r3, r0
 80043ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b4:	223f      	movs	r2, #63	@ 0x3f
 80043b6:	409a      	lsls	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3718      	adds	r7, #24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	f010803f 	.word	0xf010803f

080043d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
 80043e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043e6:	2300      	movs	r3, #0
 80043e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d101      	bne.n	80043fe <HAL_DMA_Start_IT+0x26>
 80043fa:	2302      	movs	r3, #2
 80043fc:	e040      	b.n	8004480 <HAL_DMA_Start_IT+0xa8>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b01      	cmp	r3, #1
 8004410:	d12f      	bne.n	8004472 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2202      	movs	r2, #2
 8004416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	68b9      	ldr	r1, [r7, #8]
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f000 fa4a 	bl	80048c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004430:	223f      	movs	r2, #63	@ 0x3f
 8004432:	409a      	lsls	r2, r3
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0216 	orr.w	r2, r2, #22
 8004446:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0208 	orr.w	r2, r2, #8
 800445e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f042 0201 	orr.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]
 8004470:	e005      	b.n	800447e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800447a:	2302      	movs	r3, #2
 800447c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800447e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004494:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004496:	f7ff f99d 	bl	80037d4 <HAL_GetTick>
 800449a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d008      	beq.n	80044ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2280      	movs	r2, #128	@ 0x80
 80044ac:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e052      	b.n	8004560 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 0216 	bic.w	r2, r2, #22
 80044c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695a      	ldr	r2, [r3, #20]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d103      	bne.n	80044ea <HAL_DMA_Abort+0x62>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 0208 	bic.w	r2, r2, #8
 80044f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0201 	bic.w	r2, r2, #1
 8004508:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800450a:	e013      	b.n	8004534 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800450c:	f7ff f962 	bl	80037d4 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b05      	cmp	r3, #5
 8004518:	d90c      	bls.n	8004534 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2220      	movs	r2, #32
 800451e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2203      	movs	r2, #3
 8004524:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e015      	b.n	8004560 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e4      	bne.n	800450c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004546:	223f      	movs	r2, #63	@ 0x3f
 8004548:	409a      	lsls	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3710      	adds	r7, #16
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d004      	beq.n	8004586 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2280      	movs	r2, #128	@ 0x80
 8004580:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e00c      	b.n	80045a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2205      	movs	r2, #5
 800458a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 0201 	bic.w	r2, r2, #1
 800459c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045b8:	4b8e      	ldr	r3, [pc, #568]	@ (80047f4 <HAL_DMA_IRQHandler+0x248>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a8e      	ldr	r2, [pc, #568]	@ (80047f8 <HAL_DMA_IRQHandler+0x24c>)
 80045be:	fba2 2303 	umull	r2, r3, r2, r3
 80045c2:	0a9b      	lsrs	r3, r3, #10
 80045c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d6:	2208      	movs	r2, #8
 80045d8:	409a      	lsls	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4013      	ands	r3, r2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d01a      	beq.n	8004618 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d013      	beq.n	8004618 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 0204 	bic.w	r2, r2, #4
 80045fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004604:	2208      	movs	r2, #8
 8004606:	409a      	lsls	r2, r3
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004610:	f043 0201 	orr.w	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800461c:	2201      	movs	r2, #1
 800461e:	409a      	lsls	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4013      	ands	r3, r2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d012      	beq.n	800464e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00b      	beq.n	800464e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463a:	2201      	movs	r2, #1
 800463c:	409a      	lsls	r2, r3
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004646:	f043 0202 	orr.w	r2, r3, #2
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004652:	2204      	movs	r2, #4
 8004654:	409a      	lsls	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4013      	ands	r3, r2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d012      	beq.n	8004684 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00b      	beq.n	8004684 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004670:	2204      	movs	r2, #4
 8004672:	409a      	lsls	r2, r3
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800467c:	f043 0204 	orr.w	r2, r3, #4
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004688:	2210      	movs	r2, #16
 800468a:	409a      	lsls	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4013      	ands	r3, r2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d043      	beq.n	800471c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d03c      	beq.n	800471c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a6:	2210      	movs	r2, #16
 80046a8:	409a      	lsls	r2, r3
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d018      	beq.n	80046ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d108      	bne.n	80046dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d024      	beq.n	800471c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	4798      	blx	r3
 80046da:	e01f      	b.n	800471c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d01b      	beq.n	800471c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	4798      	blx	r3
 80046ec:	e016      	b.n	800471c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d107      	bne.n	800470c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0208 	bic.w	r2, r2, #8
 800470a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004710:	2b00      	cmp	r3, #0
 8004712:	d003      	beq.n	800471c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004720:	2220      	movs	r2, #32
 8004722:	409a      	lsls	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	4013      	ands	r3, r2
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 808f 	beq.w	800484c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0310 	and.w	r3, r3, #16
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 8087 	beq.w	800484c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004742:	2220      	movs	r2, #32
 8004744:	409a      	lsls	r2, r3
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b05      	cmp	r3, #5
 8004754:	d136      	bne.n	80047c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0216 	bic.w	r2, r2, #22
 8004764:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695a      	ldr	r2, [r3, #20]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004774:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477a:	2b00      	cmp	r3, #0
 800477c:	d103      	bne.n	8004786 <HAL_DMA_IRQHandler+0x1da>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004782:	2b00      	cmp	r3, #0
 8004784:	d007      	beq.n	8004796 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0208 	bic.w	r2, r2, #8
 8004794:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800479a:	223f      	movs	r2, #63	@ 0x3f
 800479c:	409a      	lsls	r2, r3
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d07e      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	4798      	blx	r3
        }
        return;
 80047c2:	e079      	b.n	80048b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d01d      	beq.n	800480e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10d      	bne.n	80047fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d031      	beq.n	800484c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	4798      	blx	r3
 80047f0:	e02c      	b.n	800484c <HAL_DMA_IRQHandler+0x2a0>
 80047f2:	bf00      	nop
 80047f4:	20000010 	.word	0x20000010
 80047f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004800:	2b00      	cmp	r3, #0
 8004802:	d023      	beq.n	800484c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	4798      	blx	r3
 800480c:	e01e      	b.n	800484c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10f      	bne.n	800483c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 0210 	bic.w	r2, r2, #16
 800482a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004840:	2b00      	cmp	r3, #0
 8004842:	d003      	beq.n	800484c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004850:	2b00      	cmp	r3, #0
 8004852:	d032      	beq.n	80048ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d022      	beq.n	80048a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2205      	movs	r2, #5
 8004864:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0201 	bic.w	r2, r2, #1
 8004876:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	3301      	adds	r3, #1
 800487c:	60bb      	str	r3, [r7, #8]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	429a      	cmp	r2, r3
 8004882:	d307      	bcc.n	8004894 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1f2      	bne.n	8004878 <HAL_DMA_IRQHandler+0x2cc>
 8004892:	e000      	b.n	8004896 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004894:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	4798      	blx	r3
 80048b6:	e000      	b.n	80048ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80048b8:	bf00      	nop
    }
  }
}
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80048dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	2b40      	cmp	r3, #64	@ 0x40
 80048ec:	d108      	bne.n	8004900 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048fe:	e007      	b.n	8004910 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	60da      	str	r2, [r3, #12]
}
 8004910:	bf00      	nop
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	3b10      	subs	r3, #16
 800492c:	4a14      	ldr	r2, [pc, #80]	@ (8004980 <DMA_CalcBaseAndBitshift+0x64>)
 800492e:	fba2 2303 	umull	r2, r3, r2, r3
 8004932:	091b      	lsrs	r3, r3, #4
 8004934:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004936:	4a13      	ldr	r2, [pc, #76]	@ (8004984 <DMA_CalcBaseAndBitshift+0x68>)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	4413      	add	r3, r2
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	461a      	mov	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2b03      	cmp	r3, #3
 8004948:	d909      	bls.n	800495e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004952:	f023 0303 	bic.w	r3, r3, #3
 8004956:	1d1a      	adds	r2, r3, #4
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	659a      	str	r2, [r3, #88]	@ 0x58
 800495c:	e007      	b.n	800496e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004966:	f023 0303 	bic.w	r3, r3, #3
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004972:	4618      	mov	r0, r3
 8004974:	3714      	adds	r7, #20
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	aaaaaaab 	.word	0xaaaaaaab
 8004984:	0800d2a0 	.word	0x0800d2a0

08004988 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004990:	2300      	movs	r3, #0
 8004992:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004998:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d11f      	bne.n	80049e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	2b03      	cmp	r3, #3
 80049a6:	d856      	bhi.n	8004a56 <DMA_CheckFifoParam+0xce>
 80049a8:	a201      	add	r2, pc, #4	@ (adr r2, 80049b0 <DMA_CheckFifoParam+0x28>)
 80049aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ae:	bf00      	nop
 80049b0:	080049c1 	.word	0x080049c1
 80049b4:	080049d3 	.word	0x080049d3
 80049b8:	080049c1 	.word	0x080049c1
 80049bc:	08004a57 	.word	0x08004a57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d046      	beq.n	8004a5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049d0:	e043      	b.n	8004a5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80049da:	d140      	bne.n	8004a5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049e0:	e03d      	b.n	8004a5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ea:	d121      	bne.n	8004a30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d837      	bhi.n	8004a62 <DMA_CheckFifoParam+0xda>
 80049f2:	a201      	add	r2, pc, #4	@ (adr r2, 80049f8 <DMA_CheckFifoParam+0x70>)
 80049f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f8:	08004a09 	.word	0x08004a09
 80049fc:	08004a0f 	.word	0x08004a0f
 8004a00:	08004a09 	.word	0x08004a09
 8004a04:	08004a21 	.word	0x08004a21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a0c:	e030      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d025      	beq.n	8004a66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1e:	e022      	b.n	8004a66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a24:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a28:	d11f      	bne.n	8004a6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a2e:	e01c      	b.n	8004a6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d903      	bls.n	8004a3e <DMA_CheckFifoParam+0xb6>
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d003      	beq.n	8004a44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a3c:	e018      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	73fb      	strb	r3, [r7, #15]
      break;
 8004a42:	e015      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d00e      	beq.n	8004a6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      break;
 8004a54:	e00b      	b.n	8004a6e <DMA_CheckFifoParam+0xe6>
      break;
 8004a56:	bf00      	nop
 8004a58:	e00a      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e008      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      break;
 8004a5e:	bf00      	nop
 8004a60:	e006      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      break;
 8004a62:	bf00      	nop
 8004a64:	e004      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      break;
 8004a66:	bf00      	nop
 8004a68:	e002      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a6a:	bf00      	nop
 8004a6c:	e000      	b.n	8004a70 <DMA_CheckFifoParam+0xe8>
      break;
 8004a6e:	bf00      	nop
    }
  } 
  
  return status; 
 8004a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop

08004a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b089      	sub	sp, #36	@ 0x24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a96:	2300      	movs	r3, #0
 8004a98:	61fb      	str	r3, [r7, #28]
 8004a9a:	e16b      	b.n	8004d74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4013      	ands	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	f040 815a 	bne.w	8004d6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f003 0303 	and.w	r3, r3, #3
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d005      	beq.n	8004ad2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d130      	bne.n	8004b34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	2203      	movs	r2, #3
 8004ade:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	fa02 f303 	lsl.w	r3, r2, r3
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	69ba      	ldr	r2, [r7, #24]
 8004b00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b08:	2201      	movs	r2, #1
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b10:	43db      	mvns	r3, r3
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	4013      	ands	r3, r2
 8004b16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 0201 	and.w	r2, r3, #1
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	69ba      	ldr	r2, [r7, #24]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 0303 	and.w	r3, r3, #3
 8004b3c:	2b03      	cmp	r3, #3
 8004b3e:	d017      	beq.n	8004b70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	43db      	mvns	r3, r3
 8004b52:	69ba      	ldr	r2, [r7, #24]
 8004b54:	4013      	ands	r3, r2
 8004b56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689a      	ldr	r2, [r3, #8]
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	fa02 f303 	lsl.w	r3, r2, r3
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	69ba      	ldr	r2, [r7, #24]
 8004b6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f003 0303 	and.w	r3, r3, #3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d123      	bne.n	8004bc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	08da      	lsrs	r2, r3, #3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3208      	adds	r2, #8
 8004b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	220f      	movs	r2, #15
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	43db      	mvns	r3, r3
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f003 0307 	and.w	r3, r3, #7
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	08da      	lsrs	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3208      	adds	r2, #8
 8004bbe:	69b9      	ldr	r1, [r7, #24]
 8004bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	2203      	movs	r2, #3
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	43db      	mvns	r3, r3
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	4013      	ands	r3, r2
 8004bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f003 0203 	and.w	r2, r3, #3
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	005b      	lsls	r3, r3, #1
 8004be8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	69ba      	ldr	r2, [r7, #24]
 8004bf6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	f000 80b4 	beq.w	8004d6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	4b60      	ldr	r3, [pc, #384]	@ (8004d8c <HAL_GPIO_Init+0x30c>)
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0e:	4a5f      	ldr	r2, [pc, #380]	@ (8004d8c <HAL_GPIO_Init+0x30c>)
 8004c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c16:	4b5d      	ldr	r3, [pc, #372]	@ (8004d8c <HAL_GPIO_Init+0x30c>)
 8004c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c1e:	60fb      	str	r3, [r7, #12]
 8004c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c22:	4a5b      	ldr	r2, [pc, #364]	@ (8004d90 <HAL_GPIO_Init+0x310>)
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	089b      	lsrs	r3, r3, #2
 8004c28:	3302      	adds	r3, #2
 8004c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	220f      	movs	r2, #15
 8004c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	4013      	ands	r3, r2
 8004c44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a52      	ldr	r2, [pc, #328]	@ (8004d94 <HAL_GPIO_Init+0x314>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d02b      	beq.n	8004ca6 <HAL_GPIO_Init+0x226>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a51      	ldr	r2, [pc, #324]	@ (8004d98 <HAL_GPIO_Init+0x318>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d025      	beq.n	8004ca2 <HAL_GPIO_Init+0x222>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a50      	ldr	r2, [pc, #320]	@ (8004d9c <HAL_GPIO_Init+0x31c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01f      	beq.n	8004c9e <HAL_GPIO_Init+0x21e>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a4f      	ldr	r2, [pc, #316]	@ (8004da0 <HAL_GPIO_Init+0x320>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d019      	beq.n	8004c9a <HAL_GPIO_Init+0x21a>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a4e      	ldr	r2, [pc, #312]	@ (8004da4 <HAL_GPIO_Init+0x324>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d013      	beq.n	8004c96 <HAL_GPIO_Init+0x216>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a4d      	ldr	r2, [pc, #308]	@ (8004da8 <HAL_GPIO_Init+0x328>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00d      	beq.n	8004c92 <HAL_GPIO_Init+0x212>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a4c      	ldr	r2, [pc, #304]	@ (8004dac <HAL_GPIO_Init+0x32c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d007      	beq.n	8004c8e <HAL_GPIO_Init+0x20e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a4b      	ldr	r2, [pc, #300]	@ (8004db0 <HAL_GPIO_Init+0x330>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d101      	bne.n	8004c8a <HAL_GPIO_Init+0x20a>
 8004c86:	2307      	movs	r3, #7
 8004c88:	e00e      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004c8a:	2308      	movs	r3, #8
 8004c8c:	e00c      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004c8e:	2306      	movs	r3, #6
 8004c90:	e00a      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004c92:	2305      	movs	r3, #5
 8004c94:	e008      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004c96:	2304      	movs	r3, #4
 8004c98:	e006      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e004      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	e002      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e000      	b.n	8004ca8 <HAL_GPIO_Init+0x228>
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	69fa      	ldr	r2, [r7, #28]
 8004caa:	f002 0203 	and.w	r2, r2, #3
 8004cae:	0092      	lsls	r2, r2, #2
 8004cb0:	4093      	lsls	r3, r2
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cb8:	4935      	ldr	r1, [pc, #212]	@ (8004d90 <HAL_GPIO_Init+0x310>)
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	089b      	lsrs	r3, r3, #2
 8004cbe:	3302      	adds	r3, #2
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	43db      	mvns	r3, r3
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cea:	4a32      	ldr	r2, [pc, #200]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cf0:	4b30      	ldr	r3, [pc, #192]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d0c:	69ba      	ldr	r2, [r7, #24]
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d14:	4a27      	ldr	r2, [pc, #156]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d1a:	4b26      	ldr	r3, [pc, #152]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	43db      	mvns	r3, r3
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4013      	ands	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d44:	4b1b      	ldr	r3, [pc, #108]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	43db      	mvns	r3, r3
 8004d4e:	69ba      	ldr	r2, [r7, #24]
 8004d50:	4013      	ands	r3, r2
 8004d52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d68:	4a12      	ldr	r2, [pc, #72]	@ (8004db4 <HAL_GPIO_Init+0x334>)
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	3301      	adds	r3, #1
 8004d72:	61fb      	str	r3, [r7, #28]
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	2b0f      	cmp	r3, #15
 8004d78:	f67f ae90 	bls.w	8004a9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	3724      	adds	r7, #36	@ 0x24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	40023800 	.word	0x40023800
 8004d90:	40013800 	.word	0x40013800
 8004d94:	40020000 	.word	0x40020000
 8004d98:	40020400 	.word	0x40020400
 8004d9c:	40020800 	.word	0x40020800
 8004da0:	40020c00 	.word	0x40020c00
 8004da4:	40021000 	.word	0x40021000
 8004da8:	40021400 	.word	0x40021400
 8004dac:	40021800 	.word	0x40021800
 8004db0:	40021c00 	.word	0x40021c00
 8004db4:	40013c00 	.word	0x40013c00

08004db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	807b      	strh	r3, [r7, #2]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dc8:	787b      	ldrb	r3, [r7, #1]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dce:	887a      	ldrh	r2, [r7, #2]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004dd4:	e003      	b.n	8004dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dd6:	887b      	ldrh	r3, [r7, #2]
 8004dd8:	041a      	lsls	r2, r3, #16
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	619a      	str	r2, [r3, #24]
}
 8004dde:	bf00      	nop
 8004de0:	370c      	adds	r7, #12
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b085      	sub	sp, #20
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	460b      	mov	r3, r1
 8004df4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004dfc:	887a      	ldrh	r2, [r7, #2]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4013      	ands	r3, r2
 8004e02:	041a      	lsls	r2, r3, #16
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	43d9      	mvns	r1, r3
 8004e08:	887b      	ldrh	r3, [r7, #2]
 8004e0a:	400b      	ands	r3, r1
 8004e0c:	431a      	orrs	r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	619a      	str	r2, [r3, #24]
}
 8004e12:	bf00      	nop
 8004e14:	3714      	adds	r7, #20
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
	...

08004e20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e12b      	b.n	800508a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d106      	bne.n	8004e4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fc fe32 	bl	8001ab0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2224      	movs	r2, #36	@ 0x24
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0201 	bic.w	r2, r2, #1
 8004e62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e84:	f001 fd8e 	bl	80069a4 <HAL_RCC_GetPCLK1Freq>
 8004e88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	4a81      	ldr	r2, [pc, #516]	@ (8005094 <HAL_I2C_Init+0x274>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d807      	bhi.n	8004ea4 <HAL_I2C_Init+0x84>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4a80      	ldr	r2, [pc, #512]	@ (8005098 <HAL_I2C_Init+0x278>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	bf94      	ite	ls
 8004e9c:	2301      	movls	r3, #1
 8004e9e:	2300      	movhi	r3, #0
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	e006      	b.n	8004eb2 <HAL_I2C_Init+0x92>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4a7d      	ldr	r2, [pc, #500]	@ (800509c <HAL_I2C_Init+0x27c>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	bf94      	ite	ls
 8004eac:	2301      	movls	r3, #1
 8004eae:	2300      	movhi	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e0e7      	b.n	800508a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	4a78      	ldr	r2, [pc, #480]	@ (80050a0 <HAL_I2C_Init+0x280>)
 8004ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec2:	0c9b      	lsrs	r3, r3, #18
 8004ec4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	4a6a      	ldr	r2, [pc, #424]	@ (8005094 <HAL_I2C_Init+0x274>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d802      	bhi.n	8004ef4 <HAL_I2C_Init+0xd4>
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	e009      	b.n	8004f08 <HAL_I2C_Init+0xe8>
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	4a69      	ldr	r2, [pc, #420]	@ (80050a4 <HAL_I2C_Init+0x284>)
 8004f00:	fba2 2303 	umull	r2, r3, r2, r3
 8004f04:	099b      	lsrs	r3, r3, #6
 8004f06:	3301      	adds	r3, #1
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6812      	ldr	r2, [r2, #0]
 8004f0c:	430b      	orrs	r3, r1
 8004f0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f1a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	495c      	ldr	r1, [pc, #368]	@ (8005094 <HAL_I2C_Init+0x274>)
 8004f24:	428b      	cmp	r3, r1
 8004f26:	d819      	bhi.n	8004f5c <HAL_I2C_Init+0x13c>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	1e59      	subs	r1, r3, #1
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f36:	1c59      	adds	r1, r3, #1
 8004f38:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f3c:	400b      	ands	r3, r1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <HAL_I2C_Init+0x138>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	1e59      	subs	r1, r3, #1
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f50:	3301      	adds	r3, #1
 8004f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f56:	e051      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004f58:	2304      	movs	r3, #4
 8004f5a:	e04f      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d111      	bne.n	8004f88 <HAL_I2C_Init+0x168>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	1e58      	subs	r0, r3, #1
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6859      	ldr	r1, [r3, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	440b      	add	r3, r1
 8004f72:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f76:	3301      	adds	r3, #1
 8004f78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf0c      	ite	eq
 8004f80:	2301      	moveq	r3, #1
 8004f82:	2300      	movne	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	e012      	b.n	8004fae <HAL_I2C_Init+0x18e>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1e58      	subs	r0, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6859      	ldr	r1, [r3, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	440b      	add	r3, r1
 8004f96:	0099      	lsls	r1, r3, #2
 8004f98:	440b      	add	r3, r1
 8004f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	bf0c      	ite	eq
 8004fa8:	2301      	moveq	r3, #1
 8004faa:	2300      	movne	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <HAL_I2C_Init+0x196>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e022      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10e      	bne.n	8004fdc <HAL_I2C_Init+0x1bc>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1e58      	subs	r0, r3, #1
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6859      	ldr	r1, [r3, #4]
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	440b      	add	r3, r1
 8004fcc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fda:	e00f      	b.n	8004ffc <HAL_I2C_Init+0x1dc>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1e58      	subs	r0, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6859      	ldr	r1, [r3, #4]
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	440b      	add	r3, r1
 8004fea:	0099      	lsls	r1, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ff8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ffc:	6879      	ldr	r1, [r7, #4]
 8004ffe:	6809      	ldr	r1, [r1, #0]
 8005000:	4313      	orrs	r3, r2
 8005002:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69da      	ldr	r2, [r3, #28]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	431a      	orrs	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800502a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	6911      	ldr	r1, [r2, #16]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68d2      	ldr	r2, [r2, #12]
 8005036:	4311      	orrs	r1, r2
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	430b      	orrs	r3, r1
 800503e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	695a      	ldr	r2, [r3, #20]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2220      	movs	r2, #32
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	000186a0 	.word	0x000186a0
 8005098:	001e847f 	.word	0x001e847f
 800509c:	003d08ff 	.word	0x003d08ff
 80050a0:	431bde83 	.word	0x431bde83
 80050a4:	10624dd3 	.word	0x10624dd3

080050a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	4608      	mov	r0, r1
 80050b2:	4611      	mov	r1, r2
 80050b4:	461a      	mov	r2, r3
 80050b6:	4603      	mov	r3, r0
 80050b8:	817b      	strh	r3, [r7, #10]
 80050ba:	460b      	mov	r3, r1
 80050bc:	813b      	strh	r3, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050c2:	f7fe fb87 	bl	80037d4 <HAL_GetTick>
 80050c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	f040 80d9 	bne.w	8005288 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	2319      	movs	r3, #25
 80050dc:	2201      	movs	r2, #1
 80050de:	496d      	ldr	r1, [pc, #436]	@ (8005294 <HAL_I2C_Mem_Write+0x1ec>)
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 fdb9 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80050ec:	2302      	movs	r3, #2
 80050ee:	e0cc      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d101      	bne.n	80050fe <HAL_I2C_Mem_Write+0x56>
 80050fa:	2302      	movs	r3, #2
 80050fc:	e0c5      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b01      	cmp	r3, #1
 8005112:	d007      	beq.n	8005124 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f042 0201 	orr.w	r2, r2, #1
 8005122:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005132:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2221      	movs	r2, #33	@ 0x21
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2240      	movs	r2, #64	@ 0x40
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a3a      	ldr	r2, [r7, #32]
 800514e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005154:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4a4d      	ldr	r2, [pc, #308]	@ (8005298 <HAL_I2C_Mem_Write+0x1f0>)
 8005164:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005166:	88f8      	ldrh	r0, [r7, #6]
 8005168:	893a      	ldrh	r2, [r7, #8]
 800516a:	8979      	ldrh	r1, [r7, #10]
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	9301      	str	r3, [sp, #4]
 8005170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	4603      	mov	r3, r0
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 fbf0 	bl	800595c <I2C_RequestMemoryWrite>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d052      	beq.n	8005228 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e081      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 fe7e 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00d      	beq.n	80051b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519a:	2b04      	cmp	r3, #4
 800519c:	d107      	bne.n	80051ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e06b      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b04      	cmp	r3, #4
 80051ee:	d11b      	bne.n	8005228 <HAL_I2C_Mem_Write+0x180>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d017      	beq.n	8005228 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005212:	3b01      	subs	r3, #1
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1aa      	bne.n	8005186 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 fe71 	bl	8005f1c <I2C_WaitOnBTFFlagUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00d      	beq.n	800525c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005244:	2b04      	cmp	r3, #4
 8005246:	d107      	bne.n	8005258 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005256:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e016      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800526a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2220      	movs	r2, #32
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005284:	2300      	movs	r3, #0
 8005286:	e000      	b.n	800528a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005288:	2302      	movs	r3, #2
  }
}
 800528a:	4618      	mov	r0, r3
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	00100002 	.word	0x00100002
 8005298:	ffff0000 	.word	0xffff0000

0800529c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b08c      	sub	sp, #48	@ 0x30
 80052a0:	af02      	add	r7, sp, #8
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	4608      	mov	r0, r1
 80052a6:	4611      	mov	r1, r2
 80052a8:	461a      	mov	r2, r3
 80052aa:	4603      	mov	r3, r0
 80052ac:	817b      	strh	r3, [r7, #10]
 80052ae:	460b      	mov	r3, r1
 80052b0:	813b      	strh	r3, [r7, #8]
 80052b2:	4613      	mov	r3, r2
 80052b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052b6:	f7fe fa8d 	bl	80037d4 <HAL_GetTick>
 80052ba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b20      	cmp	r3, #32
 80052c6:	f040 8214 	bne.w	80056f2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	2319      	movs	r3, #25
 80052d0:	2201      	movs	r2, #1
 80052d2:	497b      	ldr	r1, [pc, #492]	@ (80054c0 <HAL_I2C_Mem_Read+0x224>)
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 fcbf 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d001      	beq.n	80052e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
 80052e2:	e207      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d101      	bne.n	80052f2 <HAL_I2C_Mem_Read+0x56>
 80052ee:	2302      	movs	r3, #2
 80052f0:	e200      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b01      	cmp	r3, #1
 8005306:	d007      	beq.n	8005318 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f042 0201 	orr.w	r2, r2, #1
 8005316:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005326:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2222      	movs	r2, #34	@ 0x22
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2240      	movs	r2, #64	@ 0x40
 8005334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005342:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005348:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800534e:	b29a      	uxth	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4a5b      	ldr	r2, [pc, #364]	@ (80054c4 <HAL_I2C_Mem_Read+0x228>)
 8005358:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800535a:	88f8      	ldrh	r0, [r7, #6]
 800535c:	893a      	ldrh	r2, [r7, #8]
 800535e:	8979      	ldrh	r1, [r7, #10]
 8005360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005362:	9301      	str	r3, [sp, #4]
 8005364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	4603      	mov	r3, r0
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 fb8c 	bl	8005a88 <I2C_RequestMemoryRead>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e1bc      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537e:	2b00      	cmp	r3, #0
 8005380:	d113      	bne.n	80053aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005382:	2300      	movs	r3, #0
 8005384:	623b      	str	r3, [r7, #32]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	695b      	ldr	r3, [r3, #20]
 800538c:	623b      	str	r3, [r7, #32]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	623b      	str	r3, [r7, #32]
 8005396:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	e190      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d11b      	bne.n	80053ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053c2:	2300      	movs	r3, #0
 80053c4:	61fb      	str	r3, [r7, #28]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	61fb      	str	r3, [r7, #28]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	61fb      	str	r3, [r7, #28]
 80053d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053e6:	601a      	str	r2, [r3, #0]
 80053e8:	e170      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d11b      	bne.n	800542a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005400:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005410:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005412:	2300      	movs	r3, #0
 8005414:	61bb      	str	r3, [r7, #24]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	61bb      	str	r3, [r7, #24]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	61bb      	str	r3, [r7, #24]
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	e150      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800542a:	2300      	movs	r3, #0
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	695b      	ldr	r3, [r3, #20]
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	699b      	ldr	r3, [r3, #24]
 800543c:	617b      	str	r3, [r7, #20]
 800543e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005440:	e144      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005446:	2b03      	cmp	r3, #3
 8005448:	f200 80f1 	bhi.w	800562e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005450:	2b01      	cmp	r3, #1
 8005452:	d123      	bne.n	800549c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005456:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 fda7 	bl	8005fac <I2C_WaitOnRXNEFlagUntilTimeout>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e145      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	691a      	ldr	r2, [r3, #16]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547a:	1c5a      	adds	r2, r3, #1
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005484:	3b01      	subs	r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005490:	b29b      	uxth	r3, r3
 8005492:	3b01      	subs	r3, #1
 8005494:	b29a      	uxth	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800549a:	e117      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d14e      	bne.n	8005542 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054aa:	2200      	movs	r2, #0
 80054ac:	4906      	ldr	r1, [pc, #24]	@ (80054c8 <HAL_I2C_Mem_Read+0x22c>)
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f000 fbd2 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d008      	beq.n	80054cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e11a      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
 80054be:	bf00      	nop
 80054c0:	00100002 	.word	0x00100002
 80054c4:	ffff0000 	.word	0xffff0000
 80054c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e6:	b2d2      	uxtb	r2, r2
 80054e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ee:	1c5a      	adds	r2, r3, #1
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005504:	b29b      	uxth	r3, r3
 8005506:	3b01      	subs	r3, #1
 8005508:	b29a      	uxth	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	691a      	ldr	r2, [r3, #16]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005520:	1c5a      	adds	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005536:	b29b      	uxth	r3, r3
 8005538:	3b01      	subs	r3, #1
 800553a:	b29a      	uxth	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005540:	e0c4      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005548:	2200      	movs	r2, #0
 800554a:	496c      	ldr	r1, [pc, #432]	@ (80056fc <HAL_I2C_Mem_Read+0x460>)
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 fb83 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e0cb      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800556a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	691a      	ldr	r2, [r3, #16]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	1c5a      	adds	r2, r3, #1
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005588:	3b01      	subs	r3, #1
 800558a:	b29a      	uxth	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005594:	b29b      	uxth	r3, r3
 8005596:	3b01      	subs	r3, #1
 8005598:	b29a      	uxth	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a4:	2200      	movs	r2, #0
 80055a6:	4955      	ldr	r1, [pc, #340]	@ (80056fc <HAL_I2C_Mem_Read+0x460>)
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f000 fb55 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e09d      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	691a      	ldr	r2, [r3, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	3b01      	subs	r3, #1
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005604:	b2d2      	uxtb	r2, r2
 8005606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800562c:	e04e      	b.n	80056cc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800562e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005630:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 fcba 	bl	8005fac <I2C_WaitOnRXNEFlagUntilTimeout>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e058      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691a      	ldr	r2, [r3, #16]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	b2d2      	uxtb	r2, r2
 800564e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800565e:	3b01      	subs	r3, #1
 8005660:	b29a      	uxth	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b29a      	uxth	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	f003 0304 	and.w	r3, r3, #4
 800567e:	2b04      	cmp	r3, #4
 8005680:	d124      	bne.n	80056cc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005686:	2b03      	cmp	r3, #3
 8005688:	d107      	bne.n	800569a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005698:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	691a      	ldr	r2, [r3, #16]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a4:	b2d2      	uxtb	r2, r2
 80056a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ac:	1c5a      	adds	r2, r3, #1
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b6:	3b01      	subs	r3, #1
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f47f aeb6 	bne.w	8005442 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2220      	movs	r2, #32
 80056da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	e000      	b.n	80056f4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80056f2:	2302      	movs	r3, #2
  }
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3728      	adds	r7, #40	@ 0x28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	00010004 	.word	0x00010004

08005700 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b08a      	sub	sp, #40	@ 0x28
 8005704:	af02      	add	r7, sp, #8
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	607a      	str	r2, [r7, #4]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	460b      	mov	r3, r1
 800570e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005710:	f7fe f860 	bl	80037d4 <HAL_GetTick>
 8005714:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005716:	2300      	movs	r3, #0
 8005718:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b20      	cmp	r3, #32
 8005724:	f040 8111 	bne.w	800594a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	2319      	movs	r3, #25
 800572e:	2201      	movs	r2, #1
 8005730:	4988      	ldr	r1, [pc, #544]	@ (8005954 <HAL_I2C_IsDeviceReady+0x254>)
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 fa90 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800573e:	2302      	movs	r3, #2
 8005740:	e104      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005748:	2b01      	cmp	r3, #1
 800574a:	d101      	bne.n	8005750 <HAL_I2C_IsDeviceReady+0x50>
 800574c:	2302      	movs	r3, #2
 800574e:	e0fd      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b01      	cmp	r3, #1
 8005764:	d007      	beq.n	8005776 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f042 0201 	orr.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005784:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2224      	movs	r2, #36	@ 0x24
 800578a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	4a70      	ldr	r2, [pc, #448]	@ (8005958 <HAL_I2C_IsDeviceReady+0x258>)
 8005798:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057a8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f000 fa4e 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00d      	beq.n	80057de <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d0:	d103      	bne.n	80057da <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057d8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e0b6      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80057de:	897b      	ldrh	r3, [r7, #10]
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	461a      	mov	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80057ec:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80057ee:	f7fd fff1 	bl	80037d4 <HAL_GetTick>
 80057f2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b02      	cmp	r3, #2
 8005800:	bf0c      	ite	eq
 8005802:	2301      	moveq	r3, #1
 8005804:	2300      	movne	r3, #0
 8005806:	b2db      	uxtb	r3, r3
 8005808:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005818:	bf0c      	ite	eq
 800581a:	2301      	moveq	r3, #1
 800581c:	2300      	movne	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005822:	e025      	b.n	8005870 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005824:	f7fd ffd6 	bl	80037d4 <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	429a      	cmp	r2, r3
 8005832:	d302      	bcc.n	800583a <HAL_I2C_IsDeviceReady+0x13a>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d103      	bne.n	8005842 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	22a0      	movs	r2, #160	@ 0xa0
 800583e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b02      	cmp	r3, #2
 800584e:	bf0c      	ite	eq
 8005850:	2301      	moveq	r3, #1
 8005852:	2300      	movne	r3, #0
 8005854:	b2db      	uxtb	r3, r3
 8005856:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005866:	bf0c      	ite	eq
 8005868:	2301      	moveq	r3, #1
 800586a:	2300      	movne	r3, #0
 800586c:	b2db      	uxtb	r3, r3
 800586e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005876:	b2db      	uxtb	r3, r3
 8005878:	2ba0      	cmp	r3, #160	@ 0xa0
 800587a:	d005      	beq.n	8005888 <HAL_I2C_IsDeviceReady+0x188>
 800587c:	7dfb      	ldrb	r3, [r7, #23]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d102      	bne.n	8005888 <HAL_I2C_IsDeviceReady+0x188>
 8005882:	7dbb      	ldrb	r3, [r7, #22]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d0cd      	beq.n	8005824 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2220      	movs	r2, #32
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b02      	cmp	r3, #2
 800589c:	d129      	bne.n	80058f2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058ac:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058ae:	2300      	movs	r3, #0
 80058b0:	613b      	str	r3, [r7, #16]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	613b      	str	r3, [r7, #16]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	613b      	str	r3, [r7, #16]
 80058c2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	2319      	movs	r3, #25
 80058ca:	2201      	movs	r2, #1
 80058cc:	4921      	ldr	r1, [pc, #132]	@ (8005954 <HAL_I2C_IsDeviceReady+0x254>)
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 f9c2 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d001      	beq.n	80058de <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e036      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2220      	movs	r2, #32
 80058e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	e02c      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005900:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800590a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	2319      	movs	r3, #25
 8005912:	2201      	movs	r2, #1
 8005914:	490f      	ldr	r1, [pc, #60]	@ (8005954 <HAL_I2C_IsDeviceReady+0x254>)
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 f99e 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e012      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	3301      	adds	r3, #1
 800592a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	429a      	cmp	r2, r3
 8005932:	f4ff af32 	bcc.w	800579a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2220      	movs	r2, #32
 800593a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e000      	b.n	800594c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800594a:	2302      	movs	r3, #2
  }
}
 800594c:	4618      	mov	r0, r3
 800594e:	3720      	adds	r7, #32
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	00100002 	.word	0x00100002
 8005958:	ffff0000 	.word	0xffff0000

0800595c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b088      	sub	sp, #32
 8005960:	af02      	add	r7, sp, #8
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	461a      	mov	r2, r3
 800596a:	4603      	mov	r3, r0
 800596c:	817b      	strh	r3, [r7, #10]
 800596e:	460b      	mov	r3, r1
 8005970:	813b      	strh	r3, [r7, #8]
 8005972:	4613      	mov	r3, r2
 8005974:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005984:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	9300      	str	r3, [sp, #0]
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	2200      	movs	r2, #0
 800598e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 f960 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00d      	beq.n	80059ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ac:	d103      	bne.n	80059b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e05f      	b.n	8005a7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059ba:	897b      	ldrh	r3, [r7, #10]
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	461a      	mov	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80059c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	6a3a      	ldr	r2, [r7, #32]
 80059ce:	492d      	ldr	r1, [pc, #180]	@ (8005a84 <I2C_RequestMemoryWrite+0x128>)
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f000 f9bb 	bl	8005d4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e04c      	b.n	8005a7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	617b      	str	r3, [r7, #20]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	617b      	str	r3, [r7, #20]
 80059f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059f8:	6a39      	ldr	r1, [r7, #32]
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 fa46 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00d      	beq.n	8005a22 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	d107      	bne.n	8005a1e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e02b      	b.n	8005a7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a22:	88fb      	ldrh	r3, [r7, #6]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d105      	bne.n	8005a34 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a28:	893b      	ldrh	r3, [r7, #8]
 8005a2a:	b2da      	uxtb	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	611a      	str	r2, [r3, #16]
 8005a32:	e021      	b.n	8005a78 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a34:	893b      	ldrh	r3, [r7, #8]
 8005a36:	0a1b      	lsrs	r3, r3, #8
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a44:	6a39      	ldr	r1, [r7, #32]
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f000 fa20 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00d      	beq.n	8005a6e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a56:	2b04      	cmp	r3, #4
 8005a58:	d107      	bne.n	8005a6a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e005      	b.n	8005a7a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a6e:	893b      	ldrh	r3, [r7, #8]
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3718      	adds	r7, #24
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	00010002 	.word	0x00010002

08005a88 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af02      	add	r7, sp, #8
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	4608      	mov	r0, r1
 8005a92:	4611      	mov	r1, r2
 8005a94:	461a      	mov	r2, r3
 8005a96:	4603      	mov	r3, r0
 8005a98:	817b      	strh	r3, [r7, #10]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	813b      	strh	r3, [r7, #8]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ab0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ac0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f000 f8c2 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00d      	beq.n	8005af6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ae8:	d103      	bne.n	8005af2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005af0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e0aa      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005af6:	897b      	ldrh	r3, [r7, #10]
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	461a      	mov	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b08:	6a3a      	ldr	r2, [r7, #32]
 8005b0a:	4952      	ldr	r1, [pc, #328]	@ (8005c54 <I2C_RequestMemoryRead+0x1cc>)
 8005b0c:	68f8      	ldr	r0, [r7, #12]
 8005b0e:	f000 f91d 	bl	8005d4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d001      	beq.n	8005b1c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e097      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	617b      	str	r3, [r7, #20]
 8005b30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b34:	6a39      	ldr	r1, [r7, #32]
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 f9a8 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00d      	beq.n	8005b5e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	2b04      	cmp	r3, #4
 8005b48:	d107      	bne.n	8005b5a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e076      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b5e:	88fb      	ldrh	r3, [r7, #6]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d105      	bne.n	8005b70 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b64:	893b      	ldrh	r3, [r7, #8]
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	611a      	str	r2, [r3, #16]
 8005b6e:	e021      	b.n	8005bb4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b70:	893b      	ldrh	r3, [r7, #8]
 8005b72:	0a1b      	lsrs	r3, r3, #8
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	b2da      	uxtb	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b80:	6a39      	ldr	r1, [r7, #32]
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 f982 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00d      	beq.n	8005baa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	2b04      	cmp	r3, #4
 8005b94:	d107      	bne.n	8005ba6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ba4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e050      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005baa:	893b      	ldrh	r3, [r7, #8]
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bb6:	6a39      	ldr	r1, [r7, #32]
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 f967 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00d      	beq.n	8005be0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d107      	bne.n	8005bdc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bda:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e035      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 f82b 	bl	8005c58 <I2C_WaitOnFlagUntilTimeout>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00d      	beq.n	8005c24 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c16:	d103      	bne.n	8005c20 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c1e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e013      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c24:	897b      	ldrh	r3, [r7, #10]
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	f043 0301 	orr.w	r3, r3, #1
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c36:	6a3a      	ldr	r2, [r7, #32]
 8005c38:	4906      	ldr	r1, [pc, #24]	@ (8005c54 <I2C_RequestMemoryRead+0x1cc>)
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 f886 	bl	8005d4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e000      	b.n	8005c4c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3718      	adds	r7, #24
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	00010002 	.word	0x00010002

08005c58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	603b      	str	r3, [r7, #0]
 8005c64:	4613      	mov	r3, r2
 8005c66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c68:	e048      	b.n	8005cfc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c70:	d044      	beq.n	8005cfc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c72:	f7fd fdaf 	bl	80037d4 <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d302      	bcc.n	8005c88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d139      	bne.n	8005cfc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	0c1b      	lsrs	r3, r3, #16
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d10d      	bne.n	8005cae <I2C_WaitOnFlagUntilTimeout+0x56>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	43da      	mvns	r2, r3
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	bf0c      	ite	eq
 8005ca4:	2301      	moveq	r3, #1
 8005ca6:	2300      	movne	r3, #0
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	461a      	mov	r2, r3
 8005cac:	e00c      	b.n	8005cc8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	43da      	mvns	r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4013      	ands	r3, r2
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	bf0c      	ite	eq
 8005cc0:	2301      	moveq	r3, #1
 8005cc2:	2300      	movne	r3, #0
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	79fb      	ldrb	r3, [r7, #7]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d116      	bne.n	8005cfc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2220      	movs	r2, #32
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce8:	f043 0220 	orr.w	r2, r3, #32
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e023      	b.n	8005d44 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	0c1b      	lsrs	r3, r3, #16
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d10d      	bne.n	8005d22 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	695b      	ldr	r3, [r3, #20]
 8005d0c:	43da      	mvns	r2, r3
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	4013      	ands	r3, r2
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	bf0c      	ite	eq
 8005d18:	2301      	moveq	r3, #1
 8005d1a:	2300      	movne	r3, #0
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	461a      	mov	r2, r3
 8005d20:	e00c      	b.n	8005d3c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	43da      	mvns	r2, r3
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	bf0c      	ite	eq
 8005d34:	2301      	moveq	r3, #1
 8005d36:	2300      	movne	r3, #0
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	79fb      	ldrb	r3, [r7, #7]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d093      	beq.n	8005c6a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
 8005d58:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d5a:	e071      	b.n	8005e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d6a:	d123      	bne.n	8005db4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d7a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2220      	movs	r2, #32
 8005d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da0:	f043 0204 	orr.w	r2, r3, #4
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e067      	b.n	8005e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dba:	d041      	beq.n	8005e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dbc:	f7fd fd0a 	bl	80037d4 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d302      	bcc.n	8005dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d136      	bne.n	8005e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	0c1b      	lsrs	r3, r3, #16
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d10c      	bne.n	8005df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	43da      	mvns	r2, r3
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	4013      	ands	r3, r2
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	bf14      	ite	ne
 8005dee:	2301      	movne	r3, #1
 8005df0:	2300      	moveq	r3, #0
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	e00b      	b.n	8005e0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	43da      	mvns	r2, r3
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	4013      	ands	r3, r2
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	bf14      	ite	ne
 8005e08:	2301      	movne	r3, #1
 8005e0a:	2300      	moveq	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d016      	beq.n	8005e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2220      	movs	r2, #32
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2c:	f043 0220 	orr.w	r2, r3, #32
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e021      	b.n	8005e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	0c1b      	lsrs	r3, r3, #16
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d10c      	bne.n	8005e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	695b      	ldr	r3, [r3, #20]
 8005e50:	43da      	mvns	r2, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	4013      	ands	r3, r2
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	bf14      	ite	ne
 8005e5c:	2301      	movne	r3, #1
 8005e5e:	2300      	moveq	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	e00b      	b.n	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	43da      	mvns	r2, r3
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	bf14      	ite	ne
 8005e76:	2301      	movne	r3, #1
 8005e78:	2300      	moveq	r3, #0
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f47f af6d 	bne.w	8005d5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e98:	e034      	b.n	8005f04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 f8e3 	bl	8006066 <I2C_IsAcknowledgeFailed>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e034      	b.n	8005f14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb0:	d028      	beq.n	8005f04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb2:	f7fd fc8f 	bl	80037d4 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d302      	bcc.n	8005ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d11d      	bne.n	8005f04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed2:	2b80      	cmp	r3, #128	@ 0x80
 8005ed4:	d016      	beq.n	8005f04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef0:	f043 0220 	orr.w	r2, r3, #32
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e007      	b.n	8005f14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0e:	2b80      	cmp	r3, #128	@ 0x80
 8005f10:	d1c3      	bne.n	8005e9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f28:	e034      	b.n	8005f94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 f89b 	bl	8006066 <I2C_IsAcknowledgeFailed>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e034      	b.n	8005fa4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f40:	d028      	beq.n	8005f94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f42:	f7fd fc47 	bl	80037d4 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	68ba      	ldr	r2, [r7, #8]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d302      	bcc.n	8005f58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d11d      	bne.n	8005f94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	d016      	beq.n	8005f94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2220      	movs	r2, #32
 8005f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f80:	f043 0220 	orr.w	r2, r3, #32
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e007      	b.n	8005fa4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	f003 0304 	and.w	r3, r3, #4
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d1c3      	bne.n	8005f2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fb8:	e049      	b.n	800604e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	f003 0310 	and.w	r3, r3, #16
 8005fc4:	2b10      	cmp	r3, #16
 8005fc6:	d119      	bne.n	8005ffc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f06f 0210 	mvn.w	r2, #16
 8005fd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2220      	movs	r2, #32
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e030      	b.n	800605e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ffc:	f7fd fbea 	bl	80037d4 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	429a      	cmp	r2, r3
 800600a:	d302      	bcc.n	8006012 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d11d      	bne.n	800604e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800601c:	2b40      	cmp	r3, #64	@ 0x40
 800601e:	d016      	beq.n	800604e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2220      	movs	r2, #32
 800602a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603a:	f043 0220 	orr.w	r2, r3, #32
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e007      	b.n	800605e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006058:	2b40      	cmp	r3, #64	@ 0x40
 800605a:	d1ae      	bne.n	8005fba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006066:	b480      	push	{r7}
 8006068:	b083      	sub	sp, #12
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800607c:	d11b      	bne.n	80060b6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006086:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a2:	f043 0204 	orr.w	r2, r3, #4
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e000      	b.n	80060b8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e267      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d075      	beq.n	80061ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060e2:	4b88      	ldr	r3, [pc, #544]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f003 030c 	and.w	r3, r3, #12
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	d00c      	beq.n	8006108 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060ee:	4b85      	ldr	r3, [pc, #532]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060f6:	2b08      	cmp	r3, #8
 80060f8:	d112      	bne.n	8006120 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060fa:	4b82      	ldr	r3, [pc, #520]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006106:	d10b      	bne.n	8006120 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006108:	4b7e      	ldr	r3, [pc, #504]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d05b      	beq.n	80061cc <HAL_RCC_OscConfig+0x108>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d157      	bne.n	80061cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e242      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006128:	d106      	bne.n	8006138 <HAL_RCC_OscConfig+0x74>
 800612a:	4b76      	ldr	r3, [pc, #472]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a75      	ldr	r2, [pc, #468]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	e01d      	b.n	8006174 <HAL_RCC_OscConfig+0xb0>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006140:	d10c      	bne.n	800615c <HAL_RCC_OscConfig+0x98>
 8006142:	4b70      	ldr	r3, [pc, #448]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a6f      	ldr	r2, [pc, #444]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	4b6d      	ldr	r3, [pc, #436]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a6c      	ldr	r2, [pc, #432]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006158:	6013      	str	r3, [r2, #0]
 800615a:	e00b      	b.n	8006174 <HAL_RCC_OscConfig+0xb0>
 800615c:	4b69      	ldr	r3, [pc, #420]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a68      	ldr	r2, [pc, #416]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	4b66      	ldr	r3, [pc, #408]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a65      	ldr	r2, [pc, #404]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 800616e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d013      	beq.n	80061a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800617c:	f7fd fb2a 	bl	80037d4 <HAL_GetTick>
 8006180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006184:	f7fd fb26 	bl	80037d4 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b64      	cmp	r3, #100	@ 0x64
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e207      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006196:	4b5b      	ldr	r3, [pc, #364]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0f0      	beq.n	8006184 <HAL_RCC_OscConfig+0xc0>
 80061a2:	e014      	b.n	80061ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a4:	f7fd fb16 	bl	80037d4 <HAL_GetTick>
 80061a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061ac:	f7fd fb12 	bl	80037d4 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b64      	cmp	r3, #100	@ 0x64
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e1f3      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061be:	4b51      	ldr	r3, [pc, #324]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f0      	bne.n	80061ac <HAL_RCC_OscConfig+0xe8>
 80061ca:	e000      	b.n	80061ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d063      	beq.n	80062a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061da:	4b4a      	ldr	r3, [pc, #296]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f003 030c 	and.w	r3, r3, #12
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00b      	beq.n	80061fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061e6:	4b47      	ldr	r3, [pc, #284]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061ee:	2b08      	cmp	r3, #8
 80061f0:	d11c      	bne.n	800622c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061f2:	4b44      	ldr	r3, [pc, #272]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d116      	bne.n	800622c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061fe:	4b41      	ldr	r3, [pc, #260]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0302 	and.w	r3, r3, #2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d005      	beq.n	8006216 <HAL_RCC_OscConfig+0x152>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d001      	beq.n	8006216 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e1c7      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006216:	4b3b      	ldr	r3, [pc, #236]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	4937      	ldr	r1, [pc, #220]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006226:	4313      	orrs	r3, r2
 8006228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800622a:	e03a      	b.n	80062a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d020      	beq.n	8006276 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006234:	4b34      	ldr	r3, [pc, #208]	@ (8006308 <HAL_RCC_OscConfig+0x244>)
 8006236:	2201      	movs	r2, #1
 8006238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800623a:	f7fd facb 	bl	80037d4 <HAL_GetTick>
 800623e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006240:	e008      	b.n	8006254 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006242:	f7fd fac7 	bl	80037d4 <HAL_GetTick>
 8006246:	4602      	mov	r2, r0
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	2b02      	cmp	r3, #2
 800624e:	d901      	bls.n	8006254 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e1a8      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006254:	4b2b      	ldr	r3, [pc, #172]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0302 	and.w	r3, r3, #2
 800625c:	2b00      	cmp	r3, #0
 800625e:	d0f0      	beq.n	8006242 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006260:	4b28      	ldr	r3, [pc, #160]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	00db      	lsls	r3, r3, #3
 800626e:	4925      	ldr	r1, [pc, #148]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006270:	4313      	orrs	r3, r2
 8006272:	600b      	str	r3, [r1, #0]
 8006274:	e015      	b.n	80062a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006276:	4b24      	ldr	r3, [pc, #144]	@ (8006308 <HAL_RCC_OscConfig+0x244>)
 8006278:	2200      	movs	r2, #0
 800627a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800627c:	f7fd faaa 	bl	80037d4 <HAL_GetTick>
 8006280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006282:	e008      	b.n	8006296 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006284:	f7fd faa6 	bl	80037d4 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	2b02      	cmp	r3, #2
 8006290:	d901      	bls.n	8006296 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006292:	2303      	movs	r3, #3
 8006294:	e187      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006296:	4b1b      	ldr	r3, [pc, #108]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 0302 	and.w	r3, r3, #2
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1f0      	bne.n	8006284 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0308 	and.w	r3, r3, #8
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d036      	beq.n	800631c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d016      	beq.n	80062e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062b6:	4b15      	ldr	r3, [pc, #84]	@ (800630c <HAL_RCC_OscConfig+0x248>)
 80062b8:	2201      	movs	r2, #1
 80062ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062bc:	f7fd fa8a 	bl	80037d4 <HAL_GetTick>
 80062c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062c2:	e008      	b.n	80062d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062c4:	f7fd fa86 	bl	80037d4 <HAL_GetTick>
 80062c8:	4602      	mov	r2, r0
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d901      	bls.n	80062d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	e167      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006304 <HAL_RCC_OscConfig+0x240>)
 80062d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d0f0      	beq.n	80062c4 <HAL_RCC_OscConfig+0x200>
 80062e2:	e01b      	b.n	800631c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062e4:	4b09      	ldr	r3, [pc, #36]	@ (800630c <HAL_RCC_OscConfig+0x248>)
 80062e6:	2200      	movs	r2, #0
 80062e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062ea:	f7fd fa73 	bl	80037d4 <HAL_GetTick>
 80062ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062f0:	e00e      	b.n	8006310 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062f2:	f7fd fa6f 	bl	80037d4 <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	d907      	bls.n	8006310 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e150      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
 8006304:	40023800 	.word	0x40023800
 8006308:	42470000 	.word	0x42470000
 800630c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006310:	4b88      	ldr	r3, [pc, #544]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006314:	f003 0302 	and.w	r3, r3, #2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1ea      	bne.n	80062f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0304 	and.w	r3, r3, #4
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 8097 	beq.w	8006458 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800632a:	2300      	movs	r3, #0
 800632c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800632e:	4b81      	ldr	r3, [pc, #516]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10f      	bne.n	800635a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800633a:	2300      	movs	r3, #0
 800633c:	60bb      	str	r3, [r7, #8]
 800633e:	4b7d      	ldr	r3, [pc, #500]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006342:	4a7c      	ldr	r2, [pc, #496]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006348:	6413      	str	r3, [r2, #64]	@ 0x40
 800634a:	4b7a      	ldr	r3, [pc, #488]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 800634c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006352:	60bb      	str	r3, [r7, #8]
 8006354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006356:	2301      	movs	r3, #1
 8006358:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800635a:	4b77      	ldr	r3, [pc, #476]	@ (8006538 <HAL_RCC_OscConfig+0x474>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006362:	2b00      	cmp	r3, #0
 8006364:	d118      	bne.n	8006398 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006366:	4b74      	ldr	r3, [pc, #464]	@ (8006538 <HAL_RCC_OscConfig+0x474>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a73      	ldr	r2, [pc, #460]	@ (8006538 <HAL_RCC_OscConfig+0x474>)
 800636c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006372:	f7fd fa2f 	bl	80037d4 <HAL_GetTick>
 8006376:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006378:	e008      	b.n	800638c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800637a:	f7fd fa2b 	bl	80037d4 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	2b02      	cmp	r3, #2
 8006386:	d901      	bls.n	800638c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e10c      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800638c:	4b6a      	ldr	r3, [pc, #424]	@ (8006538 <HAL_RCC_OscConfig+0x474>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006394:	2b00      	cmp	r3, #0
 8006396:	d0f0      	beq.n	800637a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	2b01      	cmp	r3, #1
 800639e:	d106      	bne.n	80063ae <HAL_RCC_OscConfig+0x2ea>
 80063a0:	4b64      	ldr	r3, [pc, #400]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a4:	4a63      	ldr	r2, [pc, #396]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063a6:	f043 0301 	orr.w	r3, r3, #1
 80063aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80063ac:	e01c      	b.n	80063e8 <HAL_RCC_OscConfig+0x324>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	2b05      	cmp	r3, #5
 80063b4:	d10c      	bne.n	80063d0 <HAL_RCC_OscConfig+0x30c>
 80063b6:	4b5f      	ldr	r3, [pc, #380]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ba:	4a5e      	ldr	r2, [pc, #376]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063bc:	f043 0304 	orr.w	r3, r3, #4
 80063c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80063c2:	4b5c      	ldr	r3, [pc, #368]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c6:	4a5b      	ldr	r2, [pc, #364]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063c8:	f043 0301 	orr.w	r3, r3, #1
 80063cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80063ce:	e00b      	b.n	80063e8 <HAL_RCC_OscConfig+0x324>
 80063d0:	4b58      	ldr	r3, [pc, #352]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d4:	4a57      	ldr	r2, [pc, #348]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063d6:	f023 0301 	bic.w	r3, r3, #1
 80063da:	6713      	str	r3, [r2, #112]	@ 0x70
 80063dc:	4b55      	ldr	r3, [pc, #340]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e0:	4a54      	ldr	r2, [pc, #336]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80063e2:	f023 0304 	bic.w	r3, r3, #4
 80063e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d015      	beq.n	800641c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063f0:	f7fd f9f0 	bl	80037d4 <HAL_GetTick>
 80063f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063f6:	e00a      	b.n	800640e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063f8:	f7fd f9ec 	bl	80037d4 <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006406:	4293      	cmp	r3, r2
 8006408:	d901      	bls.n	800640e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e0cb      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800640e:	4b49      	ldr	r3, [pc, #292]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006412:	f003 0302 	and.w	r3, r3, #2
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0ee      	beq.n	80063f8 <HAL_RCC_OscConfig+0x334>
 800641a:	e014      	b.n	8006446 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800641c:	f7fd f9da 	bl	80037d4 <HAL_GetTick>
 8006420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006422:	e00a      	b.n	800643a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006424:	f7fd f9d6 	bl	80037d4 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006432:	4293      	cmp	r3, r2
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e0b5      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800643a:	4b3e      	ldr	r3, [pc, #248]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 800643c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800643e:	f003 0302 	and.w	r3, r3, #2
 8006442:	2b00      	cmp	r3, #0
 8006444:	d1ee      	bne.n	8006424 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006446:	7dfb      	ldrb	r3, [r7, #23]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d105      	bne.n	8006458 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800644c:	4b39      	ldr	r3, [pc, #228]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 800644e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006450:	4a38      	ldr	r2, [pc, #224]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006456:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 80a1 	beq.w	80065a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006462:	4b34      	ldr	r3, [pc, #208]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f003 030c 	and.w	r3, r3, #12
 800646a:	2b08      	cmp	r3, #8
 800646c:	d05c      	beq.n	8006528 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	2b02      	cmp	r3, #2
 8006474:	d141      	bne.n	80064fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006476:	4b31      	ldr	r3, [pc, #196]	@ (800653c <HAL_RCC_OscConfig+0x478>)
 8006478:	2200      	movs	r2, #0
 800647a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800647c:	f7fd f9aa 	bl	80037d4 <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006482:	e008      	b.n	8006496 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006484:	f7fd f9a6 	bl	80037d4 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b02      	cmp	r3, #2
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e087      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006496:	4b27      	ldr	r3, [pc, #156]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1f0      	bne.n	8006484 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	69da      	ldr	r2, [r3, #28]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	431a      	orrs	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b0:	019b      	lsls	r3, r3, #6
 80064b2:	431a      	orrs	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b8:	085b      	lsrs	r3, r3, #1
 80064ba:	3b01      	subs	r3, #1
 80064bc:	041b      	lsls	r3, r3, #16
 80064be:	431a      	orrs	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c4:	061b      	lsls	r3, r3, #24
 80064c6:	491b      	ldr	r1, [pc, #108]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064cc:	4b1b      	ldr	r3, [pc, #108]	@ (800653c <HAL_RCC_OscConfig+0x478>)
 80064ce:	2201      	movs	r2, #1
 80064d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064d2:	f7fd f97f 	bl	80037d4 <HAL_GetTick>
 80064d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064d8:	e008      	b.n	80064ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064da:	f7fd f97b 	bl	80037d4 <HAL_GetTick>
 80064de:	4602      	mov	r2, r0
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d901      	bls.n	80064ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e05c      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064ec:	4b11      	ldr	r3, [pc, #68]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d0f0      	beq.n	80064da <HAL_RCC_OscConfig+0x416>
 80064f8:	e054      	b.n	80065a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064fa:	4b10      	ldr	r3, [pc, #64]	@ (800653c <HAL_RCC_OscConfig+0x478>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006500:	f7fd f968 	bl	80037d4 <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006506:	e008      	b.n	800651a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006508:	f7fd f964 	bl	80037d4 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d901      	bls.n	800651a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e045      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800651a:	4b06      	ldr	r3, [pc, #24]	@ (8006534 <HAL_RCC_OscConfig+0x470>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1f0      	bne.n	8006508 <HAL_RCC_OscConfig+0x444>
 8006526:	e03d      	b.n	80065a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d107      	bne.n	8006540 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e038      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
 8006534:	40023800 	.word	0x40023800
 8006538:	40007000 	.word	0x40007000
 800653c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006540:	4b1b      	ldr	r3, [pc, #108]	@ (80065b0 <HAL_RCC_OscConfig+0x4ec>)
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	2b01      	cmp	r3, #1
 800654c:	d028      	beq.n	80065a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006558:	429a      	cmp	r2, r3
 800655a:	d121      	bne.n	80065a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006566:	429a      	cmp	r2, r3
 8006568:	d11a      	bne.n	80065a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006570:	4013      	ands	r3, r2
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006576:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006578:	4293      	cmp	r3, r2
 800657a:	d111      	bne.n	80065a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006586:	085b      	lsrs	r3, r3, #1
 8006588:	3b01      	subs	r3, #1
 800658a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800658c:	429a      	cmp	r2, r3
 800658e:	d107      	bne.n	80065a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800659c:	429a      	cmp	r2, r3
 800659e:	d001      	beq.n	80065a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e000      	b.n	80065a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3718      	adds	r7, #24
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	40023800 	.word	0x40023800

080065b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d101      	bne.n	80065c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e0cc      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065c8:	4b68      	ldr	r3, [pc, #416]	@ (800676c <HAL_RCC_ClockConfig+0x1b8>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0307 	and.w	r3, r3, #7
 80065d0:	683a      	ldr	r2, [r7, #0]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d90c      	bls.n	80065f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065d6:	4b65      	ldr	r3, [pc, #404]	@ (800676c <HAL_RCC_ClockConfig+0x1b8>)
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	b2d2      	uxtb	r2, r2
 80065dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065de:	4b63      	ldr	r3, [pc, #396]	@ (800676c <HAL_RCC_ClockConfig+0x1b8>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0307 	and.w	r3, r3, #7
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d001      	beq.n	80065f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e0b8      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0302 	and.w	r3, r3, #2
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d020      	beq.n	800663e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d005      	beq.n	8006614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006608:	4b59      	ldr	r3, [pc, #356]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	4a58      	ldr	r2, [pc, #352]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 800660e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0308 	and.w	r3, r3, #8
 800661c:	2b00      	cmp	r3, #0
 800661e:	d005      	beq.n	800662c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006620:	4b53      	ldr	r3, [pc, #332]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	4a52      	ldr	r2, [pc, #328]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800662a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800662c:	4b50      	ldr	r3, [pc, #320]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	494d      	ldr	r1, [pc, #308]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 800663a:	4313      	orrs	r3, r2
 800663c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d044      	beq.n	80066d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d107      	bne.n	8006662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006652:	4b47      	ldr	r3, [pc, #284]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d119      	bne.n	8006692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e07f      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	2b02      	cmp	r3, #2
 8006668:	d003      	beq.n	8006672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800666e:	2b03      	cmp	r3, #3
 8006670:	d107      	bne.n	8006682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006672:	4b3f      	ldr	r3, [pc, #252]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800667a:	2b00      	cmp	r3, #0
 800667c:	d109      	bne.n	8006692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e06f      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006682:	4b3b      	ldr	r3, [pc, #236]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0302 	and.w	r3, r3, #2
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e067      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006692:	4b37      	ldr	r3, [pc, #220]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	f023 0203 	bic.w	r2, r3, #3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	4934      	ldr	r1, [pc, #208]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 80066a0:	4313      	orrs	r3, r2
 80066a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066a4:	f7fd f896 	bl	80037d4 <HAL_GetTick>
 80066a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066aa:	e00a      	b.n	80066c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066ac:	f7fd f892 	bl	80037d4 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d901      	bls.n	80066c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066be:	2303      	movs	r3, #3
 80066c0:	e04f      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066c2:	4b2b      	ldr	r3, [pc, #172]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f003 020c 	and.w	r2, r3, #12
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d1eb      	bne.n	80066ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066d4:	4b25      	ldr	r3, [pc, #148]	@ (800676c <HAL_RCC_ClockConfig+0x1b8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0307 	and.w	r3, r3, #7
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d20c      	bcs.n	80066fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066e2:	4b22      	ldr	r3, [pc, #136]	@ (800676c <HAL_RCC_ClockConfig+0x1b8>)
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	b2d2      	uxtb	r2, r2
 80066e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066ea:	4b20      	ldr	r3, [pc, #128]	@ (800676c <HAL_RCC_ClockConfig+0x1b8>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0307 	and.w	r3, r3, #7
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d001      	beq.n	80066fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e032      	b.n	8006762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0304 	and.w	r3, r3, #4
 8006704:	2b00      	cmp	r3, #0
 8006706:	d008      	beq.n	800671a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006708:	4b19      	ldr	r3, [pc, #100]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	4916      	ldr	r1, [pc, #88]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006716:	4313      	orrs	r3, r2
 8006718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0308 	and.w	r3, r3, #8
 8006722:	2b00      	cmp	r3, #0
 8006724:	d009      	beq.n	800673a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006726:	4b12      	ldr	r3, [pc, #72]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	00db      	lsls	r3, r3, #3
 8006734:	490e      	ldr	r1, [pc, #56]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	4313      	orrs	r3, r2
 8006738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800673a:	f000 f821 	bl	8006780 <HAL_RCC_GetSysClockFreq>
 800673e:	4602      	mov	r2, r0
 8006740:	4b0b      	ldr	r3, [pc, #44]	@ (8006770 <HAL_RCC_ClockConfig+0x1bc>)
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	091b      	lsrs	r3, r3, #4
 8006746:	f003 030f 	and.w	r3, r3, #15
 800674a:	490a      	ldr	r1, [pc, #40]	@ (8006774 <HAL_RCC_ClockConfig+0x1c0>)
 800674c:	5ccb      	ldrb	r3, [r1, r3]
 800674e:	fa22 f303 	lsr.w	r3, r2, r3
 8006752:	4a09      	ldr	r2, [pc, #36]	@ (8006778 <HAL_RCC_ClockConfig+0x1c4>)
 8006754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006756:	4b09      	ldr	r3, [pc, #36]	@ (800677c <HAL_RCC_ClockConfig+0x1c8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4618      	mov	r0, r3
 800675c:	f7fc fff6 	bl	800374c <HAL_InitTick>

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	40023c00 	.word	0x40023c00
 8006770:	40023800 	.word	0x40023800
 8006774:	0800d288 	.word	0x0800d288
 8006778:	20000010 	.word	0x20000010
 800677c:	20000014 	.word	0x20000014

08006780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006784:	b094      	sub	sp, #80	@ 0x50
 8006786:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006788:	2300      	movs	r3, #0
 800678a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800678c:	2300      	movs	r3, #0
 800678e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006794:	2300      	movs	r3, #0
 8006796:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006798:	4b79      	ldr	r3, [pc, #484]	@ (8006980 <HAL_RCC_GetSysClockFreq+0x200>)
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f003 030c 	and.w	r3, r3, #12
 80067a0:	2b08      	cmp	r3, #8
 80067a2:	d00d      	beq.n	80067c0 <HAL_RCC_GetSysClockFreq+0x40>
 80067a4:	2b08      	cmp	r3, #8
 80067a6:	f200 80e1 	bhi.w	800696c <HAL_RCC_GetSysClockFreq+0x1ec>
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d002      	beq.n	80067b4 <HAL_RCC_GetSysClockFreq+0x34>
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d003      	beq.n	80067ba <HAL_RCC_GetSysClockFreq+0x3a>
 80067b2:	e0db      	b.n	800696c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067b4:	4b73      	ldr	r3, [pc, #460]	@ (8006984 <HAL_RCC_GetSysClockFreq+0x204>)
 80067b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067b8:	e0db      	b.n	8006972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067ba:	4b73      	ldr	r3, [pc, #460]	@ (8006988 <HAL_RCC_GetSysClockFreq+0x208>)
 80067bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067be:	e0d8      	b.n	8006972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006980 <HAL_RCC_GetSysClockFreq+0x200>)
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067ca:	4b6d      	ldr	r3, [pc, #436]	@ (8006980 <HAL_RCC_GetSysClockFreq+0x200>)
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d063      	beq.n	800689e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067d6:	4b6a      	ldr	r3, [pc, #424]	@ (8006980 <HAL_RCC_GetSysClockFreq+0x200>)
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	099b      	lsrs	r3, r3, #6
 80067dc:	2200      	movs	r2, #0
 80067de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80067e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80067ea:	2300      	movs	r3, #0
 80067ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80067f2:	4622      	mov	r2, r4
 80067f4:	462b      	mov	r3, r5
 80067f6:	f04f 0000 	mov.w	r0, #0
 80067fa:	f04f 0100 	mov.w	r1, #0
 80067fe:	0159      	lsls	r1, r3, #5
 8006800:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006804:	0150      	lsls	r0, r2, #5
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	4621      	mov	r1, r4
 800680c:	1a51      	subs	r1, r2, r1
 800680e:	6139      	str	r1, [r7, #16]
 8006810:	4629      	mov	r1, r5
 8006812:	eb63 0301 	sbc.w	r3, r3, r1
 8006816:	617b      	str	r3, [r7, #20]
 8006818:	f04f 0200 	mov.w	r2, #0
 800681c:	f04f 0300 	mov.w	r3, #0
 8006820:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006824:	4659      	mov	r1, fp
 8006826:	018b      	lsls	r3, r1, #6
 8006828:	4651      	mov	r1, sl
 800682a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800682e:	4651      	mov	r1, sl
 8006830:	018a      	lsls	r2, r1, #6
 8006832:	4651      	mov	r1, sl
 8006834:	ebb2 0801 	subs.w	r8, r2, r1
 8006838:	4659      	mov	r1, fp
 800683a:	eb63 0901 	sbc.w	r9, r3, r1
 800683e:	f04f 0200 	mov.w	r2, #0
 8006842:	f04f 0300 	mov.w	r3, #0
 8006846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800684a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800684e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006852:	4690      	mov	r8, r2
 8006854:	4699      	mov	r9, r3
 8006856:	4623      	mov	r3, r4
 8006858:	eb18 0303 	adds.w	r3, r8, r3
 800685c:	60bb      	str	r3, [r7, #8]
 800685e:	462b      	mov	r3, r5
 8006860:	eb49 0303 	adc.w	r3, r9, r3
 8006864:	60fb      	str	r3, [r7, #12]
 8006866:	f04f 0200 	mov.w	r2, #0
 800686a:	f04f 0300 	mov.w	r3, #0
 800686e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006872:	4629      	mov	r1, r5
 8006874:	024b      	lsls	r3, r1, #9
 8006876:	4621      	mov	r1, r4
 8006878:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800687c:	4621      	mov	r1, r4
 800687e:	024a      	lsls	r2, r1, #9
 8006880:	4610      	mov	r0, r2
 8006882:	4619      	mov	r1, r3
 8006884:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006886:	2200      	movs	r2, #0
 8006888:	62bb      	str	r3, [r7, #40]	@ 0x28
 800688a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800688c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006890:	f7fa f994 	bl	8000bbc <__aeabi_uldivmod>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4613      	mov	r3, r2
 800689a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800689c:	e058      	b.n	8006950 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800689e:	4b38      	ldr	r3, [pc, #224]	@ (8006980 <HAL_RCC_GetSysClockFreq+0x200>)
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	099b      	lsrs	r3, r3, #6
 80068a4:	2200      	movs	r2, #0
 80068a6:	4618      	mov	r0, r3
 80068a8:	4611      	mov	r1, r2
 80068aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80068ae:	623b      	str	r3, [r7, #32]
 80068b0:	2300      	movs	r3, #0
 80068b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80068b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80068b8:	4642      	mov	r2, r8
 80068ba:	464b      	mov	r3, r9
 80068bc:	f04f 0000 	mov.w	r0, #0
 80068c0:	f04f 0100 	mov.w	r1, #0
 80068c4:	0159      	lsls	r1, r3, #5
 80068c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068ca:	0150      	lsls	r0, r2, #5
 80068cc:	4602      	mov	r2, r0
 80068ce:	460b      	mov	r3, r1
 80068d0:	4641      	mov	r1, r8
 80068d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80068d6:	4649      	mov	r1, r9
 80068d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80068dc:	f04f 0200 	mov.w	r2, #0
 80068e0:	f04f 0300 	mov.w	r3, #0
 80068e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80068e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80068ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80068f0:	ebb2 040a 	subs.w	r4, r2, sl
 80068f4:	eb63 050b 	sbc.w	r5, r3, fp
 80068f8:	f04f 0200 	mov.w	r2, #0
 80068fc:	f04f 0300 	mov.w	r3, #0
 8006900:	00eb      	lsls	r3, r5, #3
 8006902:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006906:	00e2      	lsls	r2, r4, #3
 8006908:	4614      	mov	r4, r2
 800690a:	461d      	mov	r5, r3
 800690c:	4643      	mov	r3, r8
 800690e:	18e3      	adds	r3, r4, r3
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	464b      	mov	r3, r9
 8006914:	eb45 0303 	adc.w	r3, r5, r3
 8006918:	607b      	str	r3, [r7, #4]
 800691a:	f04f 0200 	mov.w	r2, #0
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006926:	4629      	mov	r1, r5
 8006928:	028b      	lsls	r3, r1, #10
 800692a:	4621      	mov	r1, r4
 800692c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006930:	4621      	mov	r1, r4
 8006932:	028a      	lsls	r2, r1, #10
 8006934:	4610      	mov	r0, r2
 8006936:	4619      	mov	r1, r3
 8006938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800693a:	2200      	movs	r2, #0
 800693c:	61bb      	str	r3, [r7, #24]
 800693e:	61fa      	str	r2, [r7, #28]
 8006940:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006944:	f7fa f93a 	bl	8000bbc <__aeabi_uldivmod>
 8006948:	4602      	mov	r2, r0
 800694a:	460b      	mov	r3, r1
 800694c:	4613      	mov	r3, r2
 800694e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006950:	4b0b      	ldr	r3, [pc, #44]	@ (8006980 <HAL_RCC_GetSysClockFreq+0x200>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	0c1b      	lsrs	r3, r3, #16
 8006956:	f003 0303 	and.w	r3, r3, #3
 800695a:	3301      	adds	r3, #1
 800695c:	005b      	lsls	r3, r3, #1
 800695e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006960:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006964:	fbb2 f3f3 	udiv	r3, r2, r3
 8006968:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800696a:	e002      	b.n	8006972 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800696c:	4b05      	ldr	r3, [pc, #20]	@ (8006984 <HAL_RCC_GetSysClockFreq+0x204>)
 800696e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006970:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006974:	4618      	mov	r0, r3
 8006976:	3750      	adds	r7, #80	@ 0x50
 8006978:	46bd      	mov	sp, r7
 800697a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800697e:	bf00      	nop
 8006980:	40023800 	.word	0x40023800
 8006984:	00f42400 	.word	0x00f42400
 8006988:	007a1200 	.word	0x007a1200

0800698c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800698c:	b480      	push	{r7}
 800698e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006990:	4b03      	ldr	r3, [pc, #12]	@ (80069a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006992:	681b      	ldr	r3, [r3, #0]
}
 8006994:	4618      	mov	r0, r3
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	20000010 	.word	0x20000010

080069a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069a8:	f7ff fff0 	bl	800698c <HAL_RCC_GetHCLKFreq>
 80069ac:	4602      	mov	r2, r0
 80069ae:	4b05      	ldr	r3, [pc, #20]	@ (80069c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	0a9b      	lsrs	r3, r3, #10
 80069b4:	f003 0307 	and.w	r3, r3, #7
 80069b8:	4903      	ldr	r1, [pc, #12]	@ (80069c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069ba:	5ccb      	ldrb	r3, [r1, r3]
 80069bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	40023800 	.word	0x40023800
 80069c8:	0800d298 	.word	0x0800d298

080069cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069d0:	f7ff ffdc 	bl	800698c <HAL_RCC_GetHCLKFreq>
 80069d4:	4602      	mov	r2, r0
 80069d6:	4b05      	ldr	r3, [pc, #20]	@ (80069ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	0b5b      	lsrs	r3, r3, #13
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	4903      	ldr	r1, [pc, #12]	@ (80069f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069e2:	5ccb      	ldrb	r3, [r1, r3]
 80069e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40023800 	.word	0x40023800
 80069f0:	0800d298 	.word	0x0800d298

080069f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e07b      	b.n	8006afe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d108      	bne.n	8006a20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a16:	d009      	beq.n	8006a2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	61da      	str	r2, [r3, #28]
 8006a1e:	e005      	b.n	8006a2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d106      	bne.n	8006a4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7fc fab4 	bl	8002fb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2202      	movs	r2, #2
 8006a50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006a74:	431a      	orrs	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	f003 0301 	and.w	r3, r3, #1
 8006a92:	431a      	orrs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	699b      	ldr	r3, [r3, #24]
 8006a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a9c:	431a      	orrs	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a1b      	ldr	r3, [r3, #32]
 8006aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ab0:	ea42 0103 	orr.w	r1, r2, r3
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	0c1b      	lsrs	r3, r3, #16
 8006aca:	f003 0104 	and.w	r1, r3, #4
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad2:	f003 0210 	and.w	r2, r3, #16
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69da      	ldr	r2, [r3, #28]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006aec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3708      	adds	r7, #8
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b088      	sub	sp, #32
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	60f8      	str	r0, [r7, #12]
 8006b0e:	60b9      	str	r1, [r7, #8]
 8006b10:	603b      	str	r3, [r7, #0]
 8006b12:	4613      	mov	r3, r2
 8006b14:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b16:	f7fc fe5d 	bl	80037d4 <HAL_GetTick>
 8006b1a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006b1c:	88fb      	ldrh	r3, [r7, #6]
 8006b1e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d001      	beq.n	8006b30 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e12a      	b.n	8006d86 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d002      	beq.n	8006b3c <HAL_SPI_Transmit+0x36>
 8006b36:	88fb      	ldrh	r3, [r7, #6]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e122      	b.n	8006d86 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d101      	bne.n	8006b4e <HAL_SPI_Transmit+0x48>
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	e11b      	b.n	8006d86 <HAL_SPI_Transmit+0x280>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2203      	movs	r2, #3
 8006b5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	88fa      	ldrh	r2, [r7, #6]
 8006b6e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	88fa      	ldrh	r2, [r7, #6]
 8006b74:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2200      	movs	r2, #0
 8006b92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b9c:	d10f      	bne.n	8006bbe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bc8:	2b40      	cmp	r3, #64	@ 0x40
 8006bca:	d007      	beq.n	8006bdc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006be4:	d152      	bne.n	8006c8c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d002      	beq.n	8006bf4 <HAL_SPI_Transmit+0xee>
 8006bee:	8b7b      	ldrh	r3, [r7, #26]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d145      	bne.n	8006c80 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf8:	881a      	ldrh	r2, [r3, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c04:	1c9a      	adds	r2, r3, #2
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	3b01      	subs	r3, #1
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c18:	e032      	b.n	8006c80 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	f003 0302 	and.w	r3, r3, #2
 8006c24:	2b02      	cmp	r3, #2
 8006c26:	d112      	bne.n	8006c4e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c2c:	881a      	ldrh	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c38:	1c9a      	adds	r2, r3, #2
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	3b01      	subs	r3, #1
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006c4c:	e018      	b.n	8006c80 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c4e:	f7fc fdc1 	bl	80037d4 <HAL_GetTick>
 8006c52:	4602      	mov	r2, r0
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d803      	bhi.n	8006c66 <HAL_SPI_Transmit+0x160>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c64:	d102      	bne.n	8006c6c <HAL_SPI_Transmit+0x166>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d109      	bne.n	8006c80 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e082      	b.n	8006d86 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1c7      	bne.n	8006c1a <HAL_SPI_Transmit+0x114>
 8006c8a:	e053      	b.n	8006d34 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <HAL_SPI_Transmit+0x194>
 8006c94:	8b7b      	ldrh	r3, [r7, #26]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d147      	bne.n	8006d2a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	330c      	adds	r3, #12
 8006ca4:	7812      	ldrb	r2, [r2, #0]
 8006ca6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cac:	1c5a      	adds	r2, r3, #1
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006cc0:	e033      	b.n	8006d2a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f003 0302 	and.w	r3, r3, #2
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d113      	bne.n	8006cf8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	330c      	adds	r3, #12
 8006cda:	7812      	ldrb	r2, [r2, #0]
 8006cdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006cf6:	e018      	b.n	8006d2a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cf8:	f7fc fd6c 	bl	80037d4 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d803      	bhi.n	8006d10 <HAL_SPI_Transmit+0x20a>
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0e:	d102      	bne.n	8006d16 <HAL_SPI_Transmit+0x210>
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d109      	bne.n	8006d2a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e02d      	b.n	8006d86 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1c6      	bne.n	8006cc2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d34:	69fa      	ldr	r2, [r7, #28]
 8006d36:	6839      	ldr	r1, [r7, #0]
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 fbd9 	bl	80074f0 <SPI_EndRxTxTransaction>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2220      	movs	r2, #32
 8006d48:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10a      	bne.n	8006d68 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e000      	b.n	8006d86 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006d84:	2300      	movs	r3, #0
  }
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3720      	adds	r7, #32
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b088      	sub	sp, #32
 8006d92:	af02      	add	r7, sp, #8
 8006d94:	60f8      	str	r0, [r7, #12]
 8006d96:	60b9      	str	r1, [r7, #8]
 8006d98:	603b      	str	r3, [r7, #0]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d001      	beq.n	8006dae <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006daa:	2302      	movs	r3, #2
 8006dac:	e104      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006db6:	d112      	bne.n	8006dde <HAL_SPI_Receive+0x50>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10e      	bne.n	8006dde <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2204      	movs	r2, #4
 8006dc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006dc8:	88fa      	ldrh	r2, [r7, #6]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	68b9      	ldr	r1, [r7, #8]
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f000 f8f3 	bl	8006fc0 <HAL_SPI_TransmitReceive>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	e0ec      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dde:	f7fc fcf9 	bl	80037d4 <HAL_GetTick>
 8006de2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d002      	beq.n	8006df0 <HAL_SPI_Receive+0x62>
 8006dea:	88fb      	ldrh	r3, [r7, #6]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e0e1      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d101      	bne.n	8006e02 <HAL_SPI_Receive+0x74>
 8006dfe:	2302      	movs	r3, #2
 8006e00:	e0da      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2204      	movs	r2, #4
 8006e0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	68ba      	ldr	r2, [r7, #8]
 8006e1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	88fa      	ldrh	r2, [r7, #6]
 8006e22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	88fa      	ldrh	r2, [r7, #6]
 8006e28:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e50:	d10f      	bne.n	8006e72 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e70:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e7c:	2b40      	cmp	r3, #64	@ 0x40
 8006e7e:	d007      	beq.n	8006e90 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e8e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d170      	bne.n	8006f7a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006e98:	e035      	b.n	8006f06 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 0301 	and.w	r3, r3, #1
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d115      	bne.n	8006ed4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f103 020c 	add.w	r2, r3, #12
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb4:	7812      	ldrb	r2, [r2, #0]
 8006eb6:	b2d2      	uxtb	r2, r2
 8006eb8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ed2:	e018      	b.n	8006f06 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ed4:	f7fc fc7e 	bl	80037d4 <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d803      	bhi.n	8006eec <HAL_SPI_Receive+0x15e>
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eea:	d102      	bne.n	8006ef2 <HAL_SPI_Receive+0x164>
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d109      	bne.n	8006f06 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e058      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d1c4      	bne.n	8006e9a <HAL_SPI_Receive+0x10c>
 8006f10:	e038      	b.n	8006f84 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	f003 0301 	and.w	r3, r3, #1
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d113      	bne.n	8006f48 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68da      	ldr	r2, [r3, #12]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2a:	b292      	uxth	r2, r2
 8006f2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f32:	1c9a      	adds	r2, r3, #2
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f46:	e018      	b.n	8006f7a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f48:	f7fc fc44 	bl	80037d4 <HAL_GetTick>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d803      	bhi.n	8006f60 <HAL_SPI_Receive+0x1d2>
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5e:	d102      	bne.n	8006f66 <HAL_SPI_Receive+0x1d8>
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d109      	bne.n	8006f7a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e01e      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1c6      	bne.n	8006f12 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	6839      	ldr	r1, [r7, #0]
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 fa4b 	bl	8007424 <SPI_EndRxTransaction>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d002      	beq.n	8006f9a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2220      	movs	r2, #32
 8006f98:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
  }
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3718      	adds	r7, #24
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b08a      	sub	sp, #40	@ 0x28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
 8006fcc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006fd2:	f7fc fbff 	bl	80037d4 <HAL_GetTick>
 8006fd6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006fde:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006fe6:	887b      	ldrh	r3, [r7, #2]
 8006fe8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006fea:	7ffb      	ldrb	r3, [r7, #31]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d00c      	beq.n	800700a <HAL_SPI_TransmitReceive+0x4a>
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ff6:	d106      	bne.n	8007006 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d102      	bne.n	8007006 <HAL_SPI_TransmitReceive+0x46>
 8007000:	7ffb      	ldrb	r3, [r7, #31]
 8007002:	2b04      	cmp	r3, #4
 8007004:	d001      	beq.n	800700a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007006:	2302      	movs	r3, #2
 8007008:	e17f      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d005      	beq.n	800701c <HAL_SPI_TransmitReceive+0x5c>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d002      	beq.n	800701c <HAL_SPI_TransmitReceive+0x5c>
 8007016:	887b      	ldrh	r3, [r7, #2]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800701c:	2301      	movs	r3, #1
 800701e:	e174      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007026:	2b01      	cmp	r3, #1
 8007028:	d101      	bne.n	800702e <HAL_SPI_TransmitReceive+0x6e>
 800702a:	2302      	movs	r3, #2
 800702c:	e16d      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800703c:	b2db      	uxtb	r3, r3
 800703e:	2b04      	cmp	r3, #4
 8007040:	d003      	beq.n	800704a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2205      	movs	r2, #5
 8007046:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	887a      	ldrh	r2, [r7, #2]
 800705a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	887a      	ldrh	r2, [r7, #2]
 8007060:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	887a      	ldrh	r2, [r7, #2]
 800706c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	887a      	ldrh	r2, [r7, #2]
 8007072:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708a:	2b40      	cmp	r3, #64	@ 0x40
 800708c:	d007      	beq.n	800709e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800709c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070a6:	d17e      	bne.n	80071a6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <HAL_SPI_TransmitReceive+0xf6>
 80070b0:	8afb      	ldrh	r3, [r7, #22]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d16c      	bne.n	8007190 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ba:	881a      	ldrh	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c6:	1c9a      	adds	r2, r3, #2
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	3b01      	subs	r3, #1
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070da:	e059      	b.n	8007190 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f003 0302 	and.w	r3, r3, #2
 80070e6:	2b02      	cmp	r3, #2
 80070e8:	d11b      	bne.n	8007122 <HAL_SPI_TransmitReceive+0x162>
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d016      	beq.n	8007122 <HAL_SPI_TransmitReceive+0x162>
 80070f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d113      	bne.n	8007122 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070fe:	881a      	ldrh	r2, [r3, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800710a:	1c9a      	adds	r2, r3, #2
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007114:	b29b      	uxth	r3, r3
 8007116:	3b01      	subs	r3, #1
 8007118:	b29a      	uxth	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800711e:	2300      	movs	r3, #0
 8007120:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f003 0301 	and.w	r3, r3, #1
 800712c:	2b01      	cmp	r3, #1
 800712e:	d119      	bne.n	8007164 <HAL_SPI_TransmitReceive+0x1a4>
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007134:	b29b      	uxth	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d014      	beq.n	8007164 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68da      	ldr	r2, [r3, #12]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007144:	b292      	uxth	r2, r2
 8007146:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800714c:	1c9a      	adds	r2, r3, #2
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007156:	b29b      	uxth	r3, r3
 8007158:	3b01      	subs	r3, #1
 800715a:	b29a      	uxth	r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007160:	2301      	movs	r3, #1
 8007162:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007164:	f7fc fb36 	bl	80037d4 <HAL_GetTick>
 8007168:	4602      	mov	r2, r0
 800716a:	6a3b      	ldr	r3, [r7, #32]
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007170:	429a      	cmp	r2, r3
 8007172:	d80d      	bhi.n	8007190 <HAL_SPI_TransmitReceive+0x1d0>
 8007174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800717a:	d009      	beq.n	8007190 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e0bc      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007194:	b29b      	uxth	r3, r3
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1a0      	bne.n	80070dc <HAL_SPI_TransmitReceive+0x11c>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800719e:	b29b      	uxth	r3, r3
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d19b      	bne.n	80070dc <HAL_SPI_TransmitReceive+0x11c>
 80071a4:	e082      	b.n	80072ac <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d002      	beq.n	80071b4 <HAL_SPI_TransmitReceive+0x1f4>
 80071ae:	8afb      	ldrh	r3, [r7, #22]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d171      	bne.n	8007298 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	330c      	adds	r3, #12
 80071be:	7812      	ldrb	r2, [r2, #0]
 80071c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c6:	1c5a      	adds	r2, r3, #1
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	3b01      	subs	r3, #1
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071da:	e05d      	b.n	8007298 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f003 0302 	and.w	r3, r3, #2
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	d11c      	bne.n	8007224 <HAL_SPI_TransmitReceive+0x264>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d017      	beq.n	8007224 <HAL_SPI_TransmitReceive+0x264>
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d114      	bne.n	8007224 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	330c      	adds	r3, #12
 8007204:	7812      	ldrb	r2, [r2, #0]
 8007206:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007216:	b29b      	uxth	r3, r3
 8007218:	3b01      	subs	r3, #1
 800721a:	b29a      	uxth	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b01      	cmp	r3, #1
 8007230:	d119      	bne.n	8007266 <HAL_SPI_TransmitReceive+0x2a6>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007236:	b29b      	uxth	r3, r3
 8007238:	2b00      	cmp	r3, #0
 800723a:	d014      	beq.n	8007266 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68da      	ldr	r2, [r3, #12]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007246:	b2d2      	uxtb	r2, r2
 8007248:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724e:	1c5a      	adds	r2, r3, #1
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007258:	b29b      	uxth	r3, r3
 800725a:	3b01      	subs	r3, #1
 800725c:	b29a      	uxth	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007262:	2301      	movs	r3, #1
 8007264:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007266:	f7fc fab5 	bl	80037d4 <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	6a3b      	ldr	r3, [r7, #32]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007272:	429a      	cmp	r2, r3
 8007274:	d803      	bhi.n	800727e <HAL_SPI_TransmitReceive+0x2be>
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800727c:	d102      	bne.n	8007284 <HAL_SPI_TransmitReceive+0x2c4>
 800727e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007280:	2b00      	cmp	r3, #0
 8007282:	d109      	bne.n	8007298 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007294:	2303      	movs	r3, #3
 8007296:	e038      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800729c:	b29b      	uxth	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d19c      	bne.n	80071dc <HAL_SPI_TransmitReceive+0x21c>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d197      	bne.n	80071dc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072ac:	6a3a      	ldr	r2, [r7, #32]
 80072ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f000 f91d 	bl	80074f0 <SPI_EndRxTxTransaction>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d008      	beq.n	80072ce <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2220      	movs	r2, #32
 80072c0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e01d      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10a      	bne.n	80072ec <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072d6:	2300      	movs	r3, #0
 80072d8:	613b      	str	r3, [r7, #16]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007300:	2b00      	cmp	r3, #0
 8007302:	d001      	beq.n	8007308 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e000      	b.n	800730a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007308:	2300      	movs	r3, #0
  }
}
 800730a:	4618      	mov	r0, r3
 800730c:	3728      	adds	r7, #40	@ 0x28
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
	...

08007314 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b088      	sub	sp, #32
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	4613      	mov	r3, r2
 8007322:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007324:	f7fc fa56 	bl	80037d4 <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732c:	1a9b      	subs	r3, r3, r2
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	4413      	add	r3, r2
 8007332:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007334:	f7fc fa4e 	bl	80037d4 <HAL_GetTick>
 8007338:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800733a:	4b39      	ldr	r3, [pc, #228]	@ (8007420 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	015b      	lsls	r3, r3, #5
 8007340:	0d1b      	lsrs	r3, r3, #20
 8007342:	69fa      	ldr	r2, [r7, #28]
 8007344:	fb02 f303 	mul.w	r3, r2, r3
 8007348:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800734a:	e054      	b.n	80073f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007352:	d050      	beq.n	80073f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007354:	f7fc fa3e 	bl	80037d4 <HAL_GetTick>
 8007358:	4602      	mov	r2, r0
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	429a      	cmp	r2, r3
 8007362:	d902      	bls.n	800736a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d13d      	bne.n	80073e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	685a      	ldr	r2, [r3, #4]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007378:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007382:	d111      	bne.n	80073a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800738c:	d004      	beq.n	8007398 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007396:	d107      	bne.n	80073a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073b0:	d10f      	bne.n	80073d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80073c0:	601a      	str	r2, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80073d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e017      	b.n	8007416 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d101      	bne.n	80073f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073ec:	2300      	movs	r3, #0
 80073ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	689a      	ldr	r2, [r3, #8]
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	4013      	ands	r3, r2
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	429a      	cmp	r2, r3
 8007404:	bf0c      	ite	eq
 8007406:	2301      	moveq	r3, #1
 8007408:	2300      	movne	r3, #0
 800740a:	b2db      	uxtb	r3, r3
 800740c:	461a      	mov	r2, r3
 800740e:	79fb      	ldrb	r3, [r7, #7]
 8007410:	429a      	cmp	r2, r3
 8007412:	d19b      	bne.n	800734c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	3720      	adds	r7, #32
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000010 	.word	0x20000010

08007424 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b086      	sub	sp, #24
 8007428:	af02      	add	r7, sp, #8
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007438:	d111      	bne.n	800745e <SPI_EndRxTransaction+0x3a>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007442:	d004      	beq.n	800744e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800744c:	d107      	bne.n	800745e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800745c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007466:	d12a      	bne.n	80074be <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007470:	d012      	beq.n	8007498 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	2200      	movs	r2, #0
 800747a:	2180      	movs	r1, #128	@ 0x80
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f7ff ff49 	bl	8007314 <SPI_WaitFlagStateUntilTimeout>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d02d      	beq.n	80074e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800748c:	f043 0220 	orr.w	r2, r3, #32
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e026      	b.n	80074e6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2200      	movs	r2, #0
 80074a0:	2101      	movs	r1, #1
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	f7ff ff36 	bl	8007314 <SPI_WaitFlagStateUntilTimeout>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d01a      	beq.n	80074e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074b2:	f043 0220 	orr.w	r2, r3, #32
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e013      	b.n	80074e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2200      	movs	r2, #0
 80074c6:	2101      	movs	r1, #1
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f7ff ff23 	bl	8007314 <SPI_WaitFlagStateUntilTimeout>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d007      	beq.n	80074e4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d8:	f043 0220 	orr.w	r2, r3, #32
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e000      	b.n	80074e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
	...

080074f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b088      	sub	sp, #32
 80074f4:	af02      	add	r7, sp, #8
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	2201      	movs	r2, #1
 8007504:	2102      	movs	r1, #2
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f7ff ff04 	bl	8007314 <SPI_WaitFlagStateUntilTimeout>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d007      	beq.n	8007522 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007516:	f043 0220 	orr.w	r2, r3, #32
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e032      	b.n	8007588 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007522:	4b1b      	ldr	r3, [pc, #108]	@ (8007590 <SPI_EndRxTxTransaction+0xa0>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a1b      	ldr	r2, [pc, #108]	@ (8007594 <SPI_EndRxTxTransaction+0xa4>)
 8007528:	fba2 2303 	umull	r2, r3, r2, r3
 800752c:	0d5b      	lsrs	r3, r3, #21
 800752e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007532:	fb02 f303 	mul.w	r3, r2, r3
 8007536:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007540:	d112      	bne.n	8007568 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	2200      	movs	r2, #0
 800754a:	2180      	movs	r1, #128	@ 0x80
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f7ff fee1 	bl	8007314 <SPI_WaitFlagStateUntilTimeout>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d016      	beq.n	8007586 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800755c:	f043 0220 	orr.w	r2, r3, #32
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007564:	2303      	movs	r3, #3
 8007566:	e00f      	b.n	8007588 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	3b01      	subs	r3, #1
 8007572:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800757e:	2b80      	cmp	r3, #128	@ 0x80
 8007580:	d0f2      	beq.n	8007568 <SPI_EndRxTxTransaction+0x78>
 8007582:	e000      	b.n	8007586 <SPI_EndRxTxTransaction+0x96>
        break;
 8007584:	bf00      	nop
  }

  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3718      	adds	r7, #24
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	20000010 	.word	0x20000010
 8007594:	165e9f81 	.word	0x165e9f81

08007598 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e038      	b.n	8007620 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d106      	bne.n	80075c8 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f7fa f936 	bl	8001834 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	3308      	adds	r3, #8
 80075d0:	4619      	mov	r1, r3
 80075d2:	4610      	mov	r0, r2
 80075d4:	f002 f8ae 	bl	8009734 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	461a      	mov	r2, r3
 80075e2:	68b9      	ldr	r1, [r7, #8]
 80075e4:	f002 f910 	bl	8009808 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6858      	ldr	r0, [r3, #4]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689a      	ldr	r2, [r3, #8]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f4:	6879      	ldr	r1, [r7, #4]
 80075f6:	f002 f93d 	bl	8009874 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	6892      	ldr	r2, [r2, #8]
 8007602:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	6892      	ldr	r2, [r2, #8]
 800760e:	f041 0101 	orr.w	r1, r1, #1
 8007612:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2201      	movs	r2, #1
 800761a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 800761e:	2300      	movs	r3, #0
}
 8007620:	4618      	mov	r0, r3
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d101      	bne.n	800763a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e041      	b.n	80076be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007640:	b2db      	uxtb	r3, r3
 8007642:	2b00      	cmp	r3, #0
 8007644:	d106      	bne.n	8007654 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f7fb fe50 	bl	80032f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2202      	movs	r2, #2
 8007658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	3304      	adds	r3, #4
 8007664:	4619      	mov	r1, r3
 8007666:	4610      	mov	r0, r2
 8007668:	f000 fc62 	bl	8007f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
	...

080076c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b085      	sub	sp, #20
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d001      	beq.n	80076e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e04e      	b.n	800777e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2202      	movs	r2, #2
 80076e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68da      	ldr	r2, [r3, #12]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f042 0201 	orr.w	r2, r2, #1
 80076f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a23      	ldr	r2, [pc, #140]	@ (800778c <HAL_TIM_Base_Start_IT+0xc4>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d022      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800770a:	d01d      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a1f      	ldr	r2, [pc, #124]	@ (8007790 <HAL_TIM_Base_Start_IT+0xc8>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d018      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a1e      	ldr	r2, [pc, #120]	@ (8007794 <HAL_TIM_Base_Start_IT+0xcc>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d013      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a1c      	ldr	r2, [pc, #112]	@ (8007798 <HAL_TIM_Base_Start_IT+0xd0>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d00e      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a1b      	ldr	r2, [pc, #108]	@ (800779c <HAL_TIM_Base_Start_IT+0xd4>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d009      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a19      	ldr	r2, [pc, #100]	@ (80077a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d004      	beq.n	8007748 <HAL_TIM_Base_Start_IT+0x80>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a18      	ldr	r2, [pc, #96]	@ (80077a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d111      	bne.n	800776c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f003 0307 	and.w	r3, r3, #7
 8007752:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2b06      	cmp	r3, #6
 8007758:	d010      	beq.n	800777c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f042 0201 	orr.w	r2, r2, #1
 8007768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800776a:	e007      	b.n	800777c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f042 0201 	orr.w	r2, r2, #1
 800777a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	40010000 	.word	0x40010000
 8007790:	40000400 	.word	0x40000400
 8007794:	40000800 	.word	0x40000800
 8007798:	40000c00 	.word	0x40000c00
 800779c:	40010400 	.word	0x40010400
 80077a0:	40014000 	.word	0x40014000
 80077a4:	40001800 	.word	0x40001800

080077a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e041      	b.n	800783e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d106      	bne.n	80077d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f839 	bl	8007846 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2202      	movs	r2, #2
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	3304      	adds	r3, #4
 80077e4:	4619      	mov	r1, r3
 80077e6:	4610      	mov	r0, r2
 80077e8:	f000 fba2 	bl	8007f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3708      	adds	r7, #8
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007846:	b480      	push	{r7}
 8007848:	b083      	sub	sp, #12
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800784e:	bf00      	nop
 8007850:	370c      	adds	r7, #12
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d109      	bne.n	8007880 <HAL_TIM_PWM_Start+0x24>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007872:	b2db      	uxtb	r3, r3
 8007874:	2b01      	cmp	r3, #1
 8007876:	bf14      	ite	ne
 8007878:	2301      	movne	r3, #1
 800787a:	2300      	moveq	r3, #0
 800787c:	b2db      	uxtb	r3, r3
 800787e:	e022      	b.n	80078c6 <HAL_TIM_PWM_Start+0x6a>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b04      	cmp	r3, #4
 8007884:	d109      	bne.n	800789a <HAL_TIM_PWM_Start+0x3e>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800788c:	b2db      	uxtb	r3, r3
 800788e:	2b01      	cmp	r3, #1
 8007890:	bf14      	ite	ne
 8007892:	2301      	movne	r3, #1
 8007894:	2300      	moveq	r3, #0
 8007896:	b2db      	uxtb	r3, r3
 8007898:	e015      	b.n	80078c6 <HAL_TIM_PWM_Start+0x6a>
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	2b08      	cmp	r3, #8
 800789e:	d109      	bne.n	80078b4 <HAL_TIM_PWM_Start+0x58>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	bf14      	ite	ne
 80078ac:	2301      	movne	r3, #1
 80078ae:	2300      	moveq	r3, #0
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	e008      	b.n	80078c6 <HAL_TIM_PWM_Start+0x6a>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b01      	cmp	r3, #1
 80078be:	bf14      	ite	ne
 80078c0:	2301      	movne	r3, #1
 80078c2:	2300      	moveq	r3, #0
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d001      	beq.n	80078ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e07c      	b.n	80079c8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d104      	bne.n	80078de <HAL_TIM_PWM_Start+0x82>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2202      	movs	r2, #2
 80078d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078dc:	e013      	b.n	8007906 <HAL_TIM_PWM_Start+0xaa>
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b04      	cmp	r3, #4
 80078e2:	d104      	bne.n	80078ee <HAL_TIM_PWM_Start+0x92>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2202      	movs	r2, #2
 80078e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078ec:	e00b      	b.n	8007906 <HAL_TIM_PWM_Start+0xaa>
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b08      	cmp	r3, #8
 80078f2:	d104      	bne.n	80078fe <HAL_TIM_PWM_Start+0xa2>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2202      	movs	r2, #2
 80078f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078fc:	e003      	b.n	8007906 <HAL_TIM_PWM_Start+0xaa>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2202      	movs	r2, #2
 8007902:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2201      	movs	r2, #1
 800790c:	6839      	ldr	r1, [r7, #0]
 800790e:	4618      	mov	r0, r3
 8007910:	f000 fe04 	bl	800851c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a2d      	ldr	r2, [pc, #180]	@ (80079d0 <HAL_TIM_PWM_Start+0x174>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d004      	beq.n	8007928 <HAL_TIM_PWM_Start+0xcc>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a2c      	ldr	r2, [pc, #176]	@ (80079d4 <HAL_TIM_PWM_Start+0x178>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d101      	bne.n	800792c <HAL_TIM_PWM_Start+0xd0>
 8007928:	2301      	movs	r3, #1
 800792a:	e000      	b.n	800792e <HAL_TIM_PWM_Start+0xd2>
 800792c:	2300      	movs	r3, #0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d007      	beq.n	8007942 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007940:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a22      	ldr	r2, [pc, #136]	@ (80079d0 <HAL_TIM_PWM_Start+0x174>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d022      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007954:	d01d      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a1f      	ldr	r2, [pc, #124]	@ (80079d8 <HAL_TIM_PWM_Start+0x17c>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d018      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a1d      	ldr	r2, [pc, #116]	@ (80079dc <HAL_TIM_PWM_Start+0x180>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d013      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a1c      	ldr	r2, [pc, #112]	@ (80079e0 <HAL_TIM_PWM_Start+0x184>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d00e      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a16      	ldr	r2, [pc, #88]	@ (80079d4 <HAL_TIM_PWM_Start+0x178>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d009      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a18      	ldr	r2, [pc, #96]	@ (80079e4 <HAL_TIM_PWM_Start+0x188>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d004      	beq.n	8007992 <HAL_TIM_PWM_Start+0x136>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a16      	ldr	r2, [pc, #88]	@ (80079e8 <HAL_TIM_PWM_Start+0x18c>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d111      	bne.n	80079b6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	f003 0307 	and.w	r3, r3, #7
 800799c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b06      	cmp	r3, #6
 80079a2:	d010      	beq.n	80079c6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0201 	orr.w	r2, r2, #1
 80079b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079b4:	e007      	b.n	80079c6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f042 0201 	orr.w	r2, r2, #1
 80079c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	40010000 	.word	0x40010000
 80079d4:	40010400 	.word	0x40010400
 80079d8:	40000400 	.word	0x40000400
 80079dc:	40000800 	.word	0x40000800
 80079e0:	40000c00 	.word	0x40000c00
 80079e4:	40014000 	.word	0x40014000
 80079e8:	40001800 	.word	0x40001800

080079ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	f003 0302 	and.w	r3, r3, #2
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d020      	beq.n	8007a50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f003 0302 	and.w	r3, r3, #2
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d01b      	beq.n	8007a50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f06f 0202 	mvn.w	r2, #2
 8007a20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2201      	movs	r2, #1
 8007a26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	699b      	ldr	r3, [r3, #24]
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d003      	beq.n	8007a3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 fa5b 	bl	8007ef2 <HAL_TIM_IC_CaptureCallback>
 8007a3c:	e005      	b.n	8007a4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 fa4d 	bl	8007ede <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 fa5e 	bl	8007f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f003 0304 	and.w	r3, r3, #4
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d020      	beq.n	8007a9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f003 0304 	and.w	r3, r3, #4
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d01b      	beq.n	8007a9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f06f 0204 	mvn.w	r2, #4
 8007a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2202      	movs	r2, #2
 8007a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	699b      	ldr	r3, [r3, #24]
 8007a7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d003      	beq.n	8007a8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 fa35 	bl	8007ef2 <HAL_TIM_IC_CaptureCallback>
 8007a88:	e005      	b.n	8007a96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 fa27 	bl	8007ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f000 fa38 	bl	8007f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	f003 0308 	and.w	r3, r3, #8
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d020      	beq.n	8007ae8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f003 0308 	and.w	r3, r3, #8
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d01b      	beq.n	8007ae8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f06f 0208 	mvn.w	r2, #8
 8007ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2204      	movs	r2, #4
 8007abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	f003 0303 	and.w	r3, r3, #3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d003      	beq.n	8007ad6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fa0f 	bl	8007ef2 <HAL_TIM_IC_CaptureCallback>
 8007ad4:	e005      	b.n	8007ae2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fa01 	bl	8007ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 fa12 	bl	8007f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	f003 0310 	and.w	r3, r3, #16
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d020      	beq.n	8007b34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f003 0310 	and.w	r3, r3, #16
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01b      	beq.n	8007b34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f06f 0210 	mvn.w	r2, #16
 8007b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2208      	movs	r2, #8
 8007b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	69db      	ldr	r3, [r3, #28]
 8007b12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 f9e9 	bl	8007ef2 <HAL_TIM_IC_CaptureCallback>
 8007b20:	e005      	b.n	8007b2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 f9db 	bl	8007ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 f9ec 	bl	8007f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00c      	beq.n	8007b58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d007      	beq.n	8007b58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f06f 0201 	mvn.w	r2, #1
 8007b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f7fb f9a4 	bl	8002ea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00c      	beq.n	8007b7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d007      	beq.n	8007b7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fd7c 	bl	8008674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d00c      	beq.n	8007ba0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d007      	beq.n	8007ba0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f000 f9bd 	bl	8007f1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	f003 0320 	and.w	r3, r3, #32
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00c      	beq.n	8007bc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f003 0320 	and.w	r3, r3, #32
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d007      	beq.n	8007bc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f06f 0220 	mvn.w	r2, #32
 8007bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fd4e 	bl	8008660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007bc4:	bf00      	nop
 8007bc6:	3710      	adds	r7, #16
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d101      	bne.n	8007bea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007be6:	2302      	movs	r3, #2
 8007be8:	e0ae      	b.n	8007d48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2201      	movs	r2, #1
 8007bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2b0c      	cmp	r3, #12
 8007bf6:	f200 809f 	bhi.w	8007d38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8007c00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c00:	08007c35 	.word	0x08007c35
 8007c04:	08007d39 	.word	0x08007d39
 8007c08:	08007d39 	.word	0x08007d39
 8007c0c:	08007d39 	.word	0x08007d39
 8007c10:	08007c75 	.word	0x08007c75
 8007c14:	08007d39 	.word	0x08007d39
 8007c18:	08007d39 	.word	0x08007d39
 8007c1c:	08007d39 	.word	0x08007d39
 8007c20:	08007cb7 	.word	0x08007cb7
 8007c24:	08007d39 	.word	0x08007d39
 8007c28:	08007d39 	.word	0x08007d39
 8007c2c:	08007d39 	.word	0x08007d39
 8007c30:	08007cf7 	.word	0x08007cf7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68b9      	ldr	r1, [r7, #8]
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f000 fa24 	bl	8008088 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699a      	ldr	r2, [r3, #24]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0208 	orr.w	r2, r2, #8
 8007c4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	699a      	ldr	r2, [r3, #24]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 0204 	bic.w	r2, r2, #4
 8007c5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	6999      	ldr	r1, [r3, #24]
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	691a      	ldr	r2, [r3, #16]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	430a      	orrs	r2, r1
 8007c70:	619a      	str	r2, [r3, #24]
      break;
 8007c72:	e064      	b.n	8007d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68b9      	ldr	r1, [r7, #8]
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f000 fa74 	bl	8008168 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	699a      	ldr	r2, [r3, #24]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	699a      	ldr	r2, [r3, #24]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6999      	ldr	r1, [r3, #24]
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	021a      	lsls	r2, r3, #8
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	619a      	str	r2, [r3, #24]
      break;
 8007cb4:	e043      	b.n	8007d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68b9      	ldr	r1, [r7, #8]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f000 fac9 	bl	8008254 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69da      	ldr	r2, [r3, #28]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f042 0208 	orr.w	r2, r2, #8
 8007cd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	69da      	ldr	r2, [r3, #28]
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f022 0204 	bic.w	r2, r2, #4
 8007ce0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	69d9      	ldr	r1, [r3, #28]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	691a      	ldr	r2, [r3, #16]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	430a      	orrs	r2, r1
 8007cf2:	61da      	str	r2, [r3, #28]
      break;
 8007cf4:	e023      	b.n	8007d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68b9      	ldr	r1, [r7, #8]
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f000 fb1d 	bl	800833c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	69da      	ldr	r2, [r3, #28]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	69da      	ldr	r2, [r3, #28]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	69d9      	ldr	r1, [r3, #28]
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	021a      	lsls	r2, r3, #8
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	61da      	str	r2, [r3, #28]
      break;
 8007d36:	e002      	b.n	8007d3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	75fb      	strb	r3, [r7, #23]
      break;
 8007d3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3718      	adds	r7, #24
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d101      	bne.n	8007d6c <HAL_TIM_ConfigClockSource+0x1c>
 8007d68:	2302      	movs	r3, #2
 8007d6a:	e0b4      	b.n	8007ed6 <HAL_TIM_ConfigClockSource+0x186>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2202      	movs	r2, #2
 8007d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007da4:	d03e      	beq.n	8007e24 <HAL_TIM_ConfigClockSource+0xd4>
 8007da6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007daa:	f200 8087 	bhi.w	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007db2:	f000 8086 	beq.w	8007ec2 <HAL_TIM_ConfigClockSource+0x172>
 8007db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dba:	d87f      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007dbc:	2b70      	cmp	r3, #112	@ 0x70
 8007dbe:	d01a      	beq.n	8007df6 <HAL_TIM_ConfigClockSource+0xa6>
 8007dc0:	2b70      	cmp	r3, #112	@ 0x70
 8007dc2:	d87b      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007dc4:	2b60      	cmp	r3, #96	@ 0x60
 8007dc6:	d050      	beq.n	8007e6a <HAL_TIM_ConfigClockSource+0x11a>
 8007dc8:	2b60      	cmp	r3, #96	@ 0x60
 8007dca:	d877      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007dcc:	2b50      	cmp	r3, #80	@ 0x50
 8007dce:	d03c      	beq.n	8007e4a <HAL_TIM_ConfigClockSource+0xfa>
 8007dd0:	2b50      	cmp	r3, #80	@ 0x50
 8007dd2:	d873      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007dd4:	2b40      	cmp	r3, #64	@ 0x40
 8007dd6:	d058      	beq.n	8007e8a <HAL_TIM_ConfigClockSource+0x13a>
 8007dd8:	2b40      	cmp	r3, #64	@ 0x40
 8007dda:	d86f      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007ddc:	2b30      	cmp	r3, #48	@ 0x30
 8007dde:	d064      	beq.n	8007eaa <HAL_TIM_ConfigClockSource+0x15a>
 8007de0:	2b30      	cmp	r3, #48	@ 0x30
 8007de2:	d86b      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007de4:	2b20      	cmp	r3, #32
 8007de6:	d060      	beq.n	8007eaa <HAL_TIM_ConfigClockSource+0x15a>
 8007de8:	2b20      	cmp	r3, #32
 8007dea:	d867      	bhi.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d05c      	beq.n	8007eaa <HAL_TIM_ConfigClockSource+0x15a>
 8007df0:	2b10      	cmp	r3, #16
 8007df2:	d05a      	beq.n	8007eaa <HAL_TIM_ConfigClockSource+0x15a>
 8007df4:	e062      	b.n	8007ebc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e06:	f000 fb69 	bl	80084dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007e18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	609a      	str	r2, [r3, #8]
      break;
 8007e22:	e04f      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e34:	f000 fb52 	bl	80084dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689a      	ldr	r2, [r3, #8]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e46:	609a      	str	r2, [r3, #8]
      break;
 8007e48:	e03c      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e56:	461a      	mov	r2, r3
 8007e58:	f000 fac6 	bl	80083e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2150      	movs	r1, #80	@ 0x50
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 fb1f 	bl	80084a6 <TIM_ITRx_SetConfig>
      break;
 8007e68:	e02c      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e76:	461a      	mov	r2, r3
 8007e78:	f000 fae5 	bl	8008446 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2160      	movs	r1, #96	@ 0x60
 8007e82:	4618      	mov	r0, r3
 8007e84:	f000 fb0f 	bl	80084a6 <TIM_ITRx_SetConfig>
      break;
 8007e88:	e01c      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e96:	461a      	mov	r2, r3
 8007e98:	f000 faa6 	bl	80083e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2140      	movs	r1, #64	@ 0x40
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f000 faff 	bl	80084a6 <TIM_ITRx_SetConfig>
      break;
 8007ea8:	e00c      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	f000 faf6 	bl	80084a6 <TIM_ITRx_SetConfig>
      break;
 8007eba:	e003      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8007ec0:	e000      	b.n	8007ec4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007ec2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3710      	adds	r7, #16
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b083      	sub	sp, #12
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ee6:	bf00      	nop
 8007ee8:	370c      	adds	r7, #12
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ef2:	b480      	push	{r7}
 8007ef4:	b083      	sub	sp, #12
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007efa:	bf00      	nop
 8007efc:	370c      	adds	r7, #12
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr

08007f06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f06:	b480      	push	{r7}
 8007f08:	b083      	sub	sp, #12
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f0e:	bf00      	nop
 8007f10:	370c      	adds	r7, #12
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr

08007f1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f1a:	b480      	push	{r7}
 8007f1c:	b083      	sub	sp, #12
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f22:	bf00      	nop
 8007f24:	370c      	adds	r7, #12
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr
	...

08007f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a46      	ldr	r2, [pc, #280]	@ (800805c <TIM_Base_SetConfig+0x12c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d013      	beq.n	8007f70 <TIM_Base_SetConfig+0x40>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f4e:	d00f      	beq.n	8007f70 <TIM_Base_SetConfig+0x40>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a43      	ldr	r2, [pc, #268]	@ (8008060 <TIM_Base_SetConfig+0x130>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d00b      	beq.n	8007f70 <TIM_Base_SetConfig+0x40>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a42      	ldr	r2, [pc, #264]	@ (8008064 <TIM_Base_SetConfig+0x134>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d007      	beq.n	8007f70 <TIM_Base_SetConfig+0x40>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a41      	ldr	r2, [pc, #260]	@ (8008068 <TIM_Base_SetConfig+0x138>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d003      	beq.n	8007f70 <TIM_Base_SetConfig+0x40>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a40      	ldr	r2, [pc, #256]	@ (800806c <TIM_Base_SetConfig+0x13c>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d108      	bne.n	8007f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a35      	ldr	r2, [pc, #212]	@ (800805c <TIM_Base_SetConfig+0x12c>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d02b      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f90:	d027      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4a32      	ldr	r2, [pc, #200]	@ (8008060 <TIM_Base_SetConfig+0x130>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d023      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a31      	ldr	r2, [pc, #196]	@ (8008064 <TIM_Base_SetConfig+0x134>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d01f      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a30      	ldr	r2, [pc, #192]	@ (8008068 <TIM_Base_SetConfig+0x138>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d01b      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a2f      	ldr	r2, [pc, #188]	@ (800806c <TIM_Base_SetConfig+0x13c>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d017      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4a2e      	ldr	r2, [pc, #184]	@ (8008070 <TIM_Base_SetConfig+0x140>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d013      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	4a2d      	ldr	r2, [pc, #180]	@ (8008074 <TIM_Base_SetConfig+0x144>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d00f      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a2c      	ldr	r2, [pc, #176]	@ (8008078 <TIM_Base_SetConfig+0x148>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d00b      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	4a2b      	ldr	r2, [pc, #172]	@ (800807c <TIM_Base_SetConfig+0x14c>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d007      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a2a      	ldr	r2, [pc, #168]	@ (8008080 <TIM_Base_SetConfig+0x150>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d003      	beq.n	8007fe2 <TIM_Base_SetConfig+0xb2>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4a29      	ldr	r2, [pc, #164]	@ (8008084 <TIM_Base_SetConfig+0x154>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d108      	bne.n	8007ff4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	689a      	ldr	r2, [r3, #8]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4a10      	ldr	r2, [pc, #64]	@ (800805c <TIM_Base_SetConfig+0x12c>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d003      	beq.n	8008028 <TIM_Base_SetConfig+0xf8>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a12      	ldr	r2, [pc, #72]	@ (800806c <TIM_Base_SetConfig+0x13c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d103      	bne.n	8008030 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	691a      	ldr	r2, [r3, #16]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b01      	cmp	r3, #1
 8008040:	d105      	bne.n	800804e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	f023 0201 	bic.w	r2, r3, #1
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	611a      	str	r2, [r3, #16]
  }
}
 800804e:	bf00      	nop
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	40010000 	.word	0x40010000
 8008060:	40000400 	.word	0x40000400
 8008064:	40000800 	.word	0x40000800
 8008068:	40000c00 	.word	0x40000c00
 800806c:	40010400 	.word	0x40010400
 8008070:	40014000 	.word	0x40014000
 8008074:	40014400 	.word	0x40014400
 8008078:	40014800 	.word	0x40014800
 800807c:	40001800 	.word	0x40001800
 8008080:	40001c00 	.word	0x40001c00
 8008084:	40002000 	.word	0x40002000

08008088 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008088:	b480      	push	{r7}
 800808a:	b087      	sub	sp, #28
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6a1b      	ldr	r3, [r3, #32]
 8008096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6a1b      	ldr	r3, [r3, #32]
 800809c:	f023 0201 	bic.w	r2, r3, #1
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f023 0303 	bic.w	r3, r3, #3
 80080be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	f023 0302 	bic.w	r3, r3, #2
 80080d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	697a      	ldr	r2, [r7, #20]
 80080d8:	4313      	orrs	r3, r2
 80080da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	4a20      	ldr	r2, [pc, #128]	@ (8008160 <TIM_OC1_SetConfig+0xd8>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d003      	beq.n	80080ec <TIM_OC1_SetConfig+0x64>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	4a1f      	ldr	r2, [pc, #124]	@ (8008164 <TIM_OC1_SetConfig+0xdc>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d10c      	bne.n	8008106 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	f023 0308 	bic.w	r3, r3, #8
 80080f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f023 0304 	bic.w	r3, r3, #4
 8008104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a15      	ldr	r2, [pc, #84]	@ (8008160 <TIM_OC1_SetConfig+0xd8>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d003      	beq.n	8008116 <TIM_OC1_SetConfig+0x8e>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a14      	ldr	r2, [pc, #80]	@ (8008164 <TIM_OC1_SetConfig+0xdc>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d111      	bne.n	800813a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800811c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008124:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	4313      	orrs	r3, r2
 800812e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	699b      	ldr	r3, [r3, #24]
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	4313      	orrs	r3, r2
 8008138:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	621a      	str	r2, [r3, #32]
}
 8008154:	bf00      	nop
 8008156:	371c      	adds	r7, #28
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr
 8008160:	40010000 	.word	0x40010000
 8008164:	40010400 	.word	0x40010400

08008168 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a1b      	ldr	r3, [r3, #32]
 8008176:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	f023 0210 	bic.w	r2, r3, #16
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	699b      	ldr	r3, [r3, #24]
 800818e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800819e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	021b      	lsls	r3, r3, #8
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f023 0320 	bic.w	r3, r3, #32
 80081b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	011b      	lsls	r3, r3, #4
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a22      	ldr	r2, [pc, #136]	@ (800824c <TIM_OC2_SetConfig+0xe4>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d003      	beq.n	80081d0 <TIM_OC2_SetConfig+0x68>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4a21      	ldr	r2, [pc, #132]	@ (8008250 <TIM_OC2_SetConfig+0xe8>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d10d      	bne.n	80081ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	011b      	lsls	r3, r3, #4
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a17      	ldr	r2, [pc, #92]	@ (800824c <TIM_OC2_SetConfig+0xe4>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d003      	beq.n	80081fc <TIM_OC2_SetConfig+0x94>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a16      	ldr	r2, [pc, #88]	@ (8008250 <TIM_OC2_SetConfig+0xe8>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d113      	bne.n	8008224 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008202:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800820a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	693a      	ldr	r2, [r7, #16]
 8008214:	4313      	orrs	r3, r2
 8008216:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	699b      	ldr	r3, [r3, #24]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	693a      	ldr	r2, [r7, #16]
 8008220:	4313      	orrs	r3, r2
 8008222:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	693a      	ldr	r2, [r7, #16]
 8008228:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	621a      	str	r2, [r3, #32]
}
 800823e:	bf00      	nop
 8008240:	371c      	adds	r7, #28
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	40010000 	.word	0x40010000
 8008250:	40010400 	.word	0x40010400

08008254 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008254:	b480      	push	{r7}
 8008256:	b087      	sub	sp, #28
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a1b      	ldr	r3, [r3, #32]
 8008262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a1b      	ldr	r3, [r3, #32]
 8008268:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	69db      	ldr	r3, [r3, #28]
 800827a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f023 0303 	bic.w	r3, r3, #3
 800828a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	4313      	orrs	r3, r2
 8008294:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800829c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	021b      	lsls	r3, r3, #8
 80082a4:	697a      	ldr	r2, [r7, #20]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a21      	ldr	r2, [pc, #132]	@ (8008334 <TIM_OC3_SetConfig+0xe0>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d003      	beq.n	80082ba <TIM_OC3_SetConfig+0x66>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a20      	ldr	r2, [pc, #128]	@ (8008338 <TIM_OC3_SetConfig+0xe4>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d10d      	bne.n	80082d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	021b      	lsls	r3, r3, #8
 80082c8:	697a      	ldr	r2, [r7, #20]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a16      	ldr	r2, [pc, #88]	@ (8008334 <TIM_OC3_SetConfig+0xe0>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d003      	beq.n	80082e6 <TIM_OC3_SetConfig+0x92>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a15      	ldr	r2, [pc, #84]	@ (8008338 <TIM_OC3_SetConfig+0xe4>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d113      	bne.n	800830e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80082f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	695b      	ldr	r3, [r3, #20]
 80082fa:	011b      	lsls	r3, r3, #4
 80082fc:	693a      	ldr	r2, [r7, #16]
 80082fe:	4313      	orrs	r3, r2
 8008300:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	699b      	ldr	r3, [r3, #24]
 8008306:	011b      	lsls	r3, r3, #4
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	4313      	orrs	r3, r2
 800830c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	621a      	str	r2, [r3, #32]
}
 8008328:	bf00      	nop
 800832a:	371c      	adds	r7, #28
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	40010000 	.word	0x40010000
 8008338:	40010400 	.word	0x40010400

0800833c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800833c:	b480      	push	{r7}
 800833e:	b087      	sub	sp, #28
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a1b      	ldr	r3, [r3, #32]
 8008350:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	69db      	ldr	r3, [r3, #28]
 8008362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800836a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	021b      	lsls	r3, r3, #8
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	4313      	orrs	r3, r2
 800837e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	031b      	lsls	r3, r3, #12
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	4313      	orrs	r3, r2
 8008392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	4a12      	ldr	r2, [pc, #72]	@ (80083e0 <TIM_OC4_SetConfig+0xa4>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d003      	beq.n	80083a4 <TIM_OC4_SetConfig+0x68>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4a11      	ldr	r2, [pc, #68]	@ (80083e4 <TIM_OC4_SetConfig+0xa8>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d109      	bne.n	80083b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	695b      	ldr	r3, [r3, #20]
 80083b0:	019b      	lsls	r3, r3, #6
 80083b2:	697a      	ldr	r2, [r7, #20]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	693a      	ldr	r2, [r7, #16]
 80083d0:	621a      	str	r2, [r3, #32]
}
 80083d2:	bf00      	nop
 80083d4:	371c      	adds	r7, #28
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	40010000 	.word	0x40010000
 80083e4:	40010400 	.word	0x40010400

080083e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b087      	sub	sp, #28
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6a1b      	ldr	r3, [r3, #32]
 80083f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6a1b      	ldr	r3, [r3, #32]
 80083fe:	f023 0201 	bic.w	r2, r3, #1
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	4313      	orrs	r3, r2
 800841c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	f023 030a 	bic.w	r3, r3, #10
 8008424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008426:	697a      	ldr	r2, [r7, #20]
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	4313      	orrs	r3, r2
 800842c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	693a      	ldr	r2, [r7, #16]
 8008432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	697a      	ldr	r2, [r7, #20]
 8008438:	621a      	str	r2, [r3, #32]
}
 800843a:	bf00      	nop
 800843c:	371c      	adds	r7, #28
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008446:	b480      	push	{r7}
 8008448:	b087      	sub	sp, #28
 800844a:	af00      	add	r7, sp, #0
 800844c:	60f8      	str	r0, [r7, #12]
 800844e:	60b9      	str	r1, [r7, #8]
 8008450:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	6a1b      	ldr	r3, [r3, #32]
 8008456:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6a1b      	ldr	r3, [r3, #32]
 800845c:	f023 0210 	bic.w	r2, r3, #16
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	699b      	ldr	r3, [r3, #24]
 8008468:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008470:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	031b      	lsls	r3, r3, #12
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	4313      	orrs	r3, r2
 800847a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008482:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	4313      	orrs	r3, r2
 800848c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	693a      	ldr	r2, [r7, #16]
 8008492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	621a      	str	r2, [r3, #32]
}
 800849a:	bf00      	nop
 800849c:	371c      	adds	r7, #28
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr

080084a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084a6:	b480      	push	{r7}
 80084a8:	b085      	sub	sp, #20
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
 80084ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084be:	683a      	ldr	r2, [r7, #0]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	f043 0307 	orr.w	r3, r3, #7
 80084c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	609a      	str	r2, [r3, #8]
}
 80084d0:	bf00      	nop
 80084d2:	3714      	adds	r7, #20
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80084dc:	b480      	push	{r7}
 80084de:	b087      	sub	sp, #28
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
 80084e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80084f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	021a      	lsls	r2, r3, #8
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	431a      	orrs	r2, r3
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	4313      	orrs	r3, r2
 8008504:	697a      	ldr	r2, [r7, #20]
 8008506:	4313      	orrs	r3, r2
 8008508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	697a      	ldr	r2, [r7, #20]
 800850e:	609a      	str	r2, [r3, #8]
}
 8008510:	bf00      	nop
 8008512:	371c      	adds	r7, #28
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800851c:	b480      	push	{r7}
 800851e:	b087      	sub	sp, #28
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	f003 031f 	and.w	r3, r3, #31
 800852e:	2201      	movs	r2, #1
 8008530:	fa02 f303 	lsl.w	r3, r2, r3
 8008534:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6a1a      	ldr	r2, [r3, #32]
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	43db      	mvns	r3, r3
 800853e:	401a      	ands	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6a1a      	ldr	r2, [r3, #32]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	f003 031f 	and.w	r3, r3, #31
 800854e:	6879      	ldr	r1, [r7, #4]
 8008550:	fa01 f303 	lsl.w	r3, r1, r3
 8008554:	431a      	orrs	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	621a      	str	r2, [r3, #32]
}
 800855a:	bf00      	nop
 800855c:	371c      	adds	r7, #28
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
	...

08008568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008578:	2b01      	cmp	r3, #1
 800857a:	d101      	bne.n	8008580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800857c:	2302      	movs	r3, #2
 800857e:	e05a      	b.n	8008636 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2202      	movs	r2, #2
 800858c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a21      	ldr	r2, [pc, #132]	@ (8008644 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d022      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085cc:	d01d      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a1d      	ldr	r2, [pc, #116]	@ (8008648 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d018      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a1b      	ldr	r2, [pc, #108]	@ (800864c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d013      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a1a      	ldr	r2, [pc, #104]	@ (8008650 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d00e      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a18      	ldr	r2, [pc, #96]	@ (8008654 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d009      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a17      	ldr	r2, [pc, #92]	@ (8008658 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d004      	beq.n	800860a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a15      	ldr	r2, [pc, #84]	@ (800865c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d10c      	bne.n	8008624 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008610:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	4313      	orrs	r3, r2
 800861a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68ba      	ldr	r2, [r7, #8]
 8008622:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3714      	adds	r7, #20
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	40010000 	.word	0x40010000
 8008648:	40000400 	.word	0x40000400
 800864c:	40000800 	.word	0x40000800
 8008650:	40000c00 	.word	0x40000c00
 8008654:	40010400 	.word	0x40010400
 8008658:	40014000 	.word	0x40014000
 800865c:	40001800 	.word	0x40001800

08008660 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d101      	bne.n	800869a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008696:	2301      	movs	r3, #1
 8008698:	e042      	b.n	8008720 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d106      	bne.n	80086b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f7fa ff72 	bl	8003598 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2224      	movs	r2, #36	@ 0x24
 80086b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68da      	ldr	r2, [r3, #12]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80086ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fdbd 	bl	800924c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	691a      	ldr	r2, [r3, #16]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80086e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695a      	ldr	r2, [r3, #20]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80086f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68da      	ldr	r2, [r3, #12]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008700:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2220      	movs	r2, #32
 800870c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2220      	movs	r2, #32
 8008714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}

08008728 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b08a      	sub	sp, #40	@ 0x28
 800872c:	af02      	add	r7, sp, #8
 800872e:	60f8      	str	r0, [r7, #12]
 8008730:	60b9      	str	r1, [r7, #8]
 8008732:	603b      	str	r3, [r7, #0]
 8008734:	4613      	mov	r3, r2
 8008736:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008738:	2300      	movs	r3, #0
 800873a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008742:	b2db      	uxtb	r3, r3
 8008744:	2b20      	cmp	r3, #32
 8008746:	d175      	bne.n	8008834 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d002      	beq.n	8008754 <HAL_UART_Transmit+0x2c>
 800874e:	88fb      	ldrh	r3, [r7, #6]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d101      	bne.n	8008758 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e06e      	b.n	8008836 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2200      	movs	r2, #0
 800875c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2221      	movs	r2, #33	@ 0x21
 8008762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008766:	f7fb f835 	bl	80037d4 <HAL_GetTick>
 800876a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	88fa      	ldrh	r2, [r7, #6]
 8008770:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	88fa      	ldrh	r2, [r7, #6]
 8008776:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008780:	d108      	bne.n	8008794 <HAL_UART_Transmit+0x6c>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d104      	bne.n	8008794 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800878a:	2300      	movs	r3, #0
 800878c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	61bb      	str	r3, [r7, #24]
 8008792:	e003      	b.n	800879c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008798:	2300      	movs	r3, #0
 800879a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800879c:	e02e      	b.n	80087fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	2200      	movs	r2, #0
 80087a6:	2180      	movs	r1, #128	@ 0x80
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f000 fb1f 	bl	8008dec <UART_WaitOnFlagUntilTimeout>
 80087ae:	4603      	mov	r3, r0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d005      	beq.n	80087c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2220      	movs	r2, #32
 80087b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80087bc:	2303      	movs	r3, #3
 80087be:	e03a      	b.n	8008836 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10b      	bne.n	80087de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	881b      	ldrh	r3, [r3, #0]
 80087ca:	461a      	mov	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	3302      	adds	r3, #2
 80087da:	61bb      	str	r3, [r7, #24]
 80087dc:	e007      	b.n	80087ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	781a      	ldrb	r2, [r3, #0]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80087e8:	69fb      	ldr	r3, [r7, #28]
 80087ea:	3301      	adds	r3, #1
 80087ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008800:	b29b      	uxth	r3, r3
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1cb      	bne.n	800879e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	2200      	movs	r2, #0
 800880e:	2140      	movs	r1, #64	@ 0x40
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f000 faeb 	bl	8008dec <UART_WaitOnFlagUntilTimeout>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d005      	beq.n	8008828 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2220      	movs	r2, #32
 8008820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008824:	2303      	movs	r3, #3
 8008826:	e006      	b.n	8008836 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2220      	movs	r2, #32
 800882c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008830:	2300      	movs	r3, #0
 8008832:	e000      	b.n	8008836 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008834:	2302      	movs	r3, #2
  }
}
 8008836:	4618      	mov	r0, r3
 8008838:	3720      	adds	r7, #32
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b084      	sub	sp, #16
 8008842:	af00      	add	r7, sp, #0
 8008844:	60f8      	str	r0, [r7, #12]
 8008846:	60b9      	str	r1, [r7, #8]
 8008848:	4613      	mov	r3, r2
 800884a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b20      	cmp	r3, #32
 8008856:	d112      	bne.n	800887e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d002      	beq.n	8008864 <HAL_UART_Receive_IT+0x26>
 800885e:	88fb      	ldrh	r3, [r7, #6]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d101      	bne.n	8008868 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e00b      	b.n	8008880 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800886e:	88fb      	ldrh	r3, [r7, #6]
 8008870:	461a      	mov	r2, r3
 8008872:	68b9      	ldr	r1, [r7, #8]
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f000 fb12 	bl	8008e9e <UART_Start_Receive_IT>
 800887a:	4603      	mov	r3, r0
 800887c:	e000      	b.n	8008880 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800887e:	2302      	movs	r3, #2
  }
}
 8008880:	4618      	mov	r0, r3
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b0ba      	sub	sp, #232	@ 0xe8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	695b      	ldr	r3, [r3, #20]
 80088aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80088ae:	2300      	movs	r3, #0
 80088b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80088b4:	2300      	movs	r3, #0
 80088b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088be:	f003 030f 	and.w	r3, r3, #15
 80088c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80088c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d10f      	bne.n	80088ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088d2:	f003 0320 	and.w	r3, r3, #32
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d009      	beq.n	80088ee <HAL_UART_IRQHandler+0x66>
 80088da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088de:	f003 0320 	and.w	r3, r3, #32
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d003      	beq.n	80088ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 fbf2 	bl	80090d0 <UART_Receive_IT>
      return;
 80088ec:	e25b      	b.n	8008da6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80088ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f000 80de 	beq.w	8008ab4 <HAL_UART_IRQHandler+0x22c>
 80088f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b00      	cmp	r3, #0
 8008902:	d106      	bne.n	8008912 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008908:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 80d1 	beq.w	8008ab4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008916:	f003 0301 	and.w	r3, r3, #1
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00b      	beq.n	8008936 <HAL_UART_IRQHandler+0xae>
 800891e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008926:	2b00      	cmp	r3, #0
 8008928:	d005      	beq.n	8008936 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800892e:	f043 0201 	orr.w	r2, r3, #1
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800893a:	f003 0304 	and.w	r3, r3, #4
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00b      	beq.n	800895a <HAL_UART_IRQHandler+0xd2>
 8008942:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008946:	f003 0301 	and.w	r3, r3, #1
 800894a:	2b00      	cmp	r3, #0
 800894c:	d005      	beq.n	800895a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008952:	f043 0202 	orr.w	r2, r3, #2
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800895a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800895e:	f003 0302 	and.w	r3, r3, #2
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00b      	beq.n	800897e <HAL_UART_IRQHandler+0xf6>
 8008966:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800896a:	f003 0301 	and.w	r3, r3, #1
 800896e:	2b00      	cmp	r3, #0
 8008970:	d005      	beq.n	800897e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008976:	f043 0204 	orr.w	r2, r3, #4
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800897e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008982:	f003 0308 	and.w	r3, r3, #8
 8008986:	2b00      	cmp	r3, #0
 8008988:	d011      	beq.n	80089ae <HAL_UART_IRQHandler+0x126>
 800898a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800898e:	f003 0320 	and.w	r3, r3, #32
 8008992:	2b00      	cmp	r3, #0
 8008994:	d105      	bne.n	80089a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d005      	beq.n	80089ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089a6:	f043 0208 	orr.w	r2, r3, #8
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	f000 81f2 	beq.w	8008d9c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089bc:	f003 0320 	and.w	r3, r3, #32
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d008      	beq.n	80089d6 <HAL_UART_IRQHandler+0x14e>
 80089c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089c8:	f003 0320 	and.w	r3, r3, #32
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 fb7d 	bl	80090d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089e0:	2b40      	cmp	r3, #64	@ 0x40
 80089e2:	bf0c      	ite	eq
 80089e4:	2301      	moveq	r3, #1
 80089e6:	2300      	movne	r3, #0
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089f2:	f003 0308 	and.w	r3, r3, #8
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d103      	bne.n	8008a02 <HAL_UART_IRQHandler+0x17a>
 80089fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d04f      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fa85 	bl	8008f12 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a12:	2b40      	cmp	r3, #64	@ 0x40
 8008a14:	d141      	bne.n	8008a9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	3314      	adds	r3, #20
 8008a1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a24:	e853 3f00 	ldrex	r3, [r3]
 8008a28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3314      	adds	r3, #20
 8008a3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1d9      	bne.n	8008a16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d013      	beq.n	8008a92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a6e:	4a7e      	ldr	r2, [pc, #504]	@ (8008c68 <HAL_UART_IRQHandler+0x3e0>)
 8008a70:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7fb fd76 	bl	8004568 <HAL_DMA_Abort_IT>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d016      	beq.n	8008ab0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008a8c:	4610      	mov	r0, r2
 8008a8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a90:	e00e      	b.n	8008ab0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 f994 	bl	8008dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a98:	e00a      	b.n	8008ab0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f990 	bl	8008dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aa0:	e006      	b.n	8008ab0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f98c 	bl	8008dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008aae:	e175      	b.n	8008d9c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab0:	bf00      	nop
    return;
 8008ab2:	e173      	b.n	8008d9c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	f040 814f 	bne.w	8008d5c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ac2:	f003 0310 	and.w	r3, r3, #16
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 8148 	beq.w	8008d5c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ad0:	f003 0310 	and.w	r3, r3, #16
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 8141 	beq.w	8008d5c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ada:	2300      	movs	r3, #0
 8008adc:	60bb      	str	r3, [r7, #8]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	60bb      	str	r3, [r7, #8]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	60bb      	str	r3, [r7, #8]
 8008aee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008afa:	2b40      	cmp	r3, #64	@ 0x40
 8008afc:	f040 80b6 	bne.w	8008c6c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f000 8145 	beq.w	8008da0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	f080 813e 	bcs.w	8008da0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b30:	69db      	ldr	r3, [r3, #28]
 8008b32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b36:	f000 8088 	beq.w	8008c4a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	330c      	adds	r3, #12
 8008b40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b48:	e853 3f00 	ldrex	r3, [r3]
 8008b4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	330c      	adds	r3, #12
 8008b62:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008b66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b76:	e841 2300 	strex	r3, r2, [r1]
 8008b7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1d9      	bne.n	8008b3a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3314      	adds	r3, #20
 8008b8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b90:	e853 3f00 	ldrex	r3, [r3]
 8008b94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b98:	f023 0301 	bic.w	r3, r3, #1
 8008b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	3314      	adds	r3, #20
 8008ba6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008baa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008bae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e1      	bne.n	8008b86 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	3314      	adds	r3, #20
 8008bc8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bcc:	e853 3f00 	ldrex	r3, [r3]
 8008bd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	3314      	adds	r3, #20
 8008be2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008be6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008be8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bee:	e841 2300 	strex	r3, r2, [r1]
 8008bf2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e3      	bne.n	8008bc2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2220      	movs	r2, #32
 8008bfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	330c      	adds	r3, #12
 8008c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c12:	e853 3f00 	ldrex	r3, [r3]
 8008c16:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c1a:	f023 0310 	bic.w	r3, r3, #16
 8008c1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	330c      	adds	r3, #12
 8008c28:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008c2c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008c2e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c30:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c34:	e841 2300 	strex	r3, r2, [r1]
 8008c38:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d1e3      	bne.n	8008c08 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7fb fc1f 	bl	8004488 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2202      	movs	r2, #2
 8008c4e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	1ad3      	subs	r3, r2, r3
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f8b7 	bl	8008dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c66:	e09b      	b.n	8008da0 <HAL_UART_IRQHandler+0x518>
 8008c68:	08008fd9 	.word	0x08008fd9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	1ad3      	subs	r3, r2, r3
 8008c78:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f000 808e 	beq.w	8008da4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008c88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f000 8089 	beq.w	8008da4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	330c      	adds	r3, #12
 8008c98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9c:	e853 3f00 	ldrex	r3, [r3]
 8008ca0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ca8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	330c      	adds	r3, #12
 8008cb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008cb6:	647a      	str	r2, [r7, #68]	@ 0x44
 8008cb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cbe:	e841 2300 	strex	r3, r2, [r1]
 8008cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1e3      	bne.n	8008c92 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	3314      	adds	r3, #20
 8008cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd4:	e853 3f00 	ldrex	r3, [r3]
 8008cd8:	623b      	str	r3, [r7, #32]
   return(result);
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	f023 0301 	bic.w	r3, r3, #1
 8008ce0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	3314      	adds	r3, #20
 8008cea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008cee:	633a      	str	r2, [r7, #48]	@ 0x30
 8008cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e3      	bne.n	8008cca <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2220      	movs	r2, #32
 8008d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	330c      	adds	r3, #12
 8008d16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f023 0310 	bic.w	r3, r3, #16
 8008d26:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	330c      	adds	r3, #12
 8008d30:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008d34:	61fa      	str	r2, [r7, #28]
 8008d36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	69b9      	ldr	r1, [r7, #24]
 8008d3a:	69fa      	ldr	r2, [r7, #28]
 8008d3c:	e841 2300 	strex	r3, r2, [r1]
 8008d40:	617b      	str	r3, [r7, #20]
   return(result);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e3      	bne.n	8008d10 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d4e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d52:	4619      	mov	r1, r3
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 f83d 	bl	8008dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d5a:	e023      	b.n	8008da4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d009      	beq.n	8008d7c <HAL_UART_IRQHandler+0x4f4>
 8008d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d003      	beq.n	8008d7c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f943 	bl	8009000 <UART_Transmit_IT>
    return;
 8008d7a:	e014      	b.n	8008da6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00e      	beq.n	8008da6 <HAL_UART_IRQHandler+0x51e>
 8008d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d008      	beq.n	8008da6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f983 	bl	80090a0 <UART_EndTransmit_IT>
    return;
 8008d9a:	e004      	b.n	8008da6 <HAL_UART_IRQHandler+0x51e>
    return;
 8008d9c:	bf00      	nop
 8008d9e:	e002      	b.n	8008da6 <HAL_UART_IRQHandler+0x51e>
      return;
 8008da0:	bf00      	nop
 8008da2:	e000      	b.n	8008da6 <HAL_UART_IRQHandler+0x51e>
      return;
 8008da4:	bf00      	nop
  }
}
 8008da6:	37e8      	adds	r7, #232	@ 0xe8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008db4:	bf00      	nop
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008dc8:	bf00      	nop
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	460b      	mov	r3, r1
 8008dde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b086      	sub	sp, #24
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	603b      	str	r3, [r7, #0]
 8008df8:	4613      	mov	r3, r2
 8008dfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dfc:	e03b      	b.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dfe:	6a3b      	ldr	r3, [r7, #32]
 8008e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e04:	d037      	beq.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e06:	f7fa fce5 	bl	80037d4 <HAL_GetTick>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	1ad3      	subs	r3, r2, r3
 8008e10:	6a3a      	ldr	r2, [r7, #32]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d302      	bcc.n	8008e1c <UART_WaitOnFlagUntilTimeout+0x30>
 8008e16:	6a3b      	ldr	r3, [r7, #32]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d101      	bne.n	8008e20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	e03a      	b.n	8008e96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68db      	ldr	r3, [r3, #12]
 8008e26:	f003 0304 	and.w	r3, r3, #4
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d023      	beq.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	2b80      	cmp	r3, #128	@ 0x80
 8008e32:	d020      	beq.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	2b40      	cmp	r3, #64	@ 0x40
 8008e38:	d01d      	beq.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f003 0308 	and.w	r3, r3, #8
 8008e44:	2b08      	cmp	r3, #8
 8008e46:	d116      	bne.n	8008e76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008e48:	2300      	movs	r3, #0
 8008e4a:	617b      	str	r3, [r7, #20]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	617b      	str	r3, [r7, #20]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	617b      	str	r3, [r7, #20]
 8008e5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f000 f857 	bl	8008f12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2208      	movs	r2, #8
 8008e68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e00f      	b.n	8008e96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	4013      	ands	r3, r2
 8008e80:	68ba      	ldr	r2, [r7, #8]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	bf0c      	ite	eq
 8008e86:	2301      	moveq	r3, #1
 8008e88:	2300      	movne	r3, #0
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	79fb      	ldrb	r3, [r7, #7]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d0b4      	beq.n	8008dfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3718      	adds	r7, #24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b085      	sub	sp, #20
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	60b9      	str	r1, [r7, #8]
 8008ea8:	4613      	mov	r3, r2
 8008eaa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	88fa      	ldrh	r2, [r7, #6]
 8008eb6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	88fa      	ldrh	r2, [r7, #6]
 8008ebc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2222      	movs	r2, #34	@ 0x22
 8008ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d007      	beq.n	8008ee4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	68da      	ldr	r2, [r3, #12]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ee2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	695a      	ldr	r2, [r3, #20]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f042 0201 	orr.w	r2, r2, #1
 8008ef2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	68da      	ldr	r2, [r3, #12]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f042 0220 	orr.w	r2, r2, #32
 8008f02:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3714      	adds	r7, #20
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f12:	b480      	push	{r7}
 8008f14:	b095      	sub	sp, #84	@ 0x54
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	330c      	adds	r3, #12
 8008f20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f24:	e853 3f00 	ldrex	r3, [r3]
 8008f28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	330c      	adds	r3, #12
 8008f38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f42:	e841 2300 	strex	r3, r2, [r1]
 8008f46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1e5      	bne.n	8008f1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	3314      	adds	r3, #20
 8008f54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f56:	6a3b      	ldr	r3, [r7, #32]
 8008f58:	e853 3f00 	ldrex	r3, [r3]
 8008f5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	f023 0301 	bic.w	r3, r3, #1
 8008f64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	3314      	adds	r3, #20
 8008f6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f76:	e841 2300 	strex	r3, r2, [r1]
 8008f7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1e5      	bne.n	8008f4e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d119      	bne.n	8008fbe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	330c      	adds	r3, #12
 8008f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	e853 3f00 	ldrex	r3, [r3]
 8008f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	f023 0310 	bic.w	r3, r3, #16
 8008fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	330c      	adds	r3, #12
 8008fa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008faa:	61ba      	str	r2, [r7, #24]
 8008fac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fae:	6979      	ldr	r1, [r7, #20]
 8008fb0:	69ba      	ldr	r2, [r7, #24]
 8008fb2:	e841 2300 	strex	r3, r2, [r1]
 8008fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1e5      	bne.n	8008f8a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2220      	movs	r2, #32
 8008fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008fcc:	bf00      	nop
 8008fce:	3754      	adds	r7, #84	@ 0x54
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ff2:	68f8      	ldr	r0, [r7, #12]
 8008ff4:	f7ff fee4 	bl	8008dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ff8:	bf00      	nop
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800900e:	b2db      	uxtb	r3, r3
 8009010:	2b21      	cmp	r3, #33	@ 0x21
 8009012:	d13e      	bne.n	8009092 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800901c:	d114      	bne.n	8009048 <UART_Transmit_IT+0x48>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d110      	bne.n	8009048 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a1b      	ldr	r3, [r3, #32]
 800902a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	881b      	ldrh	r3, [r3, #0]
 8009030:	461a      	mov	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800903a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a1b      	ldr	r3, [r3, #32]
 8009040:	1c9a      	adds	r2, r3, #2
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	621a      	str	r2, [r3, #32]
 8009046:	e008      	b.n	800905a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a1b      	ldr	r3, [r3, #32]
 800904c:	1c59      	adds	r1, r3, #1
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	6211      	str	r1, [r2, #32]
 8009052:	781a      	ldrb	r2, [r3, #0]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800905e:	b29b      	uxth	r3, r3
 8009060:	3b01      	subs	r3, #1
 8009062:	b29b      	uxth	r3, r3
 8009064:	687a      	ldr	r2, [r7, #4]
 8009066:	4619      	mov	r1, r3
 8009068:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800906a:	2b00      	cmp	r3, #0
 800906c:	d10f      	bne.n	800908e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68da      	ldr	r2, [r3, #12]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800907c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	68da      	ldr	r2, [r3, #12]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800908c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	e000      	b.n	8009094 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009092:	2302      	movs	r3, #2
  }
}
 8009094:	4618      	mov	r0, r3
 8009096:	3714      	adds	r7, #20
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	68da      	ldr	r2, [r3, #12]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2220      	movs	r2, #32
 80090bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f7ff fe73 	bl	8008dac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3708      	adds	r7, #8
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b08c      	sub	sp, #48	@ 0x30
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	2b22      	cmp	r3, #34	@ 0x22
 80090e2:	f040 80ae 	bne.w	8009242 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090ee:	d117      	bne.n	8009120 <UART_Receive_IT+0x50>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d113      	bne.n	8009120 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80090f8:	2300      	movs	r3, #0
 80090fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009100:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	b29b      	uxth	r3, r3
 800910a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800910e:	b29a      	uxth	r2, r3
 8009110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009112:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009118:	1c9a      	adds	r2, r3, #2
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	629a      	str	r2, [r3, #40]	@ 0x28
 800911e:	e026      	b.n	800916e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009124:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009126:	2300      	movs	r3, #0
 8009128:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009132:	d007      	beq.n	8009144 <UART_Receive_IT+0x74>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10a      	bne.n	8009152 <UART_Receive_IT+0x82>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d106      	bne.n	8009152 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	b2da      	uxtb	r2, r3
 800914c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800914e:	701a      	strb	r2, [r3, #0]
 8009150:	e008      	b.n	8009164 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800915e:	b2da      	uxtb	r2, r3
 8009160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009162:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009168:	1c5a      	adds	r2, r3, #1
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009172:	b29b      	uxth	r3, r3
 8009174:	3b01      	subs	r3, #1
 8009176:	b29b      	uxth	r3, r3
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	4619      	mov	r1, r3
 800917c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800917e:	2b00      	cmp	r3, #0
 8009180:	d15d      	bne.n	800923e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68da      	ldr	r2, [r3, #12]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f022 0220 	bic.w	r2, r2, #32
 8009190:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68da      	ldr	r2, [r3, #12]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	695a      	ldr	r2, [r3, #20]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f022 0201 	bic.w	r2, r2, #1
 80091b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2220      	movs	r2, #32
 80091b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d135      	bne.n	8009234 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	330c      	adds	r3, #12
 80091d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	613b      	str	r3, [r7, #16]
   return(result);
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f023 0310 	bic.w	r3, r3, #16
 80091e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	330c      	adds	r3, #12
 80091ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091ee:	623a      	str	r2, [r7, #32]
 80091f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	69f9      	ldr	r1, [r7, #28]
 80091f4:	6a3a      	ldr	r2, [r7, #32]
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e5      	bne.n	80091ce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 0310 	and.w	r3, r3, #16
 800920c:	2b10      	cmp	r3, #16
 800920e:	d10a      	bne.n	8009226 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009210:	2300      	movs	r3, #0
 8009212:	60fb      	str	r3, [r7, #12]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	60fb      	str	r3, [r7, #12]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	60fb      	str	r3, [r7, #12]
 8009224:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f7ff fdd1 	bl	8008dd4 <HAL_UARTEx_RxEventCallback>
 8009232:	e002      	b.n	800923a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f7fa f951 	bl	80034dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800923a:	2300      	movs	r3, #0
 800923c:	e002      	b.n	8009244 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800923e:	2300      	movs	r3, #0
 8009240:	e000      	b.n	8009244 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009242:	2302      	movs	r3, #2
  }
}
 8009244:	4618      	mov	r0, r3
 8009246:	3730      	adds	r7, #48	@ 0x30
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800924c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009250:	b0c0      	sub	sp, #256	@ 0x100
 8009252:	af00      	add	r7, sp, #0
 8009254:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	691b      	ldr	r3, [r3, #16]
 8009260:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009268:	68d9      	ldr	r1, [r3, #12]
 800926a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	ea40 0301 	orr.w	r3, r0, r1
 8009274:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800927a:	689a      	ldr	r2, [r3, #8]
 800927c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	431a      	orrs	r2, r3
 8009284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009288:	695b      	ldr	r3, [r3, #20]
 800928a:	431a      	orrs	r2, r3
 800928c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009290:	69db      	ldr	r3, [r3, #28]
 8009292:	4313      	orrs	r3, r2
 8009294:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80092a4:	f021 010c 	bic.w	r1, r1, #12
 80092a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80092b2:	430b      	orrs	r3, r1
 80092b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80092b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80092c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092c6:	6999      	ldr	r1, [r3, #24]
 80092c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	ea40 0301 	orr.w	r3, r0, r1
 80092d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80092d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	4b8f      	ldr	r3, [pc, #572]	@ (8009518 <UART_SetConfig+0x2cc>)
 80092dc:	429a      	cmp	r2, r3
 80092de:	d005      	beq.n	80092ec <UART_SetConfig+0xa0>
 80092e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	4b8d      	ldr	r3, [pc, #564]	@ (800951c <UART_SetConfig+0x2d0>)
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d104      	bne.n	80092f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80092ec:	f7fd fb6e 	bl	80069cc <HAL_RCC_GetPCLK2Freq>
 80092f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80092f4:	e003      	b.n	80092fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80092f6:	f7fd fb55 	bl	80069a4 <HAL_RCC_GetPCLK1Freq>
 80092fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009302:	69db      	ldr	r3, [r3, #28]
 8009304:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009308:	f040 810c 	bne.w	8009524 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800930c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009310:	2200      	movs	r2, #0
 8009312:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009316:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800931a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800931e:	4622      	mov	r2, r4
 8009320:	462b      	mov	r3, r5
 8009322:	1891      	adds	r1, r2, r2
 8009324:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009326:	415b      	adcs	r3, r3
 8009328:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800932a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800932e:	4621      	mov	r1, r4
 8009330:	eb12 0801 	adds.w	r8, r2, r1
 8009334:	4629      	mov	r1, r5
 8009336:	eb43 0901 	adc.w	r9, r3, r1
 800933a:	f04f 0200 	mov.w	r2, #0
 800933e:	f04f 0300 	mov.w	r3, #0
 8009342:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009346:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800934a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800934e:	4690      	mov	r8, r2
 8009350:	4699      	mov	r9, r3
 8009352:	4623      	mov	r3, r4
 8009354:	eb18 0303 	adds.w	r3, r8, r3
 8009358:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800935c:	462b      	mov	r3, r5
 800935e:	eb49 0303 	adc.w	r3, r9, r3
 8009362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009372:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009376:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800937a:	460b      	mov	r3, r1
 800937c:	18db      	adds	r3, r3, r3
 800937e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009380:	4613      	mov	r3, r2
 8009382:	eb42 0303 	adc.w	r3, r2, r3
 8009386:	657b      	str	r3, [r7, #84]	@ 0x54
 8009388:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800938c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009390:	f7f7 fc14 	bl	8000bbc <__aeabi_uldivmod>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	4b61      	ldr	r3, [pc, #388]	@ (8009520 <UART_SetConfig+0x2d4>)
 800939a:	fba3 2302 	umull	r2, r3, r3, r2
 800939e:	095b      	lsrs	r3, r3, #5
 80093a0:	011c      	lsls	r4, r3, #4
 80093a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093a6:	2200      	movs	r2, #0
 80093a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80093b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80093b4:	4642      	mov	r2, r8
 80093b6:	464b      	mov	r3, r9
 80093b8:	1891      	adds	r1, r2, r2
 80093ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80093bc:	415b      	adcs	r3, r3
 80093be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80093c4:	4641      	mov	r1, r8
 80093c6:	eb12 0a01 	adds.w	sl, r2, r1
 80093ca:	4649      	mov	r1, r9
 80093cc:	eb43 0b01 	adc.w	fp, r3, r1
 80093d0:	f04f 0200 	mov.w	r2, #0
 80093d4:	f04f 0300 	mov.w	r3, #0
 80093d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80093dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80093e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80093e4:	4692      	mov	sl, r2
 80093e6:	469b      	mov	fp, r3
 80093e8:	4643      	mov	r3, r8
 80093ea:	eb1a 0303 	adds.w	r3, sl, r3
 80093ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80093f2:	464b      	mov	r3, r9
 80093f4:	eb4b 0303 	adc.w	r3, fp, r3
 80093f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80093fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009408:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800940c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009410:	460b      	mov	r3, r1
 8009412:	18db      	adds	r3, r3, r3
 8009414:	643b      	str	r3, [r7, #64]	@ 0x40
 8009416:	4613      	mov	r3, r2
 8009418:	eb42 0303 	adc.w	r3, r2, r3
 800941c:	647b      	str	r3, [r7, #68]	@ 0x44
 800941e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009422:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009426:	f7f7 fbc9 	bl	8000bbc <__aeabi_uldivmod>
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	4611      	mov	r1, r2
 8009430:	4b3b      	ldr	r3, [pc, #236]	@ (8009520 <UART_SetConfig+0x2d4>)
 8009432:	fba3 2301 	umull	r2, r3, r3, r1
 8009436:	095b      	lsrs	r3, r3, #5
 8009438:	2264      	movs	r2, #100	@ 0x64
 800943a:	fb02 f303 	mul.w	r3, r2, r3
 800943e:	1acb      	subs	r3, r1, r3
 8009440:	00db      	lsls	r3, r3, #3
 8009442:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009446:	4b36      	ldr	r3, [pc, #216]	@ (8009520 <UART_SetConfig+0x2d4>)
 8009448:	fba3 2302 	umull	r2, r3, r3, r2
 800944c:	095b      	lsrs	r3, r3, #5
 800944e:	005b      	lsls	r3, r3, #1
 8009450:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009454:	441c      	add	r4, r3
 8009456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800945a:	2200      	movs	r2, #0
 800945c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009460:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009464:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009468:	4642      	mov	r2, r8
 800946a:	464b      	mov	r3, r9
 800946c:	1891      	adds	r1, r2, r2
 800946e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009470:	415b      	adcs	r3, r3
 8009472:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009474:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009478:	4641      	mov	r1, r8
 800947a:	1851      	adds	r1, r2, r1
 800947c:	6339      	str	r1, [r7, #48]	@ 0x30
 800947e:	4649      	mov	r1, r9
 8009480:	414b      	adcs	r3, r1
 8009482:	637b      	str	r3, [r7, #52]	@ 0x34
 8009484:	f04f 0200 	mov.w	r2, #0
 8009488:	f04f 0300 	mov.w	r3, #0
 800948c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009490:	4659      	mov	r1, fp
 8009492:	00cb      	lsls	r3, r1, #3
 8009494:	4651      	mov	r1, sl
 8009496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800949a:	4651      	mov	r1, sl
 800949c:	00ca      	lsls	r2, r1, #3
 800949e:	4610      	mov	r0, r2
 80094a0:	4619      	mov	r1, r3
 80094a2:	4603      	mov	r3, r0
 80094a4:	4642      	mov	r2, r8
 80094a6:	189b      	adds	r3, r3, r2
 80094a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094ac:	464b      	mov	r3, r9
 80094ae:	460a      	mov	r2, r1
 80094b0:	eb42 0303 	adc.w	r3, r2, r3
 80094b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80094b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80094c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80094c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80094cc:	460b      	mov	r3, r1
 80094ce:	18db      	adds	r3, r3, r3
 80094d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80094d2:	4613      	mov	r3, r2
 80094d4:	eb42 0303 	adc.w	r3, r2, r3
 80094d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80094de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80094e2:	f7f7 fb6b 	bl	8000bbc <__aeabi_uldivmod>
 80094e6:	4602      	mov	r2, r0
 80094e8:	460b      	mov	r3, r1
 80094ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009520 <UART_SetConfig+0x2d4>)
 80094ec:	fba3 1302 	umull	r1, r3, r3, r2
 80094f0:	095b      	lsrs	r3, r3, #5
 80094f2:	2164      	movs	r1, #100	@ 0x64
 80094f4:	fb01 f303 	mul.w	r3, r1, r3
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	00db      	lsls	r3, r3, #3
 80094fc:	3332      	adds	r3, #50	@ 0x32
 80094fe:	4a08      	ldr	r2, [pc, #32]	@ (8009520 <UART_SetConfig+0x2d4>)
 8009500:	fba2 2303 	umull	r2, r3, r2, r3
 8009504:	095b      	lsrs	r3, r3, #5
 8009506:	f003 0207 	and.w	r2, r3, #7
 800950a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4422      	add	r2, r4
 8009512:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009514:	e106      	b.n	8009724 <UART_SetConfig+0x4d8>
 8009516:	bf00      	nop
 8009518:	40011000 	.word	0x40011000
 800951c:	40011400 	.word	0x40011400
 8009520:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009528:	2200      	movs	r2, #0
 800952a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800952e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009532:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009536:	4642      	mov	r2, r8
 8009538:	464b      	mov	r3, r9
 800953a:	1891      	adds	r1, r2, r2
 800953c:	6239      	str	r1, [r7, #32]
 800953e:	415b      	adcs	r3, r3
 8009540:	627b      	str	r3, [r7, #36]	@ 0x24
 8009542:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009546:	4641      	mov	r1, r8
 8009548:	1854      	adds	r4, r2, r1
 800954a:	4649      	mov	r1, r9
 800954c:	eb43 0501 	adc.w	r5, r3, r1
 8009550:	f04f 0200 	mov.w	r2, #0
 8009554:	f04f 0300 	mov.w	r3, #0
 8009558:	00eb      	lsls	r3, r5, #3
 800955a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800955e:	00e2      	lsls	r2, r4, #3
 8009560:	4614      	mov	r4, r2
 8009562:	461d      	mov	r5, r3
 8009564:	4643      	mov	r3, r8
 8009566:	18e3      	adds	r3, r4, r3
 8009568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800956c:	464b      	mov	r3, r9
 800956e:	eb45 0303 	adc.w	r3, r5, r3
 8009572:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	2200      	movs	r2, #0
 800957e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009582:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009586:	f04f 0200 	mov.w	r2, #0
 800958a:	f04f 0300 	mov.w	r3, #0
 800958e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009592:	4629      	mov	r1, r5
 8009594:	008b      	lsls	r3, r1, #2
 8009596:	4621      	mov	r1, r4
 8009598:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800959c:	4621      	mov	r1, r4
 800959e:	008a      	lsls	r2, r1, #2
 80095a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80095a4:	f7f7 fb0a 	bl	8000bbc <__aeabi_uldivmod>
 80095a8:	4602      	mov	r2, r0
 80095aa:	460b      	mov	r3, r1
 80095ac:	4b60      	ldr	r3, [pc, #384]	@ (8009730 <UART_SetConfig+0x4e4>)
 80095ae:	fba3 2302 	umull	r2, r3, r3, r2
 80095b2:	095b      	lsrs	r3, r3, #5
 80095b4:	011c      	lsls	r4, r3, #4
 80095b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095ba:	2200      	movs	r2, #0
 80095bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80095c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80095c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80095c8:	4642      	mov	r2, r8
 80095ca:	464b      	mov	r3, r9
 80095cc:	1891      	adds	r1, r2, r2
 80095ce:	61b9      	str	r1, [r7, #24]
 80095d0:	415b      	adcs	r3, r3
 80095d2:	61fb      	str	r3, [r7, #28]
 80095d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80095d8:	4641      	mov	r1, r8
 80095da:	1851      	adds	r1, r2, r1
 80095dc:	6139      	str	r1, [r7, #16]
 80095de:	4649      	mov	r1, r9
 80095e0:	414b      	adcs	r3, r1
 80095e2:	617b      	str	r3, [r7, #20]
 80095e4:	f04f 0200 	mov.w	r2, #0
 80095e8:	f04f 0300 	mov.w	r3, #0
 80095ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80095f0:	4659      	mov	r1, fp
 80095f2:	00cb      	lsls	r3, r1, #3
 80095f4:	4651      	mov	r1, sl
 80095f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095fa:	4651      	mov	r1, sl
 80095fc:	00ca      	lsls	r2, r1, #3
 80095fe:	4610      	mov	r0, r2
 8009600:	4619      	mov	r1, r3
 8009602:	4603      	mov	r3, r0
 8009604:	4642      	mov	r2, r8
 8009606:	189b      	adds	r3, r3, r2
 8009608:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800960c:	464b      	mov	r3, r9
 800960e:	460a      	mov	r2, r1
 8009610:	eb42 0303 	adc.w	r3, r2, r3
 8009614:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009622:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009624:	f04f 0200 	mov.w	r2, #0
 8009628:	f04f 0300 	mov.w	r3, #0
 800962c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009630:	4649      	mov	r1, r9
 8009632:	008b      	lsls	r3, r1, #2
 8009634:	4641      	mov	r1, r8
 8009636:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800963a:	4641      	mov	r1, r8
 800963c:	008a      	lsls	r2, r1, #2
 800963e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009642:	f7f7 fabb 	bl	8000bbc <__aeabi_uldivmod>
 8009646:	4602      	mov	r2, r0
 8009648:	460b      	mov	r3, r1
 800964a:	4611      	mov	r1, r2
 800964c:	4b38      	ldr	r3, [pc, #224]	@ (8009730 <UART_SetConfig+0x4e4>)
 800964e:	fba3 2301 	umull	r2, r3, r3, r1
 8009652:	095b      	lsrs	r3, r3, #5
 8009654:	2264      	movs	r2, #100	@ 0x64
 8009656:	fb02 f303 	mul.w	r3, r2, r3
 800965a:	1acb      	subs	r3, r1, r3
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	3332      	adds	r3, #50	@ 0x32
 8009660:	4a33      	ldr	r2, [pc, #204]	@ (8009730 <UART_SetConfig+0x4e4>)
 8009662:	fba2 2303 	umull	r2, r3, r2, r3
 8009666:	095b      	lsrs	r3, r3, #5
 8009668:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800966c:	441c      	add	r4, r3
 800966e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009672:	2200      	movs	r2, #0
 8009674:	673b      	str	r3, [r7, #112]	@ 0x70
 8009676:	677a      	str	r2, [r7, #116]	@ 0x74
 8009678:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800967c:	4642      	mov	r2, r8
 800967e:	464b      	mov	r3, r9
 8009680:	1891      	adds	r1, r2, r2
 8009682:	60b9      	str	r1, [r7, #8]
 8009684:	415b      	adcs	r3, r3
 8009686:	60fb      	str	r3, [r7, #12]
 8009688:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800968c:	4641      	mov	r1, r8
 800968e:	1851      	adds	r1, r2, r1
 8009690:	6039      	str	r1, [r7, #0]
 8009692:	4649      	mov	r1, r9
 8009694:	414b      	adcs	r3, r1
 8009696:	607b      	str	r3, [r7, #4]
 8009698:	f04f 0200 	mov.w	r2, #0
 800969c:	f04f 0300 	mov.w	r3, #0
 80096a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80096a4:	4659      	mov	r1, fp
 80096a6:	00cb      	lsls	r3, r1, #3
 80096a8:	4651      	mov	r1, sl
 80096aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096ae:	4651      	mov	r1, sl
 80096b0:	00ca      	lsls	r2, r1, #3
 80096b2:	4610      	mov	r0, r2
 80096b4:	4619      	mov	r1, r3
 80096b6:	4603      	mov	r3, r0
 80096b8:	4642      	mov	r2, r8
 80096ba:	189b      	adds	r3, r3, r2
 80096bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80096be:	464b      	mov	r3, r9
 80096c0:	460a      	mov	r2, r1
 80096c2:	eb42 0303 	adc.w	r3, r2, r3
 80096c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80096c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80096d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80096d4:	f04f 0200 	mov.w	r2, #0
 80096d8:	f04f 0300 	mov.w	r3, #0
 80096dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80096e0:	4649      	mov	r1, r9
 80096e2:	008b      	lsls	r3, r1, #2
 80096e4:	4641      	mov	r1, r8
 80096e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096ea:	4641      	mov	r1, r8
 80096ec:	008a      	lsls	r2, r1, #2
 80096ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80096f2:	f7f7 fa63 	bl	8000bbc <__aeabi_uldivmod>
 80096f6:	4602      	mov	r2, r0
 80096f8:	460b      	mov	r3, r1
 80096fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009730 <UART_SetConfig+0x4e4>)
 80096fc:	fba3 1302 	umull	r1, r3, r3, r2
 8009700:	095b      	lsrs	r3, r3, #5
 8009702:	2164      	movs	r1, #100	@ 0x64
 8009704:	fb01 f303 	mul.w	r3, r1, r3
 8009708:	1ad3      	subs	r3, r2, r3
 800970a:	011b      	lsls	r3, r3, #4
 800970c:	3332      	adds	r3, #50	@ 0x32
 800970e:	4a08      	ldr	r2, [pc, #32]	@ (8009730 <UART_SetConfig+0x4e4>)
 8009710:	fba2 2303 	umull	r2, r3, r2, r3
 8009714:	095b      	lsrs	r3, r3, #5
 8009716:	f003 020f 	and.w	r2, r3, #15
 800971a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4422      	add	r2, r4
 8009722:	609a      	str	r2, [r3, #8]
}
 8009724:	bf00      	nop
 8009726:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800972a:	46bd      	mov	sp, r7
 800972c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009730:	51eb851f 	.word	0x51eb851f

08009734 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009748:	683a      	ldr	r2, [r7, #0]
 800974a:	6812      	ldr	r2, [r2, #0]
 800974c:	f023 0101 	bic.w	r1, r3, #1
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	2b08      	cmp	r3, #8
 800975c:	d102      	bne.n	8009764 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800975e:	2340      	movs	r3, #64	@ 0x40
 8009760:	617b      	str	r3, [r7, #20]
 8009762:	e001      	b.n	8009768 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8009764:	2300      	movs	r3, #0
 8009766:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8009774:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800977a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8009780:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8009786:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800978c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8009792:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8009798:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800979e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80097a4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80097aa:	4313      	orrs	r3, r2
 80097ac:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	699b      	ldr	r3, [r3, #24]
 80097b2:	693a      	ldr	r2, [r7, #16]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	4313      	orrs	r3, r2
 80097c0:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 80097c2:	4b10      	ldr	r3, [pc, #64]	@ (8009804 <FSMC_NORSRAM_Init+0xd0>)
 80097c4:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80097cc:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80097d4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	43db      	mvns	r3, r3
 80097e4:	ea02 0103 	and.w	r1, r2, r3
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	4319      	orrs	r1, r3
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	371c      	adds	r7, #28
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr
 8009804:	0008fb7f 	.word	0x0008fb7f

08009808 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009808:	b480      	push	{r7}
 800980a:	b085      	sub	sp, #20
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	1c5a      	adds	r2, r3, #1
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800981e:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	011b      	lsls	r3, r3, #4
 800982c:	431a      	orrs	r2, r3
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	021b      	lsls	r3, r3, #8
 8009834:	431a      	orrs	r2, r3
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	68db      	ldr	r3, [r3, #12]
 800983a:	041b      	lsls	r3, r3, #16
 800983c:	431a      	orrs	r2, r3
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	691b      	ldr	r3, [r3, #16]
 8009842:	3b01      	subs	r3, #1
 8009844:	051b      	lsls	r3, r3, #20
 8009846:	431a      	orrs	r2, r3
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	695b      	ldr	r3, [r3, #20]
 800984c:	3b02      	subs	r3, #2
 800984e:	061b      	lsls	r3, r3, #24
 8009850:	431a      	orrs	r2, r3
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	4313      	orrs	r3, r2
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	3201      	adds	r2, #1
 800985c:	4319      	orrs	r1, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
	...

08009874 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8009874:	b480      	push	{r7}
 8009876:	b085      	sub	sp, #20
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	607a      	str	r2, [r7, #4]
 8009880:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009888:	d11d      	bne.n	80098c6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009892:	4b13      	ldr	r3, [pc, #76]	@ (80098e0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8009894:	4013      	ands	r3, r2
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	6811      	ldr	r1, [r2, #0]
 800989a:	68ba      	ldr	r2, [r7, #8]
 800989c:	6852      	ldr	r2, [r2, #4]
 800989e:	0112      	lsls	r2, r2, #4
 80098a0:	4311      	orrs	r1, r2
 80098a2:	68ba      	ldr	r2, [r7, #8]
 80098a4:	6892      	ldr	r2, [r2, #8]
 80098a6:	0212      	lsls	r2, r2, #8
 80098a8:	4311      	orrs	r1, r2
 80098aa:	68ba      	ldr	r2, [r7, #8]
 80098ac:	6992      	ldr	r2, [r2, #24]
 80098ae:	4311      	orrs	r1, r2
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	68d2      	ldr	r2, [r2, #12]
 80098b4:	0412      	lsls	r2, r2, #16
 80098b6:	430a      	orrs	r2, r1
 80098b8:	ea43 0102 	orr.w	r1, r3, r2
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80098c4:	e005      	b.n	80098d2 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80098ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr
 80098e0:	cff00000 	.word	0xcff00000

080098e4 <siprintf>:
 80098e4:	b40e      	push	{r1, r2, r3}
 80098e6:	b500      	push	{lr}
 80098e8:	b09c      	sub	sp, #112	@ 0x70
 80098ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80098ec:	9002      	str	r0, [sp, #8]
 80098ee:	9006      	str	r0, [sp, #24]
 80098f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098f4:	4809      	ldr	r0, [pc, #36]	@ (800991c <siprintf+0x38>)
 80098f6:	9107      	str	r1, [sp, #28]
 80098f8:	9104      	str	r1, [sp, #16]
 80098fa:	4909      	ldr	r1, [pc, #36]	@ (8009920 <siprintf+0x3c>)
 80098fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009900:	9105      	str	r1, [sp, #20]
 8009902:	6800      	ldr	r0, [r0, #0]
 8009904:	9301      	str	r3, [sp, #4]
 8009906:	a902      	add	r1, sp, #8
 8009908:	f000 f994 	bl	8009c34 <_svfiprintf_r>
 800990c:	9b02      	ldr	r3, [sp, #8]
 800990e:	2200      	movs	r2, #0
 8009910:	701a      	strb	r2, [r3, #0]
 8009912:	b01c      	add	sp, #112	@ 0x70
 8009914:	f85d eb04 	ldr.w	lr, [sp], #4
 8009918:	b003      	add	sp, #12
 800991a:	4770      	bx	lr
 800991c:	2000001c 	.word	0x2000001c
 8009920:	ffff0208 	.word	0xffff0208

08009924 <memset>:
 8009924:	4402      	add	r2, r0
 8009926:	4603      	mov	r3, r0
 8009928:	4293      	cmp	r3, r2
 800992a:	d100      	bne.n	800992e <memset+0xa>
 800992c:	4770      	bx	lr
 800992e:	f803 1b01 	strb.w	r1, [r3], #1
 8009932:	e7f9      	b.n	8009928 <memset+0x4>

08009934 <__errno>:
 8009934:	4b01      	ldr	r3, [pc, #4]	@ (800993c <__errno+0x8>)
 8009936:	6818      	ldr	r0, [r3, #0]
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	2000001c 	.word	0x2000001c

08009940 <__libc_init_array>:
 8009940:	b570      	push	{r4, r5, r6, lr}
 8009942:	4d0d      	ldr	r5, [pc, #52]	@ (8009978 <__libc_init_array+0x38>)
 8009944:	4c0d      	ldr	r4, [pc, #52]	@ (800997c <__libc_init_array+0x3c>)
 8009946:	1b64      	subs	r4, r4, r5
 8009948:	10a4      	asrs	r4, r4, #2
 800994a:	2600      	movs	r6, #0
 800994c:	42a6      	cmp	r6, r4
 800994e:	d109      	bne.n	8009964 <__libc_init_array+0x24>
 8009950:	4d0b      	ldr	r5, [pc, #44]	@ (8009980 <__libc_init_array+0x40>)
 8009952:	4c0c      	ldr	r4, [pc, #48]	@ (8009984 <__libc_init_array+0x44>)
 8009954:	f000 fc66 	bl	800a224 <_init>
 8009958:	1b64      	subs	r4, r4, r5
 800995a:	10a4      	asrs	r4, r4, #2
 800995c:	2600      	movs	r6, #0
 800995e:	42a6      	cmp	r6, r4
 8009960:	d105      	bne.n	800996e <__libc_init_array+0x2e>
 8009962:	bd70      	pop	{r4, r5, r6, pc}
 8009964:	f855 3b04 	ldr.w	r3, [r5], #4
 8009968:	4798      	blx	r3
 800996a:	3601      	adds	r6, #1
 800996c:	e7ee      	b.n	800994c <__libc_init_array+0xc>
 800996e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009972:	4798      	blx	r3
 8009974:	3601      	adds	r6, #1
 8009976:	e7f2      	b.n	800995e <__libc_init_array+0x1e>
 8009978:	0800d2e4 	.word	0x0800d2e4
 800997c:	0800d2e4 	.word	0x0800d2e4
 8009980:	0800d2e4 	.word	0x0800d2e4
 8009984:	0800d2e8 	.word	0x0800d2e8

08009988 <__retarget_lock_acquire_recursive>:
 8009988:	4770      	bx	lr

0800998a <__retarget_lock_release_recursive>:
 800998a:	4770      	bx	lr

0800998c <_free_r>:
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	4605      	mov	r5, r0
 8009990:	2900      	cmp	r1, #0
 8009992:	d041      	beq.n	8009a18 <_free_r+0x8c>
 8009994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009998:	1f0c      	subs	r4, r1, #4
 800999a:	2b00      	cmp	r3, #0
 800999c:	bfb8      	it	lt
 800999e:	18e4      	addlt	r4, r4, r3
 80099a0:	f000 f8e0 	bl	8009b64 <__malloc_lock>
 80099a4:	4a1d      	ldr	r2, [pc, #116]	@ (8009a1c <_free_r+0x90>)
 80099a6:	6813      	ldr	r3, [r2, #0]
 80099a8:	b933      	cbnz	r3, 80099b8 <_free_r+0x2c>
 80099aa:	6063      	str	r3, [r4, #4]
 80099ac:	6014      	str	r4, [r2, #0]
 80099ae:	4628      	mov	r0, r5
 80099b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099b4:	f000 b8dc 	b.w	8009b70 <__malloc_unlock>
 80099b8:	42a3      	cmp	r3, r4
 80099ba:	d908      	bls.n	80099ce <_free_r+0x42>
 80099bc:	6820      	ldr	r0, [r4, #0]
 80099be:	1821      	adds	r1, r4, r0
 80099c0:	428b      	cmp	r3, r1
 80099c2:	bf01      	itttt	eq
 80099c4:	6819      	ldreq	r1, [r3, #0]
 80099c6:	685b      	ldreq	r3, [r3, #4]
 80099c8:	1809      	addeq	r1, r1, r0
 80099ca:	6021      	streq	r1, [r4, #0]
 80099cc:	e7ed      	b.n	80099aa <_free_r+0x1e>
 80099ce:	461a      	mov	r2, r3
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	b10b      	cbz	r3, 80099d8 <_free_r+0x4c>
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	d9fa      	bls.n	80099ce <_free_r+0x42>
 80099d8:	6811      	ldr	r1, [r2, #0]
 80099da:	1850      	adds	r0, r2, r1
 80099dc:	42a0      	cmp	r0, r4
 80099de:	d10b      	bne.n	80099f8 <_free_r+0x6c>
 80099e0:	6820      	ldr	r0, [r4, #0]
 80099e2:	4401      	add	r1, r0
 80099e4:	1850      	adds	r0, r2, r1
 80099e6:	4283      	cmp	r3, r0
 80099e8:	6011      	str	r1, [r2, #0]
 80099ea:	d1e0      	bne.n	80099ae <_free_r+0x22>
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	6053      	str	r3, [r2, #4]
 80099f2:	4408      	add	r0, r1
 80099f4:	6010      	str	r0, [r2, #0]
 80099f6:	e7da      	b.n	80099ae <_free_r+0x22>
 80099f8:	d902      	bls.n	8009a00 <_free_r+0x74>
 80099fa:	230c      	movs	r3, #12
 80099fc:	602b      	str	r3, [r5, #0]
 80099fe:	e7d6      	b.n	80099ae <_free_r+0x22>
 8009a00:	6820      	ldr	r0, [r4, #0]
 8009a02:	1821      	adds	r1, r4, r0
 8009a04:	428b      	cmp	r3, r1
 8009a06:	bf04      	itt	eq
 8009a08:	6819      	ldreq	r1, [r3, #0]
 8009a0a:	685b      	ldreq	r3, [r3, #4]
 8009a0c:	6063      	str	r3, [r4, #4]
 8009a0e:	bf04      	itt	eq
 8009a10:	1809      	addeq	r1, r1, r0
 8009a12:	6021      	streq	r1, [r4, #0]
 8009a14:	6054      	str	r4, [r2, #4]
 8009a16:	e7ca      	b.n	80099ae <_free_r+0x22>
 8009a18:	bd38      	pop	{r3, r4, r5, pc}
 8009a1a:	bf00      	nop
 8009a1c:	20000624 	.word	0x20000624

08009a20 <sbrk_aligned>:
 8009a20:	b570      	push	{r4, r5, r6, lr}
 8009a22:	4e0f      	ldr	r6, [pc, #60]	@ (8009a60 <sbrk_aligned+0x40>)
 8009a24:	460c      	mov	r4, r1
 8009a26:	6831      	ldr	r1, [r6, #0]
 8009a28:	4605      	mov	r5, r0
 8009a2a:	b911      	cbnz	r1, 8009a32 <sbrk_aligned+0x12>
 8009a2c:	f000 fba6 	bl	800a17c <_sbrk_r>
 8009a30:	6030      	str	r0, [r6, #0]
 8009a32:	4621      	mov	r1, r4
 8009a34:	4628      	mov	r0, r5
 8009a36:	f000 fba1 	bl	800a17c <_sbrk_r>
 8009a3a:	1c43      	adds	r3, r0, #1
 8009a3c:	d103      	bne.n	8009a46 <sbrk_aligned+0x26>
 8009a3e:	f04f 34ff 	mov.w	r4, #4294967295
 8009a42:	4620      	mov	r0, r4
 8009a44:	bd70      	pop	{r4, r5, r6, pc}
 8009a46:	1cc4      	adds	r4, r0, #3
 8009a48:	f024 0403 	bic.w	r4, r4, #3
 8009a4c:	42a0      	cmp	r0, r4
 8009a4e:	d0f8      	beq.n	8009a42 <sbrk_aligned+0x22>
 8009a50:	1a21      	subs	r1, r4, r0
 8009a52:	4628      	mov	r0, r5
 8009a54:	f000 fb92 	bl	800a17c <_sbrk_r>
 8009a58:	3001      	adds	r0, #1
 8009a5a:	d1f2      	bne.n	8009a42 <sbrk_aligned+0x22>
 8009a5c:	e7ef      	b.n	8009a3e <sbrk_aligned+0x1e>
 8009a5e:	bf00      	nop
 8009a60:	20000620 	.word	0x20000620

08009a64 <_malloc_r>:
 8009a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a68:	1ccd      	adds	r5, r1, #3
 8009a6a:	f025 0503 	bic.w	r5, r5, #3
 8009a6e:	3508      	adds	r5, #8
 8009a70:	2d0c      	cmp	r5, #12
 8009a72:	bf38      	it	cc
 8009a74:	250c      	movcc	r5, #12
 8009a76:	2d00      	cmp	r5, #0
 8009a78:	4606      	mov	r6, r0
 8009a7a:	db01      	blt.n	8009a80 <_malloc_r+0x1c>
 8009a7c:	42a9      	cmp	r1, r5
 8009a7e:	d904      	bls.n	8009a8a <_malloc_r+0x26>
 8009a80:	230c      	movs	r3, #12
 8009a82:	6033      	str	r3, [r6, #0]
 8009a84:	2000      	movs	r0, #0
 8009a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b60 <_malloc_r+0xfc>
 8009a8e:	f000 f869 	bl	8009b64 <__malloc_lock>
 8009a92:	f8d8 3000 	ldr.w	r3, [r8]
 8009a96:	461c      	mov	r4, r3
 8009a98:	bb44      	cbnz	r4, 8009aec <_malloc_r+0x88>
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	f7ff ffbf 	bl	8009a20 <sbrk_aligned>
 8009aa2:	1c43      	adds	r3, r0, #1
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	d158      	bne.n	8009b5a <_malloc_r+0xf6>
 8009aa8:	f8d8 4000 	ldr.w	r4, [r8]
 8009aac:	4627      	mov	r7, r4
 8009aae:	2f00      	cmp	r7, #0
 8009ab0:	d143      	bne.n	8009b3a <_malloc_r+0xd6>
 8009ab2:	2c00      	cmp	r4, #0
 8009ab4:	d04b      	beq.n	8009b4e <_malloc_r+0xea>
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	4639      	mov	r1, r7
 8009aba:	4630      	mov	r0, r6
 8009abc:	eb04 0903 	add.w	r9, r4, r3
 8009ac0:	f000 fb5c 	bl	800a17c <_sbrk_r>
 8009ac4:	4581      	cmp	r9, r0
 8009ac6:	d142      	bne.n	8009b4e <_malloc_r+0xea>
 8009ac8:	6821      	ldr	r1, [r4, #0]
 8009aca:	1a6d      	subs	r5, r5, r1
 8009acc:	4629      	mov	r1, r5
 8009ace:	4630      	mov	r0, r6
 8009ad0:	f7ff ffa6 	bl	8009a20 <sbrk_aligned>
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	d03a      	beq.n	8009b4e <_malloc_r+0xea>
 8009ad8:	6823      	ldr	r3, [r4, #0]
 8009ada:	442b      	add	r3, r5
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	f8d8 3000 	ldr.w	r3, [r8]
 8009ae2:	685a      	ldr	r2, [r3, #4]
 8009ae4:	bb62      	cbnz	r2, 8009b40 <_malloc_r+0xdc>
 8009ae6:	f8c8 7000 	str.w	r7, [r8]
 8009aea:	e00f      	b.n	8009b0c <_malloc_r+0xa8>
 8009aec:	6822      	ldr	r2, [r4, #0]
 8009aee:	1b52      	subs	r2, r2, r5
 8009af0:	d420      	bmi.n	8009b34 <_malloc_r+0xd0>
 8009af2:	2a0b      	cmp	r2, #11
 8009af4:	d917      	bls.n	8009b26 <_malloc_r+0xc2>
 8009af6:	1961      	adds	r1, r4, r5
 8009af8:	42a3      	cmp	r3, r4
 8009afa:	6025      	str	r5, [r4, #0]
 8009afc:	bf18      	it	ne
 8009afe:	6059      	strne	r1, [r3, #4]
 8009b00:	6863      	ldr	r3, [r4, #4]
 8009b02:	bf08      	it	eq
 8009b04:	f8c8 1000 	streq.w	r1, [r8]
 8009b08:	5162      	str	r2, [r4, r5]
 8009b0a:	604b      	str	r3, [r1, #4]
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	f000 f82f 	bl	8009b70 <__malloc_unlock>
 8009b12:	f104 000b 	add.w	r0, r4, #11
 8009b16:	1d23      	adds	r3, r4, #4
 8009b18:	f020 0007 	bic.w	r0, r0, #7
 8009b1c:	1ac2      	subs	r2, r0, r3
 8009b1e:	bf1c      	itt	ne
 8009b20:	1a1b      	subne	r3, r3, r0
 8009b22:	50a3      	strne	r3, [r4, r2]
 8009b24:	e7af      	b.n	8009a86 <_malloc_r+0x22>
 8009b26:	6862      	ldr	r2, [r4, #4]
 8009b28:	42a3      	cmp	r3, r4
 8009b2a:	bf0c      	ite	eq
 8009b2c:	f8c8 2000 	streq.w	r2, [r8]
 8009b30:	605a      	strne	r2, [r3, #4]
 8009b32:	e7eb      	b.n	8009b0c <_malloc_r+0xa8>
 8009b34:	4623      	mov	r3, r4
 8009b36:	6864      	ldr	r4, [r4, #4]
 8009b38:	e7ae      	b.n	8009a98 <_malloc_r+0x34>
 8009b3a:	463c      	mov	r4, r7
 8009b3c:	687f      	ldr	r7, [r7, #4]
 8009b3e:	e7b6      	b.n	8009aae <_malloc_r+0x4a>
 8009b40:	461a      	mov	r2, r3
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	42a3      	cmp	r3, r4
 8009b46:	d1fb      	bne.n	8009b40 <_malloc_r+0xdc>
 8009b48:	2300      	movs	r3, #0
 8009b4a:	6053      	str	r3, [r2, #4]
 8009b4c:	e7de      	b.n	8009b0c <_malloc_r+0xa8>
 8009b4e:	230c      	movs	r3, #12
 8009b50:	6033      	str	r3, [r6, #0]
 8009b52:	4630      	mov	r0, r6
 8009b54:	f000 f80c 	bl	8009b70 <__malloc_unlock>
 8009b58:	e794      	b.n	8009a84 <_malloc_r+0x20>
 8009b5a:	6005      	str	r5, [r0, #0]
 8009b5c:	e7d6      	b.n	8009b0c <_malloc_r+0xa8>
 8009b5e:	bf00      	nop
 8009b60:	20000624 	.word	0x20000624

08009b64 <__malloc_lock>:
 8009b64:	4801      	ldr	r0, [pc, #4]	@ (8009b6c <__malloc_lock+0x8>)
 8009b66:	f7ff bf0f 	b.w	8009988 <__retarget_lock_acquire_recursive>
 8009b6a:	bf00      	nop
 8009b6c:	2000061c 	.word	0x2000061c

08009b70 <__malloc_unlock>:
 8009b70:	4801      	ldr	r0, [pc, #4]	@ (8009b78 <__malloc_unlock+0x8>)
 8009b72:	f7ff bf0a 	b.w	800998a <__retarget_lock_release_recursive>
 8009b76:	bf00      	nop
 8009b78:	2000061c 	.word	0x2000061c

08009b7c <__ssputs_r>:
 8009b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b80:	688e      	ldr	r6, [r1, #8]
 8009b82:	461f      	mov	r7, r3
 8009b84:	42be      	cmp	r6, r7
 8009b86:	680b      	ldr	r3, [r1, #0]
 8009b88:	4682      	mov	sl, r0
 8009b8a:	460c      	mov	r4, r1
 8009b8c:	4690      	mov	r8, r2
 8009b8e:	d82d      	bhi.n	8009bec <__ssputs_r+0x70>
 8009b90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b98:	d026      	beq.n	8009be8 <__ssputs_r+0x6c>
 8009b9a:	6965      	ldr	r5, [r4, #20]
 8009b9c:	6909      	ldr	r1, [r1, #16]
 8009b9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ba2:	eba3 0901 	sub.w	r9, r3, r1
 8009ba6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009baa:	1c7b      	adds	r3, r7, #1
 8009bac:	444b      	add	r3, r9
 8009bae:	106d      	asrs	r5, r5, #1
 8009bb0:	429d      	cmp	r5, r3
 8009bb2:	bf38      	it	cc
 8009bb4:	461d      	movcc	r5, r3
 8009bb6:	0553      	lsls	r3, r2, #21
 8009bb8:	d527      	bpl.n	8009c0a <__ssputs_r+0x8e>
 8009bba:	4629      	mov	r1, r5
 8009bbc:	f7ff ff52 	bl	8009a64 <_malloc_r>
 8009bc0:	4606      	mov	r6, r0
 8009bc2:	b360      	cbz	r0, 8009c1e <__ssputs_r+0xa2>
 8009bc4:	6921      	ldr	r1, [r4, #16]
 8009bc6:	464a      	mov	r2, r9
 8009bc8:	f000 fae8 	bl	800a19c <memcpy>
 8009bcc:	89a3      	ldrh	r3, [r4, #12]
 8009bce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bd6:	81a3      	strh	r3, [r4, #12]
 8009bd8:	6126      	str	r6, [r4, #16]
 8009bda:	6165      	str	r5, [r4, #20]
 8009bdc:	444e      	add	r6, r9
 8009bde:	eba5 0509 	sub.w	r5, r5, r9
 8009be2:	6026      	str	r6, [r4, #0]
 8009be4:	60a5      	str	r5, [r4, #8]
 8009be6:	463e      	mov	r6, r7
 8009be8:	42be      	cmp	r6, r7
 8009bea:	d900      	bls.n	8009bee <__ssputs_r+0x72>
 8009bec:	463e      	mov	r6, r7
 8009bee:	6820      	ldr	r0, [r4, #0]
 8009bf0:	4632      	mov	r2, r6
 8009bf2:	4641      	mov	r1, r8
 8009bf4:	f000 faa8 	bl	800a148 <memmove>
 8009bf8:	68a3      	ldr	r3, [r4, #8]
 8009bfa:	1b9b      	subs	r3, r3, r6
 8009bfc:	60a3      	str	r3, [r4, #8]
 8009bfe:	6823      	ldr	r3, [r4, #0]
 8009c00:	4433      	add	r3, r6
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	2000      	movs	r0, #0
 8009c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c0a:	462a      	mov	r2, r5
 8009c0c:	f000 fad4 	bl	800a1b8 <_realloc_r>
 8009c10:	4606      	mov	r6, r0
 8009c12:	2800      	cmp	r0, #0
 8009c14:	d1e0      	bne.n	8009bd8 <__ssputs_r+0x5c>
 8009c16:	6921      	ldr	r1, [r4, #16]
 8009c18:	4650      	mov	r0, sl
 8009c1a:	f7ff feb7 	bl	800998c <_free_r>
 8009c1e:	230c      	movs	r3, #12
 8009c20:	f8ca 3000 	str.w	r3, [sl]
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c2a:	81a3      	strh	r3, [r4, #12]
 8009c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c30:	e7e9      	b.n	8009c06 <__ssputs_r+0x8a>
	...

08009c34 <_svfiprintf_r>:
 8009c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c38:	4698      	mov	r8, r3
 8009c3a:	898b      	ldrh	r3, [r1, #12]
 8009c3c:	061b      	lsls	r3, r3, #24
 8009c3e:	b09d      	sub	sp, #116	@ 0x74
 8009c40:	4607      	mov	r7, r0
 8009c42:	460d      	mov	r5, r1
 8009c44:	4614      	mov	r4, r2
 8009c46:	d510      	bpl.n	8009c6a <_svfiprintf_r+0x36>
 8009c48:	690b      	ldr	r3, [r1, #16]
 8009c4a:	b973      	cbnz	r3, 8009c6a <_svfiprintf_r+0x36>
 8009c4c:	2140      	movs	r1, #64	@ 0x40
 8009c4e:	f7ff ff09 	bl	8009a64 <_malloc_r>
 8009c52:	6028      	str	r0, [r5, #0]
 8009c54:	6128      	str	r0, [r5, #16]
 8009c56:	b930      	cbnz	r0, 8009c66 <_svfiprintf_r+0x32>
 8009c58:	230c      	movs	r3, #12
 8009c5a:	603b      	str	r3, [r7, #0]
 8009c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c60:	b01d      	add	sp, #116	@ 0x74
 8009c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c66:	2340      	movs	r3, #64	@ 0x40
 8009c68:	616b      	str	r3, [r5, #20]
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c6e:	2320      	movs	r3, #32
 8009c70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c74:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c78:	2330      	movs	r3, #48	@ 0x30
 8009c7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e18 <_svfiprintf_r+0x1e4>
 8009c7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c82:	f04f 0901 	mov.w	r9, #1
 8009c86:	4623      	mov	r3, r4
 8009c88:	469a      	mov	sl, r3
 8009c8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c8e:	b10a      	cbz	r2, 8009c94 <_svfiprintf_r+0x60>
 8009c90:	2a25      	cmp	r2, #37	@ 0x25
 8009c92:	d1f9      	bne.n	8009c88 <_svfiprintf_r+0x54>
 8009c94:	ebba 0b04 	subs.w	fp, sl, r4
 8009c98:	d00b      	beq.n	8009cb2 <_svfiprintf_r+0x7e>
 8009c9a:	465b      	mov	r3, fp
 8009c9c:	4622      	mov	r2, r4
 8009c9e:	4629      	mov	r1, r5
 8009ca0:	4638      	mov	r0, r7
 8009ca2:	f7ff ff6b 	bl	8009b7c <__ssputs_r>
 8009ca6:	3001      	adds	r0, #1
 8009ca8:	f000 80a7 	beq.w	8009dfa <_svfiprintf_r+0x1c6>
 8009cac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cae:	445a      	add	r2, fp
 8009cb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f000 809f 	beq.w	8009dfa <_svfiprintf_r+0x1c6>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8009cc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cc6:	f10a 0a01 	add.w	sl, sl, #1
 8009cca:	9304      	str	r3, [sp, #16]
 8009ccc:	9307      	str	r3, [sp, #28]
 8009cce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009cd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cd4:	4654      	mov	r4, sl
 8009cd6:	2205      	movs	r2, #5
 8009cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cdc:	484e      	ldr	r0, [pc, #312]	@ (8009e18 <_svfiprintf_r+0x1e4>)
 8009cde:	f7f6 fa77 	bl	80001d0 <memchr>
 8009ce2:	9a04      	ldr	r2, [sp, #16]
 8009ce4:	b9d8      	cbnz	r0, 8009d1e <_svfiprintf_r+0xea>
 8009ce6:	06d0      	lsls	r0, r2, #27
 8009ce8:	bf44      	itt	mi
 8009cea:	2320      	movmi	r3, #32
 8009cec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cf0:	0711      	lsls	r1, r2, #28
 8009cf2:	bf44      	itt	mi
 8009cf4:	232b      	movmi	r3, #43	@ 0x2b
 8009cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cfa:	f89a 3000 	ldrb.w	r3, [sl]
 8009cfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d00:	d015      	beq.n	8009d2e <_svfiprintf_r+0xfa>
 8009d02:	9a07      	ldr	r2, [sp, #28]
 8009d04:	4654      	mov	r4, sl
 8009d06:	2000      	movs	r0, #0
 8009d08:	f04f 0c0a 	mov.w	ip, #10
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d12:	3b30      	subs	r3, #48	@ 0x30
 8009d14:	2b09      	cmp	r3, #9
 8009d16:	d94b      	bls.n	8009db0 <_svfiprintf_r+0x17c>
 8009d18:	b1b0      	cbz	r0, 8009d48 <_svfiprintf_r+0x114>
 8009d1a:	9207      	str	r2, [sp, #28]
 8009d1c:	e014      	b.n	8009d48 <_svfiprintf_r+0x114>
 8009d1e:	eba0 0308 	sub.w	r3, r0, r8
 8009d22:	fa09 f303 	lsl.w	r3, r9, r3
 8009d26:	4313      	orrs	r3, r2
 8009d28:	9304      	str	r3, [sp, #16]
 8009d2a:	46a2      	mov	sl, r4
 8009d2c:	e7d2      	b.n	8009cd4 <_svfiprintf_r+0xa0>
 8009d2e:	9b03      	ldr	r3, [sp, #12]
 8009d30:	1d19      	adds	r1, r3, #4
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	9103      	str	r1, [sp, #12]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	bfbb      	ittet	lt
 8009d3a:	425b      	neglt	r3, r3
 8009d3c:	f042 0202 	orrlt.w	r2, r2, #2
 8009d40:	9307      	strge	r3, [sp, #28]
 8009d42:	9307      	strlt	r3, [sp, #28]
 8009d44:	bfb8      	it	lt
 8009d46:	9204      	strlt	r2, [sp, #16]
 8009d48:	7823      	ldrb	r3, [r4, #0]
 8009d4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d4c:	d10a      	bne.n	8009d64 <_svfiprintf_r+0x130>
 8009d4e:	7863      	ldrb	r3, [r4, #1]
 8009d50:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d52:	d132      	bne.n	8009dba <_svfiprintf_r+0x186>
 8009d54:	9b03      	ldr	r3, [sp, #12]
 8009d56:	1d1a      	adds	r2, r3, #4
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	9203      	str	r2, [sp, #12]
 8009d5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d60:	3402      	adds	r4, #2
 8009d62:	9305      	str	r3, [sp, #20]
 8009d64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e28 <_svfiprintf_r+0x1f4>
 8009d68:	7821      	ldrb	r1, [r4, #0]
 8009d6a:	2203      	movs	r2, #3
 8009d6c:	4650      	mov	r0, sl
 8009d6e:	f7f6 fa2f 	bl	80001d0 <memchr>
 8009d72:	b138      	cbz	r0, 8009d84 <_svfiprintf_r+0x150>
 8009d74:	9b04      	ldr	r3, [sp, #16]
 8009d76:	eba0 000a 	sub.w	r0, r0, sl
 8009d7a:	2240      	movs	r2, #64	@ 0x40
 8009d7c:	4082      	lsls	r2, r0
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	3401      	adds	r4, #1
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d88:	4824      	ldr	r0, [pc, #144]	@ (8009e1c <_svfiprintf_r+0x1e8>)
 8009d8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d8e:	2206      	movs	r2, #6
 8009d90:	f7f6 fa1e 	bl	80001d0 <memchr>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	d036      	beq.n	8009e06 <_svfiprintf_r+0x1d2>
 8009d98:	4b21      	ldr	r3, [pc, #132]	@ (8009e20 <_svfiprintf_r+0x1ec>)
 8009d9a:	bb1b      	cbnz	r3, 8009de4 <_svfiprintf_r+0x1b0>
 8009d9c:	9b03      	ldr	r3, [sp, #12]
 8009d9e:	3307      	adds	r3, #7
 8009da0:	f023 0307 	bic.w	r3, r3, #7
 8009da4:	3308      	adds	r3, #8
 8009da6:	9303      	str	r3, [sp, #12]
 8009da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009daa:	4433      	add	r3, r6
 8009dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dae:	e76a      	b.n	8009c86 <_svfiprintf_r+0x52>
 8009db0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009db4:	460c      	mov	r4, r1
 8009db6:	2001      	movs	r0, #1
 8009db8:	e7a8      	b.n	8009d0c <_svfiprintf_r+0xd8>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	3401      	adds	r4, #1
 8009dbe:	9305      	str	r3, [sp, #20]
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	f04f 0c0a 	mov.w	ip, #10
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009dcc:	3a30      	subs	r2, #48	@ 0x30
 8009dce:	2a09      	cmp	r2, #9
 8009dd0:	d903      	bls.n	8009dda <_svfiprintf_r+0x1a6>
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d0c6      	beq.n	8009d64 <_svfiprintf_r+0x130>
 8009dd6:	9105      	str	r1, [sp, #20]
 8009dd8:	e7c4      	b.n	8009d64 <_svfiprintf_r+0x130>
 8009dda:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dde:	4604      	mov	r4, r0
 8009de0:	2301      	movs	r3, #1
 8009de2:	e7f0      	b.n	8009dc6 <_svfiprintf_r+0x192>
 8009de4:	ab03      	add	r3, sp, #12
 8009de6:	9300      	str	r3, [sp, #0]
 8009de8:	462a      	mov	r2, r5
 8009dea:	4b0e      	ldr	r3, [pc, #56]	@ (8009e24 <_svfiprintf_r+0x1f0>)
 8009dec:	a904      	add	r1, sp, #16
 8009dee:	4638      	mov	r0, r7
 8009df0:	f3af 8000 	nop.w
 8009df4:	1c42      	adds	r2, r0, #1
 8009df6:	4606      	mov	r6, r0
 8009df8:	d1d6      	bne.n	8009da8 <_svfiprintf_r+0x174>
 8009dfa:	89ab      	ldrh	r3, [r5, #12]
 8009dfc:	065b      	lsls	r3, r3, #25
 8009dfe:	f53f af2d 	bmi.w	8009c5c <_svfiprintf_r+0x28>
 8009e02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e04:	e72c      	b.n	8009c60 <_svfiprintf_r+0x2c>
 8009e06:	ab03      	add	r3, sp, #12
 8009e08:	9300      	str	r3, [sp, #0]
 8009e0a:	462a      	mov	r2, r5
 8009e0c:	4b05      	ldr	r3, [pc, #20]	@ (8009e24 <_svfiprintf_r+0x1f0>)
 8009e0e:	a904      	add	r1, sp, #16
 8009e10:	4638      	mov	r0, r7
 8009e12:	f000 f879 	bl	8009f08 <_printf_i>
 8009e16:	e7ed      	b.n	8009df4 <_svfiprintf_r+0x1c0>
 8009e18:	0800d2a8 	.word	0x0800d2a8
 8009e1c:	0800d2b2 	.word	0x0800d2b2
 8009e20:	00000000 	.word	0x00000000
 8009e24:	08009b7d 	.word	0x08009b7d
 8009e28:	0800d2ae 	.word	0x0800d2ae

08009e2c <_printf_common>:
 8009e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e30:	4616      	mov	r6, r2
 8009e32:	4698      	mov	r8, r3
 8009e34:	688a      	ldr	r2, [r1, #8]
 8009e36:	690b      	ldr	r3, [r1, #16]
 8009e38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	bfb8      	it	lt
 8009e40:	4613      	movlt	r3, r2
 8009e42:	6033      	str	r3, [r6, #0]
 8009e44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e48:	4607      	mov	r7, r0
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	b10a      	cbz	r2, 8009e52 <_printf_common+0x26>
 8009e4e:	3301      	adds	r3, #1
 8009e50:	6033      	str	r3, [r6, #0]
 8009e52:	6823      	ldr	r3, [r4, #0]
 8009e54:	0699      	lsls	r1, r3, #26
 8009e56:	bf42      	ittt	mi
 8009e58:	6833      	ldrmi	r3, [r6, #0]
 8009e5a:	3302      	addmi	r3, #2
 8009e5c:	6033      	strmi	r3, [r6, #0]
 8009e5e:	6825      	ldr	r5, [r4, #0]
 8009e60:	f015 0506 	ands.w	r5, r5, #6
 8009e64:	d106      	bne.n	8009e74 <_printf_common+0x48>
 8009e66:	f104 0a19 	add.w	sl, r4, #25
 8009e6a:	68e3      	ldr	r3, [r4, #12]
 8009e6c:	6832      	ldr	r2, [r6, #0]
 8009e6e:	1a9b      	subs	r3, r3, r2
 8009e70:	42ab      	cmp	r3, r5
 8009e72:	dc26      	bgt.n	8009ec2 <_printf_common+0x96>
 8009e74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e78:	6822      	ldr	r2, [r4, #0]
 8009e7a:	3b00      	subs	r3, #0
 8009e7c:	bf18      	it	ne
 8009e7e:	2301      	movne	r3, #1
 8009e80:	0692      	lsls	r2, r2, #26
 8009e82:	d42b      	bmi.n	8009edc <_printf_common+0xb0>
 8009e84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e88:	4641      	mov	r1, r8
 8009e8a:	4638      	mov	r0, r7
 8009e8c:	47c8      	blx	r9
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d01e      	beq.n	8009ed0 <_printf_common+0xa4>
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	6922      	ldr	r2, [r4, #16]
 8009e96:	f003 0306 	and.w	r3, r3, #6
 8009e9a:	2b04      	cmp	r3, #4
 8009e9c:	bf02      	ittt	eq
 8009e9e:	68e5      	ldreq	r5, [r4, #12]
 8009ea0:	6833      	ldreq	r3, [r6, #0]
 8009ea2:	1aed      	subeq	r5, r5, r3
 8009ea4:	68a3      	ldr	r3, [r4, #8]
 8009ea6:	bf0c      	ite	eq
 8009ea8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009eac:	2500      	movne	r5, #0
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	bfc4      	itt	gt
 8009eb2:	1a9b      	subgt	r3, r3, r2
 8009eb4:	18ed      	addgt	r5, r5, r3
 8009eb6:	2600      	movs	r6, #0
 8009eb8:	341a      	adds	r4, #26
 8009eba:	42b5      	cmp	r5, r6
 8009ebc:	d11a      	bne.n	8009ef4 <_printf_common+0xc8>
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	e008      	b.n	8009ed4 <_printf_common+0xa8>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	4652      	mov	r2, sl
 8009ec6:	4641      	mov	r1, r8
 8009ec8:	4638      	mov	r0, r7
 8009eca:	47c8      	blx	r9
 8009ecc:	3001      	adds	r0, #1
 8009ece:	d103      	bne.n	8009ed8 <_printf_common+0xac>
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ed8:	3501      	adds	r5, #1
 8009eda:	e7c6      	b.n	8009e6a <_printf_common+0x3e>
 8009edc:	18e1      	adds	r1, r4, r3
 8009ede:	1c5a      	adds	r2, r3, #1
 8009ee0:	2030      	movs	r0, #48	@ 0x30
 8009ee2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ee6:	4422      	add	r2, r4
 8009ee8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009eec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ef0:	3302      	adds	r3, #2
 8009ef2:	e7c7      	b.n	8009e84 <_printf_common+0x58>
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	4622      	mov	r2, r4
 8009ef8:	4641      	mov	r1, r8
 8009efa:	4638      	mov	r0, r7
 8009efc:	47c8      	blx	r9
 8009efe:	3001      	adds	r0, #1
 8009f00:	d0e6      	beq.n	8009ed0 <_printf_common+0xa4>
 8009f02:	3601      	adds	r6, #1
 8009f04:	e7d9      	b.n	8009eba <_printf_common+0x8e>
	...

08009f08 <_printf_i>:
 8009f08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f0c:	7e0f      	ldrb	r7, [r1, #24]
 8009f0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f10:	2f78      	cmp	r7, #120	@ 0x78
 8009f12:	4691      	mov	r9, r2
 8009f14:	4680      	mov	r8, r0
 8009f16:	460c      	mov	r4, r1
 8009f18:	469a      	mov	sl, r3
 8009f1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f1e:	d807      	bhi.n	8009f30 <_printf_i+0x28>
 8009f20:	2f62      	cmp	r7, #98	@ 0x62
 8009f22:	d80a      	bhi.n	8009f3a <_printf_i+0x32>
 8009f24:	2f00      	cmp	r7, #0
 8009f26:	f000 80d2 	beq.w	800a0ce <_printf_i+0x1c6>
 8009f2a:	2f58      	cmp	r7, #88	@ 0x58
 8009f2c:	f000 80b9 	beq.w	800a0a2 <_printf_i+0x19a>
 8009f30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f38:	e03a      	b.n	8009fb0 <_printf_i+0xa8>
 8009f3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f3e:	2b15      	cmp	r3, #21
 8009f40:	d8f6      	bhi.n	8009f30 <_printf_i+0x28>
 8009f42:	a101      	add	r1, pc, #4	@ (adr r1, 8009f48 <_printf_i+0x40>)
 8009f44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f48:	08009fa1 	.word	0x08009fa1
 8009f4c:	08009fb5 	.word	0x08009fb5
 8009f50:	08009f31 	.word	0x08009f31
 8009f54:	08009f31 	.word	0x08009f31
 8009f58:	08009f31 	.word	0x08009f31
 8009f5c:	08009f31 	.word	0x08009f31
 8009f60:	08009fb5 	.word	0x08009fb5
 8009f64:	08009f31 	.word	0x08009f31
 8009f68:	08009f31 	.word	0x08009f31
 8009f6c:	08009f31 	.word	0x08009f31
 8009f70:	08009f31 	.word	0x08009f31
 8009f74:	0800a0b5 	.word	0x0800a0b5
 8009f78:	08009fdf 	.word	0x08009fdf
 8009f7c:	0800a06f 	.word	0x0800a06f
 8009f80:	08009f31 	.word	0x08009f31
 8009f84:	08009f31 	.word	0x08009f31
 8009f88:	0800a0d7 	.word	0x0800a0d7
 8009f8c:	08009f31 	.word	0x08009f31
 8009f90:	08009fdf 	.word	0x08009fdf
 8009f94:	08009f31 	.word	0x08009f31
 8009f98:	08009f31 	.word	0x08009f31
 8009f9c:	0800a077 	.word	0x0800a077
 8009fa0:	6833      	ldr	r3, [r6, #0]
 8009fa2:	1d1a      	adds	r2, r3, #4
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	6032      	str	r2, [r6, #0]
 8009fa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e09d      	b.n	800a0f0 <_printf_i+0x1e8>
 8009fb4:	6833      	ldr	r3, [r6, #0]
 8009fb6:	6820      	ldr	r0, [r4, #0]
 8009fb8:	1d19      	adds	r1, r3, #4
 8009fba:	6031      	str	r1, [r6, #0]
 8009fbc:	0606      	lsls	r6, r0, #24
 8009fbe:	d501      	bpl.n	8009fc4 <_printf_i+0xbc>
 8009fc0:	681d      	ldr	r5, [r3, #0]
 8009fc2:	e003      	b.n	8009fcc <_printf_i+0xc4>
 8009fc4:	0645      	lsls	r5, r0, #25
 8009fc6:	d5fb      	bpl.n	8009fc0 <_printf_i+0xb8>
 8009fc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fcc:	2d00      	cmp	r5, #0
 8009fce:	da03      	bge.n	8009fd8 <_printf_i+0xd0>
 8009fd0:	232d      	movs	r3, #45	@ 0x2d
 8009fd2:	426d      	negs	r5, r5
 8009fd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fd8:	4859      	ldr	r0, [pc, #356]	@ (800a140 <_printf_i+0x238>)
 8009fda:	230a      	movs	r3, #10
 8009fdc:	e011      	b.n	800a002 <_printf_i+0xfa>
 8009fde:	6821      	ldr	r1, [r4, #0]
 8009fe0:	6833      	ldr	r3, [r6, #0]
 8009fe2:	0608      	lsls	r0, r1, #24
 8009fe4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fe8:	d402      	bmi.n	8009ff0 <_printf_i+0xe8>
 8009fea:	0649      	lsls	r1, r1, #25
 8009fec:	bf48      	it	mi
 8009fee:	b2ad      	uxthmi	r5, r5
 8009ff0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009ff2:	4853      	ldr	r0, [pc, #332]	@ (800a140 <_printf_i+0x238>)
 8009ff4:	6033      	str	r3, [r6, #0]
 8009ff6:	bf14      	ite	ne
 8009ff8:	230a      	movne	r3, #10
 8009ffa:	2308      	moveq	r3, #8
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a002:	6866      	ldr	r6, [r4, #4]
 800a004:	60a6      	str	r6, [r4, #8]
 800a006:	2e00      	cmp	r6, #0
 800a008:	bfa2      	ittt	ge
 800a00a:	6821      	ldrge	r1, [r4, #0]
 800a00c:	f021 0104 	bicge.w	r1, r1, #4
 800a010:	6021      	strge	r1, [r4, #0]
 800a012:	b90d      	cbnz	r5, 800a018 <_printf_i+0x110>
 800a014:	2e00      	cmp	r6, #0
 800a016:	d04b      	beq.n	800a0b0 <_printf_i+0x1a8>
 800a018:	4616      	mov	r6, r2
 800a01a:	fbb5 f1f3 	udiv	r1, r5, r3
 800a01e:	fb03 5711 	mls	r7, r3, r1, r5
 800a022:	5dc7      	ldrb	r7, [r0, r7]
 800a024:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a028:	462f      	mov	r7, r5
 800a02a:	42bb      	cmp	r3, r7
 800a02c:	460d      	mov	r5, r1
 800a02e:	d9f4      	bls.n	800a01a <_printf_i+0x112>
 800a030:	2b08      	cmp	r3, #8
 800a032:	d10b      	bne.n	800a04c <_printf_i+0x144>
 800a034:	6823      	ldr	r3, [r4, #0]
 800a036:	07df      	lsls	r7, r3, #31
 800a038:	d508      	bpl.n	800a04c <_printf_i+0x144>
 800a03a:	6923      	ldr	r3, [r4, #16]
 800a03c:	6861      	ldr	r1, [r4, #4]
 800a03e:	4299      	cmp	r1, r3
 800a040:	bfde      	ittt	le
 800a042:	2330      	movle	r3, #48	@ 0x30
 800a044:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a048:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a04c:	1b92      	subs	r2, r2, r6
 800a04e:	6122      	str	r2, [r4, #16]
 800a050:	f8cd a000 	str.w	sl, [sp]
 800a054:	464b      	mov	r3, r9
 800a056:	aa03      	add	r2, sp, #12
 800a058:	4621      	mov	r1, r4
 800a05a:	4640      	mov	r0, r8
 800a05c:	f7ff fee6 	bl	8009e2c <_printf_common>
 800a060:	3001      	adds	r0, #1
 800a062:	d14a      	bne.n	800a0fa <_printf_i+0x1f2>
 800a064:	f04f 30ff 	mov.w	r0, #4294967295
 800a068:	b004      	add	sp, #16
 800a06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a06e:	6823      	ldr	r3, [r4, #0]
 800a070:	f043 0320 	orr.w	r3, r3, #32
 800a074:	6023      	str	r3, [r4, #0]
 800a076:	4833      	ldr	r0, [pc, #204]	@ (800a144 <_printf_i+0x23c>)
 800a078:	2778      	movs	r7, #120	@ 0x78
 800a07a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a07e:	6823      	ldr	r3, [r4, #0]
 800a080:	6831      	ldr	r1, [r6, #0]
 800a082:	061f      	lsls	r7, r3, #24
 800a084:	f851 5b04 	ldr.w	r5, [r1], #4
 800a088:	d402      	bmi.n	800a090 <_printf_i+0x188>
 800a08a:	065f      	lsls	r7, r3, #25
 800a08c:	bf48      	it	mi
 800a08e:	b2ad      	uxthmi	r5, r5
 800a090:	6031      	str	r1, [r6, #0]
 800a092:	07d9      	lsls	r1, r3, #31
 800a094:	bf44      	itt	mi
 800a096:	f043 0320 	orrmi.w	r3, r3, #32
 800a09a:	6023      	strmi	r3, [r4, #0]
 800a09c:	b11d      	cbz	r5, 800a0a6 <_printf_i+0x19e>
 800a09e:	2310      	movs	r3, #16
 800a0a0:	e7ac      	b.n	8009ffc <_printf_i+0xf4>
 800a0a2:	4827      	ldr	r0, [pc, #156]	@ (800a140 <_printf_i+0x238>)
 800a0a4:	e7e9      	b.n	800a07a <_printf_i+0x172>
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	f023 0320 	bic.w	r3, r3, #32
 800a0ac:	6023      	str	r3, [r4, #0]
 800a0ae:	e7f6      	b.n	800a09e <_printf_i+0x196>
 800a0b0:	4616      	mov	r6, r2
 800a0b2:	e7bd      	b.n	800a030 <_printf_i+0x128>
 800a0b4:	6833      	ldr	r3, [r6, #0]
 800a0b6:	6825      	ldr	r5, [r4, #0]
 800a0b8:	6961      	ldr	r1, [r4, #20]
 800a0ba:	1d18      	adds	r0, r3, #4
 800a0bc:	6030      	str	r0, [r6, #0]
 800a0be:	062e      	lsls	r6, r5, #24
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	d501      	bpl.n	800a0c8 <_printf_i+0x1c0>
 800a0c4:	6019      	str	r1, [r3, #0]
 800a0c6:	e002      	b.n	800a0ce <_printf_i+0x1c6>
 800a0c8:	0668      	lsls	r0, r5, #25
 800a0ca:	d5fb      	bpl.n	800a0c4 <_printf_i+0x1bc>
 800a0cc:	8019      	strh	r1, [r3, #0]
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	6123      	str	r3, [r4, #16]
 800a0d2:	4616      	mov	r6, r2
 800a0d4:	e7bc      	b.n	800a050 <_printf_i+0x148>
 800a0d6:	6833      	ldr	r3, [r6, #0]
 800a0d8:	1d1a      	adds	r2, r3, #4
 800a0da:	6032      	str	r2, [r6, #0]
 800a0dc:	681e      	ldr	r6, [r3, #0]
 800a0de:	6862      	ldr	r2, [r4, #4]
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	f7f6 f874 	bl	80001d0 <memchr>
 800a0e8:	b108      	cbz	r0, 800a0ee <_printf_i+0x1e6>
 800a0ea:	1b80      	subs	r0, r0, r6
 800a0ec:	6060      	str	r0, [r4, #4]
 800a0ee:	6863      	ldr	r3, [r4, #4]
 800a0f0:	6123      	str	r3, [r4, #16]
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0f8:	e7aa      	b.n	800a050 <_printf_i+0x148>
 800a0fa:	6923      	ldr	r3, [r4, #16]
 800a0fc:	4632      	mov	r2, r6
 800a0fe:	4649      	mov	r1, r9
 800a100:	4640      	mov	r0, r8
 800a102:	47d0      	blx	sl
 800a104:	3001      	adds	r0, #1
 800a106:	d0ad      	beq.n	800a064 <_printf_i+0x15c>
 800a108:	6823      	ldr	r3, [r4, #0]
 800a10a:	079b      	lsls	r3, r3, #30
 800a10c:	d413      	bmi.n	800a136 <_printf_i+0x22e>
 800a10e:	68e0      	ldr	r0, [r4, #12]
 800a110:	9b03      	ldr	r3, [sp, #12]
 800a112:	4298      	cmp	r0, r3
 800a114:	bfb8      	it	lt
 800a116:	4618      	movlt	r0, r3
 800a118:	e7a6      	b.n	800a068 <_printf_i+0x160>
 800a11a:	2301      	movs	r3, #1
 800a11c:	4632      	mov	r2, r6
 800a11e:	4649      	mov	r1, r9
 800a120:	4640      	mov	r0, r8
 800a122:	47d0      	blx	sl
 800a124:	3001      	adds	r0, #1
 800a126:	d09d      	beq.n	800a064 <_printf_i+0x15c>
 800a128:	3501      	adds	r5, #1
 800a12a:	68e3      	ldr	r3, [r4, #12]
 800a12c:	9903      	ldr	r1, [sp, #12]
 800a12e:	1a5b      	subs	r3, r3, r1
 800a130:	42ab      	cmp	r3, r5
 800a132:	dcf2      	bgt.n	800a11a <_printf_i+0x212>
 800a134:	e7eb      	b.n	800a10e <_printf_i+0x206>
 800a136:	2500      	movs	r5, #0
 800a138:	f104 0619 	add.w	r6, r4, #25
 800a13c:	e7f5      	b.n	800a12a <_printf_i+0x222>
 800a13e:	bf00      	nop
 800a140:	0800d2b9 	.word	0x0800d2b9
 800a144:	0800d2ca 	.word	0x0800d2ca

0800a148 <memmove>:
 800a148:	4288      	cmp	r0, r1
 800a14a:	b510      	push	{r4, lr}
 800a14c:	eb01 0402 	add.w	r4, r1, r2
 800a150:	d902      	bls.n	800a158 <memmove+0x10>
 800a152:	4284      	cmp	r4, r0
 800a154:	4623      	mov	r3, r4
 800a156:	d807      	bhi.n	800a168 <memmove+0x20>
 800a158:	1e43      	subs	r3, r0, #1
 800a15a:	42a1      	cmp	r1, r4
 800a15c:	d008      	beq.n	800a170 <memmove+0x28>
 800a15e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a162:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a166:	e7f8      	b.n	800a15a <memmove+0x12>
 800a168:	4402      	add	r2, r0
 800a16a:	4601      	mov	r1, r0
 800a16c:	428a      	cmp	r2, r1
 800a16e:	d100      	bne.n	800a172 <memmove+0x2a>
 800a170:	bd10      	pop	{r4, pc}
 800a172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a17a:	e7f7      	b.n	800a16c <memmove+0x24>

0800a17c <_sbrk_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	4d06      	ldr	r5, [pc, #24]	@ (800a198 <_sbrk_r+0x1c>)
 800a180:	2300      	movs	r3, #0
 800a182:	4604      	mov	r4, r0
 800a184:	4608      	mov	r0, r1
 800a186:	602b      	str	r3, [r5, #0]
 800a188:	f7f8 ffd2 	bl	8003130 <_sbrk>
 800a18c:	1c43      	adds	r3, r0, #1
 800a18e:	d102      	bne.n	800a196 <_sbrk_r+0x1a>
 800a190:	682b      	ldr	r3, [r5, #0]
 800a192:	b103      	cbz	r3, 800a196 <_sbrk_r+0x1a>
 800a194:	6023      	str	r3, [r4, #0]
 800a196:	bd38      	pop	{r3, r4, r5, pc}
 800a198:	20000618 	.word	0x20000618

0800a19c <memcpy>:
 800a19c:	440a      	add	r2, r1
 800a19e:	4291      	cmp	r1, r2
 800a1a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1a4:	d100      	bne.n	800a1a8 <memcpy+0xc>
 800a1a6:	4770      	bx	lr
 800a1a8:	b510      	push	{r4, lr}
 800a1aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1b2:	4291      	cmp	r1, r2
 800a1b4:	d1f9      	bne.n	800a1aa <memcpy+0xe>
 800a1b6:	bd10      	pop	{r4, pc}

0800a1b8 <_realloc_r>:
 800a1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1bc:	4680      	mov	r8, r0
 800a1be:	4615      	mov	r5, r2
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	b921      	cbnz	r1, 800a1ce <_realloc_r+0x16>
 800a1c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1c8:	4611      	mov	r1, r2
 800a1ca:	f7ff bc4b 	b.w	8009a64 <_malloc_r>
 800a1ce:	b92a      	cbnz	r2, 800a1dc <_realloc_r+0x24>
 800a1d0:	f7ff fbdc 	bl	800998c <_free_r>
 800a1d4:	2400      	movs	r4, #0
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1dc:	f000 f81a 	bl	800a214 <_malloc_usable_size_r>
 800a1e0:	4285      	cmp	r5, r0
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	d802      	bhi.n	800a1ec <_realloc_r+0x34>
 800a1e6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a1ea:	d8f4      	bhi.n	800a1d6 <_realloc_r+0x1e>
 800a1ec:	4629      	mov	r1, r5
 800a1ee:	4640      	mov	r0, r8
 800a1f0:	f7ff fc38 	bl	8009a64 <_malloc_r>
 800a1f4:	4607      	mov	r7, r0
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	d0ec      	beq.n	800a1d4 <_realloc_r+0x1c>
 800a1fa:	42b5      	cmp	r5, r6
 800a1fc:	462a      	mov	r2, r5
 800a1fe:	4621      	mov	r1, r4
 800a200:	bf28      	it	cs
 800a202:	4632      	movcs	r2, r6
 800a204:	f7ff ffca 	bl	800a19c <memcpy>
 800a208:	4621      	mov	r1, r4
 800a20a:	4640      	mov	r0, r8
 800a20c:	f7ff fbbe 	bl	800998c <_free_r>
 800a210:	463c      	mov	r4, r7
 800a212:	e7e0      	b.n	800a1d6 <_realloc_r+0x1e>

0800a214 <_malloc_usable_size_r>:
 800a214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a218:	1f18      	subs	r0, r3, #4
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	bfbc      	itt	lt
 800a21e:	580b      	ldrlt	r3, [r1, r0]
 800a220:	18c0      	addlt	r0, r0, r3
 800a222:	4770      	bx	lr

0800a224 <_init>:
 800a224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a226:	bf00      	nop
 800a228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a22a:	bc08      	pop	{r3}
 800a22c:	469e      	mov	lr, r3
 800a22e:	4770      	bx	lr

0800a230 <_fini>:
 800a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a232:	bf00      	nop
 800a234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a236:	bc08      	pop	{r3}
 800a238:	469e      	mov	lr, r3
 800a23a:	4770      	bx	lr
