hdl_lib_name = cdp1802
hdl_library_clause_name = cdp1802_lib
hdl_lib_uses_synth = 
hdl_lib_uses_sim = 
hdl_lib_technology = 

synth_files =
    src/vhdl/cdp1802_pkg.vhd
    src/vhdl/instr_pkg.vhd
    src/vhdl/dff.vhd
    src/vhdl/ff.vhd
    src/vhdl/reg.vhd
    src/vhdl/amux.vhd
    src/vhdl/dmux.vhd
    src/vhdl/alu.vhd
    src/vhdl/reg_R.vhd
    src/vhdl/control.vhd
    src/vhdl/instr.vhd
    src/vhdl/cdp1802.vhd
    src/vhdl/ram.vhd
    src/vhdl/io_out.vhd
    src/vhdl/io_inp.vhd
    src/vhdl/cdp18.vhd
    src/vhdl/cs1800_cpu.vhd
    src/vhdl/cs1800.vhd

test_bench_files = 
    tb/vhdl/tb_reg_R.vhd
    tb/vhdl/tb_cdp1802.vhd
    tb/vhdl/tb_cdp18.vhd
    tb/vhdl/tb_cs1800.vhd

regression_test_vhdl = 
    
[modelsim_project_file]


[quartus_project_file]

