{
    "DESIGN_NAME": "puf_serial",
    "VERILOG_FILES": ["dir::puf_serial.sv"],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clock"
  }