$date
	Tue Aug 22 19:49:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module registers_tb $end
$scope module u_registers $end
$var wire 8 ! ADDR [7:0] $end
$var wire 1 " AS_ $end
$var wire 1 # CLK $end
$var wire 1 $ CLR_FLUSHFIFO $end
$var wire 1 % DMAC_ $end
$var wire 1 & FIFOEMPTY $end
$var wire 1 ' FIFOFULL $end
$var wire 1 ( INTA_I $end
$var wire 32 ) MID [31:0] $end
$var wire 32 * MOD [31:0] $end
$var wire 1 + RST_ $end
$var wire 1 , RW $end
$var wire 1 - STOPFLUSH $end
$var wire 1 . h_0C $end
$var wire 1 / WTC_RD_ $end
$var wire 32 0 WTC [31:0] $end
$var wire 1 1 WDREGREQ $end
$var wire 1 2 ST_DMA $end
$var wire 1 3 SP_DMA $end
$var wire 1 4 REG_DSK_ $end
$var wire 1 5 PRESET $end
$var wire 1 6 ISTR_RD_ $end
$var wire 9 7 ISTR_O [8:0] $end
$var wire 32 8 ISTR [31:0] $end
$var wire 1 9 INT_O_ $end
$var wire 1 : INTENA $end
$var wire 1 ; FLUSH_ $end
$var wire 1 < DMAENA $end
$var wire 1 = DMADIR $end
$var wire 1 > CONTR_WR $end
$var wire 1 ? CONTR_RD_ $end
$var wire 9 @ CNTR_O [8:0] $end
$var wire 32 A CNTR [31:0] $end
$var wire 1 B CLR_INT $end
$var wire 1 C ACR_WR $end
$var reg 1 D A1 $end
$var reg 1 E FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 C ACR_WR $end
$var wire 8 F ADDR [7:0] $end
$var wire 1 G ADDR_VALID $end
$var wire 1 " AS_ $end
$var wire 1 B CLR_INT $end
$var wire 1 ? CONTR_RD_ $end
$var wire 1 > CONTR_WR $end
$var wire 1 % DMAC_ $end
$var wire 1 ; FLUSH_ $end
$var wire 1 6 ISTR_RD_ $end
$var wire 1 , RW $end
$var wire 1 3 SP_DMA $end
$var wire 1 2 ST_DMA $end
$var wire 1 1 WDREGREQ $end
$var wire 1 / WTC_RD_ $end
$var wire 1 H h_04 $end
$var wire 1 I h_08 $end
$var wire 1 . h_0C $end
$var wire 1 J h_10 $end
$var wire 1 K h_14 $end
$var wire 1 L h_18 $end
$var wire 1 M h_1C $end
$var wire 1 N h_3C $end
$var wire 1 = DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 # CLK $end
$var wire 1 O CLR_DMAENA $end
$var wire 1 > CONTR_WR $end
$var wire 9 P MID [8:0] $end
$var wire 1 + RESET_ $end
$var wire 1 3 SP_DMA $end
$var wire 1 2 ST_DMA $end
$var wire 9 Q CNTR_O [8:0] $end
$var reg 1 = DMADIR $end
$var reg 1 < DMAENA $end
$var reg 1 : INTENA $end
$var reg 1 5 PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 # CLK $end
$var wire 1 B CLR_INT $end
$var wire 1 R CLR_INT_ $end
$var wire 1 & FIFOEMPTY $end
$var wire 1 ' FIFOFULL $end
$var wire 1 S INT $end
$var wire 1 ( INTA_I $end
$var wire 1 : INTENA $end
$var wire 1 6 ISTR_RD_ $end
$var wire 1 + RESET_ $end
$var wire 9 T ISTR_O [8:0] $end
$var wire 1 9 INT_O_ $end
$var reg 1 U E_INT $end
$var reg 1 V FE $end
$var reg 1 W FF $end
$var reg 1 X INTS $end
$var reg 1 Y INT_F $end
$var reg 1 Z INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 " AS_ $end
$var wire 1 # CLK $end
$var wire 1 [ CYCLE_ACTIVE $end
$var wire 1 % DMAC_ $end
$var wire 1 1 WDREGREQ $end
$var wire 1 . h_0C $end
$var reg 1 4 REG_DSK_ $end
$var reg 3 \ TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 \
0[
xZ
xY
xX
xW
xV
xU
b0xxxx00xx T
xS
1R
bx000x0xx0 Q
bx P
0O
0N
0M
0L
0K
0J
0I
0H
0G
b1000 F
xE
xD
0C
0B
bz A
bx000x0xx0 @
1?
0>
x=
x<
1;
x:
x9
bz 8
b0xxxx00xx 7
16
x5
14
03
02
01
bz 0
1/
0.
0-
1,
1+
bz *
bx )
1(
0'
1&
1%
1$
0#
1"
b1000 !
$end
#200
1#
#400
19
0S
0E
1V
0W
0Z
0U
0X
b1 7
b1 T
0Y
0<
0D
05
0:
b0 @
b0 Q
0=
0$
0R
1O
0#
0+
#600
1#
#800
0#
#1000
1#
#1200
1$
1R
0O
0#
1+
#1400
1#
#1600
0#
0%
#1800
1#
#2000
b0 *
b0 A
0?
1I
1[
1G
0#
0"
#2200
b1 \
1#
#2400
0#
#2600
b10 \
1#
#2800
0#
#3000
b11 \
1#
#3200
04
0#
#3400
b100 \
1#
#3600
0#
#3800
b101 \
1#
#4000
0#
#4200
b110 \
1#
#4400
14
b0 \
bz *
bz A
1?
0I
0[
0G
0#
1"
#4600
1#
#4800
0#
1%
#5000
1#
#5200
0#
#5400
1#
#5600
0#
b10000 !
b10000 F
#5800
1#
#6000
0#
0%
#6200
1#
#6400
12
1J
1[
1G
0#
0"
#6600
b100000000 @
b100000000 Q
1<
b1 \
1#
#6800
0#
#7000
b10 \
1#
#7200
0#
#7400
b11 \
1#
#7600
04
0#
#7800
b100 \
1#
#8000
0#
#8200
b101 \
1#
#8400
0#
#8600
b110 \
1#
#8800
14
b0 \
02
0J
0[
0G
0#
1"
#9000
1#
#9200
0#
1%
#9400
1#
#9600
0#
#9800
1#
#10000
0#
b1000 !
b1000 F
#10200
1#
#10400
0#
0%
#10600
1#
#10800
b100000000 *
b100000000 A
0?
1I
1[
1G
0#
0"
#11000
b1 \
1#
#11200
0#
#11400
b10 \
1#
#11600
0#
#11800
b11 \
1#
#12000
04
0#
#12200
b100 \
1#
#12400
0#
#12600
b101 \
1#
#12800
0#
#13000
b110 \
1#
#13200
14
b0 \
bz *
bz A
1?
0I
0[
0G
0#
1"
#13400
1#
#13600
0#
1%
#13800
1#
#14000
0#
#14200
1#
#14400
0#
b111100 !
b111100 F
#14600
1#
#14800
0#
0%
#15000
1#
#15200
b0 @
b0 Q
0<
1O
13
1N
1[
1G
0#
0"
#15400
b1 \
1#
#15600
0#
#15800
b10 \
1#
#16000
0#
#16200
b11 \
1#
#16400
04
0#
#16600
b100 \
1#
#16800
0#
#17000
b101 \
1#
#17200
0#
#17400
b110 \
1#
#17600
14
b0 \
0O
03
0N
0[
0G
0#
1"
#17800
1#
#18000
0#
1%
#18200
1#
#18400
0#
#18600
1#
#18800
0#
b1000 !
b1000 F
#19000
1#
#19200
0#
0%
#19400
1#
#19600
b0 *
b0 A
0?
1I
1[
1G
0#
0"
#19800
b1 \
1#
#20000
0#
#20200
b10 \
1#
#20400
0#
#20600
b11 \
1#
#20800
04
0#
#21000
b100 \
1#
#21200
0#
#21400
b101 \
1#
#21600
0#
#21800
b110 \
1#
#22000
14
b0 \
bz *
bz A
1?
0I
0[
0G
0#
1"
#22200
1#
#22400
0#
1%
#22600
1#
#22800
0#
#23000
1#
#23200
0#
b100 !
b100 F
#23400
1#
#23600
0#
0%
#23800
1#
#24000
b100 *
b100 A
b100 8
b100 0
0/
1H
1[
1G
0#
0"
#24200
b1 \
1#
#24400
0#
#24600
b10 \
1#
#24800
0#
#25000
b11 \
1#
#25200
04
0#
#25400
b100 \
1#
#25600
0#
#25800
b101 \
1#
#26000
0#
#26200
b110 \
1#
#26400
14
b0 \
bz *
bz A
bz 8
bz 0
1/
0H
0[
0G
0#
1"
#26600
1#
#26800
0#
1%
#27000
1#
#27200
0#
#27400
1#
#27600
0#
b11100 !
b11100 F
#27800
1#
#28000
0#
0%
#28200
1#
#28400
b1 *
b1 A
b1 8
06
1M
1[
1G
0#
0"
#28600
b11100001 *
b11100001 A
b11100001 8
1U
1X
b11100001 7
b11100001 T
1Y
b1 \
1#
#28800
0#
#29000
b10 \
1#
#29200
0#
#29400
b11 \
1#
#29600
04
0#
#29800
b100 \
1#
#30000
0#
#30200
b101 \
1#
#30400
0#
#30600
b110 \
1#
#30800
14
b0 \
bz *
bz A
bz 8
16
0M
0[
0G
0#
1"
#31000
1#
#31200
0#
1%
#31400
1#
#31600
0#
#31800
1#
#32000
0#
