<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P_siki.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="clk_changer.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clk_changer_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clk_changer.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="siki.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="siki.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="siki.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="siki.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="siki.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="siki.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="siki.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="siki.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="siki.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="siki.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="siki.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="siki.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="siki.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="siki.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="siki.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="siki.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="siki.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="siki.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="siki.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="siki.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="siki.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="siki.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="siki.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="siki_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="siki_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="siki_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="siki_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="siki_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="siki_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="siki_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="siki_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="siki_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="siki_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="siki_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="siki_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="siki_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="siki_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="siki_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1455419121" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1455419121">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1455419121" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6232090397832364020" xil_pn:start_ts="1455419121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455419825" xil_pn:in_ck="-5722160508155066880" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4598815348958202094" xil_pn:start_ts="1455419825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo8.vhd"/>
      <outfile xil_pn:name="ipcore_dir/output_buf.ngc"/>
      <outfile xil_pn:name="ipcore_dir/output_buf.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455425194" xil_pn:in_ck="-1949667285966862210" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9097574382695911866" xil_pn:start_ts="1455425193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_changer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1455419121" xil_pn:in_ck="3922938212684653773" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2933210331134281007" xil_pn:start_ts="1455419121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455419121" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7074575015319823624" xil_pn:start_ts="1455419121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455425418" xil_pn:in_ck="-5052153265564409744" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-3826316334351921538" xil_pn:start_ts="1455425194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="siki.lso"/>
      <outfile xil_pn:name="siki.ngc"/>
      <outfile xil_pn:name="siki.ngr"/>
      <outfile xil_pn:name="siki.prj"/>
      <outfile xil_pn:name="siki.stx"/>
      <outfile xil_pn:name="siki.syr"/>
      <outfile xil_pn:name="siki.xst"/>
      <outfile xil_pn:name="siki_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1455419643" xil_pn:in_ck="-3414293357981361517" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6395390214028100677" xil_pn:start_ts="1455419643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455425427" xil_pn:in_ck="9015566728906231918" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4615172910018594111" xil_pn:start_ts="1455425418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="siki.bld"/>
      <outfile xil_pn:name="siki.ngd"/>
      <outfile xil_pn:name="siki_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1455425576" xil_pn:in_ck="5922611740487396618" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="7754964544515340855" xil_pn:start_ts="1455425427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="siki.pcf"/>
      <outfile xil_pn:name="siki_map.map"/>
      <outfile xil_pn:name="siki_map.mrp"/>
      <outfile xil_pn:name="siki_map.ncd"/>
      <outfile xil_pn:name="siki_map.ngm"/>
      <outfile xil_pn:name="siki_map.xrpt"/>
      <outfile xil_pn:name="siki_summary.xml"/>
      <outfile xil_pn:name="siki_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1455425928" xil_pn:in_ck="4257875139223843107" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="377729956345640697" xil_pn:start_ts="1455425576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="siki.ncd"/>
      <outfile xil_pn:name="siki.pad"/>
      <outfile xil_pn:name="siki.par"/>
      <outfile xil_pn:name="siki.ptwx"/>
      <outfile xil_pn:name="siki.unroutes"/>
      <outfile xil_pn:name="siki.xpi"/>
      <outfile xil_pn:name="siki_pad.csv"/>
      <outfile xil_pn:name="siki_pad.txt"/>
      <outfile xil_pn:name="siki_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1455425976" xil_pn:in_ck="5041038864115" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="-4008143788065839743" xil_pn:start_ts="1455425928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="siki.bgn"/>
      <outfile xil_pn:name="siki.bit"/>
      <outfile xil_pn:name="siki.drc"/>
      <outfile xil_pn:name="siki.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1455425928" xil_pn:in_ck="5922611740487396486" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1455425915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="siki.twr"/>
      <outfile xil_pn:name="siki.twx"/>
    </transform>
  </transforms>

</generated_project>
