
---------- Begin Simulation Statistics ----------
final_tick                                13985215500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252351                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   427418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.15                       # Real time elapsed on the host
host_tick_rate                              296583105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11899479                       # Number of instructions simulated
sim_ops                                      20154641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013985                       # Number of seconds simulated
sim_ticks                                 13985215500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1899479                       # Number of instructions committed
system.cpu0.committedOps                      3226710                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.725313                       # CPI: cycles per instruction
system.cpu0.discardedOps                       904063                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     346178                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2024                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1228059                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4373                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22912509                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067910                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     623627                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          176                       # TLB misses on write requests
system.cpu0.numCycles                        27970423                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.07%      0.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1791308     55.51%     55.58% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.60% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.64% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.65% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.71% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.71% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.75% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.03%     55.77% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.77% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      6.19%     61.97% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      4.13%     66.11% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     66.16% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1092038     33.84%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3226710                       # Class of committed instruction
system.cpu0.tickCycles                        5057914                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.797043                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872100                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2407                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003220                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5042988                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357520                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443290                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          184                       # TLB misses on write requests
system.cpu1.numCycles                        27970431                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927443                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        320579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          158                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            158                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              13957                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146376                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13393                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146853                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146853                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       481389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       481389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19659904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19659904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19659904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160810                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160810    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160810                       # Request fanout histogram
system.membus.reqLayer4.occupancy           977668500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          849923250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       614686                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          614686                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       614686                       # number of overall hits
system.cpu0.icache.overall_hits::total         614686                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8898                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8898                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8898                       # number of overall misses
system.cpu0.icache.overall_misses::total         8898                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    241537000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    241537000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    241537000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    241537000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       623584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       623584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       623584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       623584                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014269                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014269                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014269                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014269                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27145.088784                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27145.088784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27145.088784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27145.088784                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8882                       # number of writebacks
system.cpu0.icache.writebacks::total             8882                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8898                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8898                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8898                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    232639000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    232639000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    232639000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    232639000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014269                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014269                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014269                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014269                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26145.088784                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26145.088784                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26145.088784                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26145.088784                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8882                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       614686                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         614686                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    241537000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    241537000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       623584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       623584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014269                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014269                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27145.088784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27145.088784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8898                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8898                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    232639000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    232639000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26145.088784                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26145.088784                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999020                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             623584                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8898                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            70.081367                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999020                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4997570                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4997570                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1264176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1264176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1264176                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1264176                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       302774                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        302774                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       302774                       # number of overall misses
system.cpu0.dcache.overall_misses::total       302774                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23549873000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23549873000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23549873000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23549873000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1566950                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1566950                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1566950                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1566950                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.193225                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.193225                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.193225                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.193225                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77780.367535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77780.367535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77780.367535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77780.367535                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       146257                       # number of writebacks
system.cpu0.dcache.writebacks::total           146257                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       142157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       142157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       142157                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       142157                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       160617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       160617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       160617                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       160617                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11922857500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11922857500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11922857500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11922857500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102503                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74231.603753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74231.603753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74231.603753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74231.603753                       # average overall mshr miss latency
system.cpu0.dcache.replacements                160600                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       327243                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         327243                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    427348500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    427348500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       343644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       343644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.047727                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047727                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26056.246570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26056.246570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    397964000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    397964000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.046848                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.046848                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24719.796261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24719.796261                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       936933                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        936933                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       286373                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       286373                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23122524500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23122524500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1223306                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1223306                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.234098                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.234098                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80742.683493                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80742.683493                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       141855                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       141855                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       144518                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       144518                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11524893500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11524893500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79747.114546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79747.114546                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1424792                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           160616                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.870797                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12696216                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12696216                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429377                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429377                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429377                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429377                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13866                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13866                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13866                       # number of overall misses
system.cpu1.icache.overall_misses::total        13866                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    317920500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    317920500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    317920500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    317920500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443243                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005675                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005675                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005675                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005675                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22928.061445                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22928.061445                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22928.061445                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22928.061445                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13850                       # number of writebacks
system.cpu1.icache.writebacks::total            13850                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13866                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13866                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    304054500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    304054500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    304054500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    304054500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005675                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005675                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005675                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005675                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21928.061445                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21928.061445                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21928.061445                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21928.061445                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13850                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13866                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13866                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    317920500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    317920500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22928.061445                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22928.061445                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    304054500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    304054500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005675                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005675                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21928.061445                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21928.061445                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443243                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13866                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.203880                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559810                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559810                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861315                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861315                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861710                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861710                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233619                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233619                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4074623480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4074623480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4074623480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4074623480                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087938                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087938                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095329                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095329                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038328                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038328                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17979.743804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17979.743804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17441.318900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17441.318900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         6663                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.067308                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61035                       # number of writebacks
system.cpu1.dcache.writebacks::total            61035                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8988                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8988                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217635                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221378                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221378                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3611314000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3611314000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3931764500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3931764500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16593.443150                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16593.443150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17760.412055                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17760.412055                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221362                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163202                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163202                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2420087000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2420087000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14828.782736                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14828.782736                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2230483500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2230483500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13714.742920                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13714.742920                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878268                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878268                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63421                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63421                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1654536480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1654536480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032663                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032663                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26088.148720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26088.148720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1380830500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1380830500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25105.552626                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25105.552626                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          395                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          395                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6996                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6996                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.946557                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.946557                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    320450500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    320450500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 85613.278119                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 85613.278119                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083088                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221378                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478286                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984010                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984010                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206453                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243948                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7186                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18330                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11979                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206453                       # number of overall hits
system.l2.overall_hits::total                  243948                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            142287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14925                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160811                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1712                       # number of overall misses
system.l2.overall_misses::.cpu0.data           142287                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1887                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14925                       # number of overall misses
system.l2.overall_misses::total                160811                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    139453000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11419558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1282146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12993702000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    139453000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11419558000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152544500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1282146500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12993702000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          160617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404759                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         160617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404759                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.192403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.885878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.136088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.192403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.885878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.136088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81456.191589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80257.212535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80839.692634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85905.963149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80801.077041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81456.191589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80257.212535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80839.692634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85905.963149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80801.077041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146376                       # number of writebacks
system.l2.writebacks::total                    146376                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       142287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       142287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160811                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    122333000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   9996698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133674500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1132896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11385602000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    122333000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   9996698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133674500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1132896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11385602000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.192403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.885878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.136088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.192403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.885878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.136088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397301                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71456.191589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70257.282816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70839.692634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75905.963149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70801.139226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71456.191589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70257.282816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70839.692634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75905.963149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70801.139226                       # average overall mshr miss latency
system.l2.replacements                         159908                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207292                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207292                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22732                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22732                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22732                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22732                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         139398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146854                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11185374000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    652387000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11837761000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.964572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80240.562992                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87498.256438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80609.047081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       139398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9791404000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    577827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10369231000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.964572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.736040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70240.634729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77498.256438                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70609.115176                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    139453000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    291997500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.192403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.136088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81456.191589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80839.692634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81132.953598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    122333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133674500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    256007500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.192403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.136088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71456.191589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70839.692634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71132.953598                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158908                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    234184000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    629759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    863943500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.179452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81060.574593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84316.441291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83408.331724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    205294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    555069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    760363500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.179452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71060.574593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74316.441291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73408.331724                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.328385                       # Cycle average of tags in use
system.l2.tags.total_refs                      809432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    160932                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.029652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.053439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.718011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      375.937468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       86.265195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      549.354272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.367126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.084243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.536479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6636548                       # Number of tag accesses
system.l2.tags.data_accesses                  6636548                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        109568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9106304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        955200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10291840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       109568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        230336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9368064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9368064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         142286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7834559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        651137911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8635405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68300699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735908574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7834559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8635405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16469964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      669854819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            669854819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      669854819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7834559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       651137911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8635405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68300699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1405763393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    142239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000280360750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9123                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9123                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              459826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146376                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1739157000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  803690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752994500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10819.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29569.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    680.752061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   474.536964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.670027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3647     12.63%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3916     13.56%     26.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1605      5.56%     31.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1143      3.96%     35.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1273      4.41%     40.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          687      2.38%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          679      2.35%     44.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          801      2.77%     47.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15119     52.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.618766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.806443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.732431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8950     98.10%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            97      1.06%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            41      0.45%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.320612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8955     98.16%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.12%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101      1.11%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      0.56%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9123                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10287232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9366656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10291840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9368064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       669.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    669.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13985186000                       # Total gap between requests
system.mem_ctrls.avgGap                      45526.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       109568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9103296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       953600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9366656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7834559.288700270467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 650922826.323269724846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8635405.010384000838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68186292.874786227942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 669754141.436004281044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       142286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52134500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4125972000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56277250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    518610750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 346086861750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30452.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28997.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29823.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34747.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2364368.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            103380060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             54944010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           577461780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          382365000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5075103300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1096551840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8393699430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.183775                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2782723750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10735531750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            102758880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54617640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           570207540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          381602880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5147296650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1035757440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8396134470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.357890                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2624441750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10893813750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       353668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22732                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199518                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22764                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       481833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1214211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19639872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1773824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18074432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40626048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          159908                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9368064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           564667                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000282                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 564508     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    159      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             564667                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634750500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332113407                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20815966                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         241453938                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13360473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13985215500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
