;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 26-Oct-15 03:13:05 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x03290000  	809
0x0008	0x031D0000  	797
0x000C	0x031D0000  	797
0x0010	0x031D0000  	797
0x0014	0x031D0000  	797
0x0018	0x031D0000  	797
0x001C	0x031D0000  	797
0x0020	0x031D0000  	797
0x0024	0x031D0000  	797
0x0028	0x031D0000  	797
0x002C	0x031D0000  	797
0x0030	0x031D0000  	797
0x0034	0x031D0000  	797
0x0038	0x031D0000  	797
0x003C	0x031D0000  	797
0x0040	0x031D0000  	797
0x0044	0x031D0000  	797
0x0048	0x031D0000  	797
0x004C	0x031D0000  	797
0x0050	0x031D0000  	797
0x0054	0x031D0000  	797
0x0058	0x031D0000  	797
0x005C	0x031D0000  	797
0x0060	0x031D0000  	797
0x0064	0x031D0000  	797
0x0068	0x031D0000  	797
0x006C	0x031D0000  	797
0x0070	0x031D0000  	797
0x0074	0x031D0000  	797
0x0078	0x031D0000  	797
0x007C	0x031D0000  	797
0x0080	0x031D0000  	797
0x0084	0x031D0000  	797
0x0088	0x031D0000  	797
0x008C	0x031D0000  	797
0x0090	0x031D0000  	797
0x0094	0x031D0000  	797
0x0098	0x031D0000  	797
0x009C	0x031D0000  	797
0x00A0	0x031D0000  	797
0x00A4	0x031D0000  	797
0x00A8	0x031D0000  	797
0x00AC	0x031D0000  	797
0x00B0	0x031D0000  	797
0x00B4	0x031D0000  	797
0x00B8	0x031D0000  	797
0x00BC	0x031D0000  	797
0x00C0	0x031D0000  	797
0x00C4	0x031D0000  	797
0x00C8	0x031D0000  	797
0x00CC	0x031D0000  	797
0x00D0	0x031D0000  	797
0x00D4	0x031D0000  	797
0x00D8	0x031D0000  	797
0x00DC	0x031D0000  	797
0x00E0	0x031D0000  	797
0x00E4	0x031D0000  	797
0x00E8	0x031D0000  	797
0x00EC	0x031D0000  	797
0x00F0	0x031D0000  	797
0x00F4	0x031D0000  	797
0x00F8	0x031D0000  	797
0x00FC	0x031D0000  	797
0x0100	0x031D0000  	797
0x0104	0x031D0000  	797
0x0108	0x031D0000  	797
0x010C	0x031D0000  	797
0x0110	0x031D0000  	797
0x0114	0x031D0000  	797
0x0118	0x031D0000  	797
0x011C	0x031D0000  	797
0x0120	0x031D0000  	797
0x0124	0x031D0000  	797
0x0128	0x031D0000  	797
0x012C	0x031D0000  	797
; end of ____SysVT
_main:
;Ex_5.c, 12 :: 		void main()
0x0328	0xB081    SUB	SP, SP, #4
0x032A	0xF000F837  BL	924
0x032E	0xF000F8AD  BL	1164
0x0332	0xF7FFFFE9  BL	776
;Ex_5.c, 14 :: 		unsigned int duty = 0;
; duty start address is: 0 (R0)
0x0336	0xF2400000  MOVW	R0, #0
;Ex_5.c, 16 :: 		setup();
0x033A	0xF8AD0000  STRH	R0, [SP, #0]
; duty end address is: 0 (R0)
0x033E	0xF7FFFFD7  BL	_setup+0
0x0342	0xF8BD0000  LDRH	R0, [SP, #0]
0x0346	0xB281    UXTH	R1, R0
;Ex_5.c, 18 :: 		while(1)
L_main0:
;Ex_5.c, 20 :: 		while(duty < 1600)
; duty start address is: 4 (R1)
; duty end address is: 4 (R1)
L_main2:
; duty start address is: 4 (R1)
0x0348	0xF5B16FC8  CMP	R1, #1600
0x034C	0xD20F    BCS	L_main3
;Ex_5.c, 22 :: 		TIM1_CCR1 = duty;
0x034E	0x4812    LDR	R0, [PC, #72]
0x0350	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 23 :: 		duty++;
0x0352	0x1C49    ADDS	R1, R1, #1
0x0354	0xB289    UXTH	R1, R1
;Ex_5.c, 24 :: 		delay_ms(1);
0x0356	0xF64267DF  MOVW	R7, #11999
0x035A	0xF2C00700  MOVT	R7, #0
0x035E	0xBF00    NOP
0x0360	0xBF00    NOP
L_main4:
0x0362	0x1E7F    SUBS	R7, R7, #1
0x0364	0xD1FD    BNE	L_main4
0x0366	0xBF00    NOP
0x0368	0xBF00    NOP
0x036A	0xBF00    NOP
;Ex_5.c, 25 :: 		}
0x036C	0xE7EC    B	L_main2
L_main3:
;Ex_5.c, 26 :: 		while(duty > 0)
L_main6:
; duty end address is: 4 (R1)
; duty start address is: 4 (R1)
0x036E	0x2900    CMP	R1, #0
0x0370	0xD90F    BLS	L_main7
;Ex_5.c, 28 :: 		TIM1_CCR1 = duty;
0x0372	0x4809    LDR	R0, [PC, #36]
0x0374	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 29 :: 		duty--;
0x0376	0x1E49    SUBS	R1, R1, #1
0x0378	0xB289    UXTH	R1, R1
;Ex_5.c, 30 :: 		delay_ms(1);
0x037A	0xF64267DF  MOVW	R7, #11999
0x037E	0xF2C00700  MOVT	R7, #0
L_main8:
0x0382	0x1E7F    SUBS	R7, R7, #1
0x0384	0xD1FD    BNE	L_main8
0x0386	0xBF00    NOP
0x0388	0xBF00    NOP
0x038A	0xBF00    NOP
0x038C	0xBF00    NOP
0x038E	0xBF00    NOP
;Ex_5.c, 31 :: 		}
0x0390	0xE7ED    B	L_main6
L_main7:
;Ex_5.c, 33 :: 		};
; duty end address is: 4 (R1)
0x0392	0xE7D9    B	L_main0
;Ex_5.c, 34 :: 		}
L_end_main:
L__main_end_loop:
0x0394	0xE7FE    B	L__main_end_loop
0x0396	0xBF00    NOP
0x0398	0x2C344001  	TIM1_CCR1+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0250	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0252	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0256	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x025A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x025E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0260	0xB001    ADD	SP, SP, #4
0x0262	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x02B4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x02B6	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x02BA	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x02BE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x02C2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x02C4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x02C8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x02CA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x02CC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x02CE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x02D2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x02D6	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x02D8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x02DC	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x02DE	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x02E0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x02E4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x02E8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x02EA	0xB001    ADD	SP, SP, #4
0x02EC	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_5.c, 37 :: 		void setup()
0x02F0	0xB081    SUB	SP, SP, #4
0x02F2	0xF8CDE000  STR	LR, [SP, #0]
;Ex_5.c, 39 :: 		setup_IO();
0x02F6	0xF7FFFF1B  BL	_setup_IO+0
;Ex_5.c, 40 :: 		setup_TIM1();
0x02FA	0xF7FFFF4F  BL	_setup_TIM1+0
;Ex_5.c, 41 :: 		}
L_end_setup:
0x02FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0302	0xB001    ADD	SP, SP, #4
0x0304	0x4770    BX	LR
; end of _setup
_setup_IO:
;Ex_5.c, 44 :: 		void setup_IO()
;Ex_5.c, 46 :: 		AFIO_enable(true);
0x0130	0x2201    MOVS	R2, #1
0x0132	0xB252    SXTB	R2, R2
0x0134	0x4813    LDR	R0, [PC, #76]
0x0136	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 47 :: 		AFIO_remap(TIM1_not_remapped);
0x0138	0x4813    LDR	R0, [PC, #76]
0x013A	0x6801    LDR	R1, [R0, #0]
0x013C	0x4812    LDR	R0, [PC, #72]
0x013E	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 49 :: 		enable_GPIOA(true);
0x0140	0x4812    LDR	R0, [PC, #72]
0x0142	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 50 :: 		setup_GPIOA(8, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO13:
0x0144	0x4812    LDR	R0, [PC, #72]
0x0146	0x6801    LDR	R1, [R0, #0]
0x0148	0xF06F000F  MVN	R0, #15
0x014C	0x4001    ANDS	R1, R0
0x014E	0x4810    LDR	R0, [PC, #64]
0x0150	0x6001    STR	R1, [R0, #0]
0x0152	0x480F    LDR	R0, [PC, #60]
0x0154	0x6800    LDR	R0, [R0, #0]
0x0156	0xF040010B  ORR	R1, R0, #11
0x015A	0x480D    LDR	R0, [PC, #52]
0x015C	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 52 :: 		enable_GPIOB(true);
0x015E	0x2101    MOVS	R1, #1
0x0160	0xB249    SXTB	R1, R1
0x0162	0x480C    LDR	R0, [PC, #48]
0x0164	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 53 :: 		setup_GPIOB(13, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO24:
0x0166	0x480C    LDR	R0, [PC, #48]
0x0168	0x6801    LDR	R1, [R0, #0]
0x016A	0xF46F0070  MVN	R0, #15728640
0x016E	0x4001    ANDS	R1, R0
0x0170	0x4809    LDR	R0, [PC, #36]
0x0172	0x6001    STR	R1, [R0, #0]
0x0174	0x4808    LDR	R0, [PC, #32]
0x0176	0x6800    LDR	R0, [R0, #0]
0x0178	0xF4400130  ORR	R1, R0, #11534336
0x017C	0x4806    LDR	R0, [PC, #24]
0x017E	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 54 :: 		}
L_end_setup_IO:
0x0180	0x4770    BX	LR
0x0182	0xBF00    NOP
0x0184	0x03004242  	RCC_APB2ENRbits+0
0x0188	0x00044001  	AFIO_MAPR+0
0x018C	0x03084242  	RCC_APB2ENRbits+0
0x0190	0x08044001  	GPIOA_CRH+0
0x0194	0x030C4242  	RCC_APB2ENRbits+0
0x0198	0x0C044001  	GPIOB_CRH+0
; end of _setup_IO
_setup_TIM1:
;Ex_5.c, 57 :: 		void setup_TIM1()
;Ex_5.c, 59 :: 		enable_TIM1(true);
0x019C	0x2201    MOVS	R2, #1
0x019E	0xB252    SXTB	R2, R2
0x01A0	0x481C    LDR	R0, [PC, #112]
0x01A2	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 60 :: 		enable_TIM1_counter(false);
0x01A4	0x2100    MOVS	R1, #0
0x01A6	0x481C    LDR	R0, [PC, #112]
0x01A8	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 61 :: 		set_TIM1_counting_direction(up_counting);
0x01AA	0x481C    LDR	R0, [PC, #112]
0x01AC	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 62 :: 		TIM1_ARR = 1599;
0x01AE	0xF240613F  MOVW	R1, #1599
0x01B2	0x481B    LDR	R0, [PC, #108]
0x01B4	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 63 :: 		TIM1_PSC = 0;
0x01B6	0x2100    MOVS	R1, #0
0x01B8	0x481A    LDR	R0, [PC, #104]
0x01BA	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 64 :: 		set_TIM1_OC1_compare_mode(PWM_mode_1);
0x01BC	0x481A    LDR	R0, [PC, #104]
0x01BE	0x6801    LDR	R1, [R0, #0]
0x01C0	0xF06F0070  MVN	R0, #112
0x01C4	0x4001    ANDS	R1, R0
0x01C6	0x4818    LDR	R0, [PC, #96]
0x01C8	0x6001    STR	R1, [R0, #0]
0x01CA	0x4817    LDR	R0, [PC, #92]
0x01CC	0x6800    LDR	R0, [R0, #0]
0x01CE	0xF0400160  ORR	R1, R0, #96
0x01D2	0x4815    LDR	R0, [PC, #84]
0x01D4	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 65 :: 		set_TIM1_CC1_state_and_polarity(enable, active_low);
0x01D6	0x4815    LDR	R0, [PC, #84]
0x01D8	0x6002    STR	R2, [R0, #0]
0x01DA	0x4815    LDR	R0, [PC, #84]
0x01DC	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 66 :: 		set_TIM1_CC1_complementary_output_state_and_polarity(enable, active_low);
0x01DE	0x4815    LDR	R0, [PC, #84]
0x01E0	0x6002    STR	R2, [R0, #0]
0x01E2	0x4815    LDR	R0, [PC, #84]
0x01E4	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 67 :: 		set_TIM1_off_state_selection_for_run_mode(enable);
0x01E6	0x4815    LDR	R0, [PC, #84]
0x01E8	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 68 :: 		set_TIM1_dead_time(77);
0x01EA	0x4815    LDR	R0, [PC, #84]
0x01EC	0x6800    LDR	R0, [R0, #0]
0x01EE	0xF0000100  AND	R1, R0, #0
0x01F2	0x4813    LDR	R0, [PC, #76]
0x01F4	0x6001    STR	R1, [R0, #0]
0x01F6	0x4812    LDR	R0, [PC, #72]
0x01F8	0x6800    LDR	R0, [R0, #0]
0x01FA	0xF040014D  ORR	R1, R0, #77
0x01FE	0x4810    LDR	R0, [PC, #64]
0x0200	0x6001    STR	R1, [R0, #0]
;Ex_5.c, 69 :: 		enable_TIM1_main_output(true);
0x0202	0x4810    LDR	R0, [PC, #64]
0x0204	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 70 :: 		set_TIM1_CC_preload_control(true);
0x0206	0x4810    LDR	R0, [PC, #64]
0x0208	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 71 :: 		set_TIM1_auto_reload_preload_mode(true);
0x020A	0x4810    LDR	R0, [PC, #64]
0x020C	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 72 :: 		enable_TIM1_counter(true);
0x020E	0x4802    LDR	R0, [PC, #8]
0x0210	0x6002    STR	R2, [R0, #0]
;Ex_5.c, 73 :: 		}
L_end_setup_TIM1:
0x0212	0x4770    BX	LR
0x0214	0x032C4242  	RCC_APB2ENRbits+0
0x0218	0x80004225  	TIM1_CR1bits+0
0x021C	0x80104225  	TIM1_CR1bits+0
0x0220	0x2C2C4001  	TIM1_ARR+0
0x0224	0x2C284001  	TIM1_PSC+0
0x0228	0x2C184001  	TIM1_CCMR1_Output+0
0x022C	0x84004225  	TIM1_CCERbits+0
0x0230	0x84044225  	TIM1_CCERbits+0
0x0234	0x84084225  	TIM1_CCERbits+0
0x0238	0x840C4225  	TIM1_CCERbits+0
0x023C	0x88AC4225  	TIM1_BDTRbits+0
0x0240	0x2C444001  	TIM1_BDTR+0
0x0244	0x88BC4225  	TIM1_BDTRbits+0
0x0248	0x80804225  	TIM1_CR2bits+0
0x024C	0x801C4225  	TIM1_CR1bits+0
; end of _setup_TIM1
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x039C	0xB082    SUB	SP, SP, #8
0x039E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x03A2	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x03A4	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03A6	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x03A8	0xF64B3080  MOVW	R0, #48000
0x03AC	0x4281    CMP	R1, R0
0x03AE	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x03B0	0x4832    LDR	R0, [PC, #200]
0x03B2	0x6800    LDR	R0, [R0, #0]
0x03B4	0xF0400102  ORR	R1, R0, #2
0x03B8	0x4830    LDR	R0, [PC, #192]
0x03BA	0x6001    STR	R1, [R0, #0]
0x03BC	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03BE	0xF64550C0  MOVW	R0, #24000
0x03C2	0x4281    CMP	R1, R0
0x03C4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x03C6	0x482D    LDR	R0, [PC, #180]
0x03C8	0x6800    LDR	R0, [R0, #0]
0x03CA	0xF0400101  ORR	R1, R0, #1
0x03CE	0x482B    LDR	R0, [PC, #172]
0x03D0	0x6001    STR	R1, [R0, #0]
0x03D2	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x03D4	0x4829    LDR	R0, [PC, #164]
0x03D6	0x6801    LDR	R1, [R0, #0]
0x03D8	0xF06F0007  MVN	R0, #7
0x03DC	0x4001    ANDS	R1, R0
0x03DE	0x4827    LDR	R0, [PC, #156]
0x03E0	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x03E2	0xF7FFFF3F  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x03E6	0x4826    LDR	R0, [PC, #152]
0x03E8	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x03EA	0x4826    LDR	R0, [PC, #152]
0x03EC	0xEA020100  AND	R1, R2, R0, LSL #0
0x03F0	0x4825    LDR	R0, [PC, #148]
0x03F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x03F4	0xF0020001  AND	R0, R2, #1
0x03F8	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x03FA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x03FC	0x4822    LDR	R0, [PC, #136]
0x03FE	0x6800    LDR	R0, [R0, #0]
0x0400	0xF0000002  AND	R0, R0, #2
0x0404	0x2800    CMP	R0, #0
0x0406	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0408	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x040A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x040C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x040E	0xF4023080  AND	R0, R2, #65536
0x0412	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0414	0x481C    LDR	R0, [PC, #112]
0x0416	0x6800    LDR	R0, [R0, #0]
0x0418	0xF4003000  AND	R0, R0, #131072
0x041C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x041E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0420	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0422	0x460A    MOV	R2, R1
0x0424	0x9901    LDR	R1, [SP, #4]
0x0426	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0428	0x9101    STR	R1, [SP, #4]
0x042A	0x4611    MOV	R1, R2
0x042C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x042E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0432	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0434	0x4814    LDR	R0, [PC, #80]
0x0436	0x6800    LDR	R0, [R0, #0]
0x0438	0xF0407180  ORR	R1, R0, #16777216
0x043C	0x4812    LDR	R0, [PC, #72]
0x043E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0440	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0442	0x4811    LDR	R0, [PC, #68]
0x0444	0x6800    LDR	R0, [R0, #0]
0x0446	0xF0007000  AND	R0, R0, #33554432
0x044A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x044C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x044E	0x460A    MOV	R2, R1
0x0450	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0452	0x480B    LDR	R0, [PC, #44]
0x0454	0x6800    LDR	R0, [R0, #0]
0x0456	0xF000010C  AND	R1, R0, #12
0x045A	0x0090    LSLS	R0, R2, #2
0x045C	0xF000000C  AND	R0, R0, #12
0x0460	0x4281    CMP	R1, R0
0x0462	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0464	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0466	0xF8DDE000  LDR	LR, [SP, #0]
0x046A	0xB002    ADD	SP, SP, #8
0x046C	0x4770    BX	LR
0x046E	0xBF00    NOP
0x0470	0x00810109  	#17367169
0x0474	0xC402001D  	#1950722
0x0478	0x19400001  	#72000
0x047C	0x20004002  	FLASH_ACR+0
0x0480	0x10044002  	RCC_CFGR+0
0x0484	0xFFFF000F  	#1048575
0x0488	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0264	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0266	0x480F    LDR	R0, [PC, #60]
0x0268	0x6800    LDR	R0, [R0, #0]
0x026A	0xF0400101  ORR	R1, R0, #1
0x026E	0x480D    LDR	R0, [PC, #52]
0x0270	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0272	0x490D    LDR	R1, [PC, #52]
0x0274	0x480D    LDR	R0, [PC, #52]
0x0276	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0278	0x480A    LDR	R0, [PC, #40]
0x027A	0x6801    LDR	R1, [R0, #0]
0x027C	0x480C    LDR	R0, [PC, #48]
0x027E	0x4001    ANDS	R1, R0
0x0280	0x4808    LDR	R0, [PC, #32]
0x0282	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0284	0x4807    LDR	R0, [PC, #28]
0x0286	0x6801    LDR	R1, [R0, #0]
0x0288	0xF46F2080  MVN	R0, #262144
0x028C	0x4001    ANDS	R1, R0
0x028E	0x4805    LDR	R0, [PC, #20]
0x0290	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0292	0x4806    LDR	R0, [PC, #24]
0x0294	0x6801    LDR	R1, [R0, #0]
0x0296	0xF46F00FE  MVN	R0, #8323072
0x029A	0x4001    ANDS	R1, R0
0x029C	0x4803    LDR	R0, [PC, #12]
0x029E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x02A0	0xB001    ADD	SP, SP, #4
0x02A2	0x4770    BX	LR
0x02A4	0x10004002  	RCC_CR+0
0x02A8	0x0000F8FF  	#-117506048
0x02AC	0x10044002  	RCC_CFGR+0
0x02B0	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0308	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x030A	0x4902    LDR	R1, [PC, #8]
0x030C	0x4802    LDR	R0, [PC, #8]
0x030E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0310	0xB001    ADD	SP, SP, #4
0x0312	0x4770    BX	LR
0x0314	0x19400001  	#72000
0x0318	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x031C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x031E	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0320	0xB001    ADD	SP, SP, #4
0x0322	0x4770    BX	LR
; end of ___GenExcept
0x048C	0xB500    PUSH	(R14)
0x048E	0xF8DFB010  LDR	R11, [PC, #16]
0x0492	0xF8DFA010  LDR	R10, [PC, #16]
0x0496	0xF7FFFF0D  BL	692
0x049A	0xBD00    POP	(R15)
0x049C	0x4770    BX	LR
0x049E	0xBF00    NOP
0x04A0	0x00002000  	#536870912
0x04A4	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [108]    _setup_IO
0x019C     [180]    _setup_TIM1
0x0250      [20]    ___CC2DW
0x0264      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x02B4      [58]    ___FillZeros
0x02F0      [22]    _setup
0x0308      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x031C       [8]    ___GenExcept
0x0328     [116]    _main
0x039C     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
