$date
	Fri Jan 19 10:19:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 1 ! o7 $end
$var wire 1 " o6 $end
$var wire 1 # o5 $end
$var wire 1 $ o4 $end
$var wire 1 % o3 $end
$var wire 1 & o2 $end
$var wire 1 ' o1 $end
$var wire 1 ( o0 $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + c $end
$scope module uut $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 ( o0 $end
$var wire 1 ' o1 $end
$var wire 1 & o2 $end
$var wire 1 % o3 $end
$var wire 1 $ o4 $end
$var wire 1 # o5 $end
$var wire 1 " o6 $end
$var wire 1 ! o7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0(
1'
1+
#20
1&
0'
0+
1*
#30
1$
0&
0*
1)
#40
0$
1#
1+
#50
1"
0#
0+
1*
#60
0"
1!
1+
#70
