// Seed: 55473228
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  assign id_4 = 1'b0;
  logic id_8;
endmodule
