<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: /home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/FPGA_common.cpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="../../dir_cf764c42155f97c8834fa9e0239058a2.html">erik</a></li><li class="navelem"><a class="el" href="../../dir_8bf104421d777a119379982ba15bc917.html">prefix</a></li><li class="navelem"><a class="el" href="../../dir_39c8bc37e19f05461b414d975c570109.html">default</a></li><li class="navelem"><a class="el" href="../../dir_b4804201d5ae79dd9b765c673f6732d6.html">src</a></li><li class="navelem"><a class="el" href="../../dir_b9105e5b97f4b271c74f586b556aeb2c.html">limesuite-dev</a></li><li class="navelem"><a class="el" href="../../dir_76738fd7cbf48a61ea8ab75a3e74695b.html">src</a></li><li class="navelem"><a class="el" href="../../dir_26e685eace0ab600c064841a82f17458.html">FPGA_common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">FPGA_common.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dc/dc0/FPGA__common_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/dda/FPGA__common_8h.html">FPGA_common.h</a>&quot;</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d1e/IConnection_8h.html">IConnection.h</a>&quot;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d56/LMS64CProtocol_8h.html">LMS64CProtocol.h</a>&quot;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;ciso646&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;thread&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dd/da4/Logger_8h.html">Logger.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">using namespace </span><a class="code" href="../../d8/dcc/namespacestd.html">std</a>;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d5/d6c/namespacelime.html">lime</a></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;{</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// 0x000A</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#aad7341d2d3693e7c2a6abfc93c18b3f7">   17</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="../../d5/d6c/namespacelime.html#aad7341d2d3693e7c2a6abfc93c18b3f7">RX_EN</a> = 1; <span class="comment">//controls both receiver and transmitter</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#ab5bae540b0b32fa437b820fbe0a94d3d">   18</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="../../d5/d6c/namespacelime.html#ab5bae540b0b32fa437b820fbe0a94d3d">TX_EN</a> = 1 &lt;&lt; 1; <span class="comment">//used for wfm playback from fpga</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a5914b9106a787047468a91a46579fc5a">   19</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="../../d5/d6c/namespacelime.html#a5914b9106a787047468a91a46579fc5a">STREAM_LOAD</a> = 1 &lt;&lt; 2;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// 0x0009</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a7ffa6d899d9998d448717881da33be40">   22</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="../../d5/d6c/namespacelime.html#a7ffa6d899d9998d448717881da33be40">SMPL_NR_CLR</a> = 1; <span class="comment">// rising edge clears</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a0b9c4616826b2603a8589c08f1492382">   23</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="../../d5/d6c/namespacelime.html#a0b9c4616826b2603a8589c08f1492382">TXPCT_LOSS_CLR</a> = 1 &lt;&lt; 1; <span class="comment">// 0 - normal operation, 1-clear</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a994fe3e79b44d57f3600c35789b506f6">   25</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="../../d5/d6c/namespacelime.html#a994fe3e79b44d57f3600c35789b506f6">PLLCFG_START</a> = 0x1;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a87c861125b3f789c988db2548a241893">   26</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="../../d5/d6c/namespacelime.html#a87c861125b3f789c988db2548a241893">PHCFG_START</a> = 0x2;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a517908bff650d2c3faca03e7afe2eaf0">   27</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="../../d5/d6c/namespacelime.html#a517908bff650d2c3faca03e7afe2eaf0">PLLRST_START</a> = 0x4;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a6f71c2cf30627fb40c2cebd8d2214914">   28</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="../../d5/d6c/namespacelime.html#a6f71c2cf30627fb40c2cebd8d2214914">PHCFG_UPDN</a> = 1 &lt;&lt; 13;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a2fe396e2cd20824d9d211712b6bb79a6">   29</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="../../d5/d6c/namespacelime.html#a2fe396e2cd20824d9d211712b6bb79a6">PHCFG_MODE</a> = 1 &lt;&lt; 14;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../d5/d6c/namespacelime.html#a1025f98c7351f477c582240a21b58280">   31</a></span>&#160;<span class="keyword">const</span> uint16_t <a class="code" href="../../d5/d6c/namespacelime.html#a1025f98c7351f477c582240a21b58280">busyAddr</a> = 0x0021;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a68a291f8d4f877e92f83c305465b7daf">   34</a></span>&#160;<span class="keywordtype">void</span> FPGA::SetConnection(<a class="code" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* conn)</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;{</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    connection = conn;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;}</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a201c06faccfb5265ccad9fdb387baa4d">   39</a></span>&#160;<a class="code" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* FPGA::GetConnection()<span class="keyword"> const</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keywordflow">return</span> connection;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;}</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd">   44</a></span>&#160;<span class="keywordtype">int</span> FPGA::StartStreaming()</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    uint16_t interface_ctrl_000A;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a> = connection-&gt;ReadRegister(0x000A, interface_ctrl_000A);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">if</span> (status != 0)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    uint32_t value = <a class="code" href="../../d5/d6c/namespacelime.html#aad7341d2d3693e7c2a6abfc93c18b3f7">RX_EN</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    status = connection-&gt;WriteRegister(0x000A, interface_ctrl_000A | value);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">   55</a></span>&#160;<span class="keywordtype">int</span> FPGA::StopStreaming()</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    uint16_t interface_ctrl_000A;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a> = connection-&gt;ReadRegister(0x000A, interface_ctrl_000A);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span> (status != 0)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint32_t value = ~(RX_EN | <a class="code" href="../../d5/d6c/namespacelime.html#ab5bae540b0b32fa437b820fbe0a94d3d">TX_EN</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    connection-&gt;WriteRegister(0x000A, interface_ctrl_000A &amp; value);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a692bdb4efdacfd7cefcaf58ebe9ec3ba">   66</a></span>&#160;<span class="keywordtype">int</span> FPGA::ResetTimestamp()</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    uint16_t interface_ctrl_000A;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    status = connection-&gt;ReadRegister(0x000A, interface_ctrl_000A);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (status != 0)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">if</span> ((interface_ctrl_000A &amp; RX_EN))</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EPERM, <span class="stringliteral">&quot;Streaming must be stopped to reset timestamp&quot;</span>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">//reset hardware timestamp to 0</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    uint16_t interface_ctrl_0009;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    status = connection-&gt;ReadRegister(0x0009, interface_ctrl_0009);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (status != 0)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    uint32_t value = (TXPCT_LOSS_CLR | <a class="code" href="../../d5/d6c/namespacelime.html#a7ffa6d899d9998d448717881da33be40">SMPL_NR_CLR</a>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    connection-&gt;WriteRegister(0x0009, interface_ctrl_0009 &amp; ~(value));</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    connection-&gt;WriteRegister(0x0009, interface_ctrl_0009 | value);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    connection-&gt;WriteRegister(0x0009, interface_ctrl_0009 &amp; ~value);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a129bcde3c599a5adeaa5a24a998201ef">   91</a></span>&#160;<span class="keywordtype">int</span> FPGA::SetPllClock(<span class="keywordtype">int</span> clockIndex, <span class="keywordtype">int</span> nSteps, <span class="keywordtype">bool</span> waitLock, uint16_t &amp;reg23val)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> timeout = <a class="code" href="../../db/d82/wglew_8h.html#a0b0bf11730a56d9138d77ed713db634e">chrono::seconds</a>(3);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keyword">auto</span> <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keyword">auto</span> <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    vector&lt;uint32_t&gt; addrs;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    vector&lt;uint32_t&gt; values;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    addrs.push_back(0x0023); values.push_back(reg23val &amp; ~PLLCFG_START);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    addrs.push_back(0x0024); values.push_back(abs(nSteps)); <span class="comment">//CNT_PHASE</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">int</span> cnt_ind = (clockIndex + 2) &amp; 0x1F; <span class="comment">//C0 index 2, C1 index 3...</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    reg23val &amp;= ~(0xF&lt;&lt;8);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    reg23val &amp;= ~(<a class="code" href="../../d5/d6c/namespacelime.html#a2fe396e2cd20824d9d211712b6bb79a6">PHCFG_MODE</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    reg23val = reg23val | (cnt_ind &lt;&lt; 8);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">if</span>(nSteps &gt;= 0)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        reg23val |= <a class="code" href="../../d5/d6c/namespacelime.html#a6f71c2cf30627fb40c2cebd8d2214914">PHCFG_UPDN</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        reg23val &amp;= ~PHCFG_UPDN;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    addrs.push_back(0x0023); values.push_back(reg23val); <span class="comment">//PHCFG_UpDn, CNT_IND</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    addrs.push_back(0x0023); values.push_back(reg23val | PHCFG_START);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span>(connection-&gt;WriteRegisters(addrs.data(), values.data(), values.size()) != 0)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EIO, <span class="stringliteral">&quot;SetPllFrequency: PHCFG, failed to write registers&quot;</span>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    addrs.clear(); values.clear();</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordtype">bool</span> done = <span class="keyword">false</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    uint8_t errorCode = 0;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">if</span>(waitLock) <span class="keywordflow">do</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        uint16_t statusReg;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        connection-&gt;ReadRegister(busyAddr, statusReg);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        done = statusReg &amp; 0x1;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        errorCode = (statusReg &gt;&gt; 7) &amp; 0xFF;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        std::this_thread::sleep_for(chrono::milliseconds(10));</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    } <span class="keywordflow">while</span>(!done &amp;&amp; errorCode == 0 &amp;&amp; (<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a>-<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>) &lt; timeout);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> - <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> &gt; timeout)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;SetPllFrequency: PHCFG timeout, busy bit is still 1&quot;</span>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span>(errorCode != 0)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EBUSY, <span class="stringliteral">&quot;SetPllFrequency: error configuring PHCFG&quot;</span>);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    addrs.push_back(0x0023); values.push_back(reg23val &amp; ~PHCFG_START);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span>(connection-&gt;WriteRegisters(addrs.data(), values.data(), values.size()) != 0)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EIO, <span class="stringliteral">&quot;SetPllFrequency: configure FPGA PLL, failed to write registers&quot;</span>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">  144</a></span>&#160;<span class="keywordtype">int</span> FPGA::SetPllFrequency(<span class="keyword">const</span> uint8_t pllIndex, <span class="keyword">const</span> <span class="keywordtype">double</span> inputFreq, <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a>* clocks, <span class="keyword">const</span> uint8_t clockCount)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keyword">auto</span> <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keyword">auto</span> <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> timeout = <a class="code" href="../../db/d82/wglew_8h.html#a0b0bf11730a56d9138d77ed713db634e">chrono::seconds</a>(3);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span>(not connection)</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;ConfigureFPGA_PLL: connection port is NULL&quot;</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span>(not connection-&gt;IsOpen())</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;ConfigureFPGA_PLL: configure FPGA PLL, device not connected&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ced">eLMS_DEV</a> boardType = connection-&gt;GetDeviceInfo().deviceName == <a class="code" href="../../d5/d6c/namespacelime.html#a3a1fa645a1d28f577ef2be92471421c2">GetDeviceName</a>(<a class="code" href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ceda41ea5884e944684772f7ecaf1047e92e">LMS_DEV_LIMESDR_QPCIE</a>) ? <a class="code" href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ceda41ea5884e944684772f7ecaf1047e92e">LMS_DEV_LIMESDR_QPCIE</a> : <a class="code" href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4cedad0f19a25a56eea55e56c05703911a561">LMS_DEV_UNKNOWN</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">if</span>(pllIndex &gt; 15)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ERANGE, <span class="stringliteral">&quot;SetPllFrequency: PLL index(%i) out of range [0-15]&quot;</span>, pllIndex);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">//check if all clocks are above 5MHz</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> PLLlowerLimit = 5e6;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">if</span>(inputFreq &lt; PLLlowerLimit)</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ERANGE, <span class="stringliteral">&quot;SetPllFrequency: input frequency must be &gt;=%g MHz&quot;</span>, PLLlowerLimit/1e6);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;clockCount; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">if</span>(clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].outFrequency &lt; PLLlowerLimit &amp;&amp; not clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].bypass)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ERANGE, <span class="stringliteral">&quot;SetPllFrequency: clock(%i) must be &gt;=%g MHz&quot;</span>, <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>, PLLlowerLimit/1e6);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">//disable direct clock source</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    uint16_t drct_clk_ctrl_0005 = 0;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    connection-&gt;ReadRegister(0x0005, drct_clk_ctrl_0005);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    connection-&gt;WriteRegister(0x0005, drct_clk_ctrl_0005 &amp; ~(1 &lt;&lt; pllIndex));</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    uint16_t reg23val = 0;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">if</span>(connection-&gt;ReadRegister(0x0003, reg23val) != 0)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;SetPllFrequency: failed to read register&quot;</span>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    reg23val &amp;= ~(0x1F &lt;&lt; 3); <span class="comment">//clear PLL index</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    reg23val &amp;= ~PLLCFG_START; <span class="comment">//clear PLLCFG_START</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    reg23val &amp;= ~PHCFG_START; <span class="comment">//clear PHCFG</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    reg23val &amp;= ~PLLRST_START; <span class="comment">//clear PLL reset</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    reg23val &amp;= ~PHCFG_UPDN; <span class="comment">//clear PHCFG_UpDn</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    reg23val |= pllIndex &lt;&lt; 3;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    uint16_t reg25 = 0x0170;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    connection-&gt;ReadRegister(0x0025, reg25);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    uint16_t statusReg;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">bool</span> done = <span class="keyword">false</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    uint8_t errorCode = 0;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    vector&lt;uint32_t&gt; addrs;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    vector&lt;uint32_t&gt; values;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    addrs.push_back(0x0025); values.push_back(reg25 | 0x80);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    addrs.push_back(0x0023); values.push_back(reg23val); <span class="comment">//PLL_IND</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span> (clocks-&gt;<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> == <span class="keyword">false</span>)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        addrs.push_back(0x0023); values.push_back(reg23val | PLLRST_START);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    connection-&gt;WriteRegisters(addrs.data(), values.data(), values.size());</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    addrs.clear(); values.clear();</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">if</span>(boardType == <a class="code" href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ceda41ea5884e944684772f7ecaf1047e92e">LMS_DEV_LIMESDR_QPCIE</a>) <span class="keywordflow">do</span> <span class="comment">//wait for reset to activate</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        connection-&gt;ReadRegister(busyAddr, statusReg);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        done = statusReg &amp; 0x1;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        errorCode = (statusReg &gt;&gt; 7) &amp; 0xFF;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        std::this_thread::sleep_for(chrono::milliseconds(10));</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    } <span class="keywordflow">while</span>(not done &amp;&amp; errorCode == 0 &amp;&amp; (<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a>-<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>) &lt; timeout);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> - <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> &gt; timeout)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;SetPllFrequency: PLLRST timeout, busy bit is still 1&quot;</span>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">if</span>(errorCode != 0)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EBUSY, <span class="stringliteral">&quot;SetPllFrequency: error resetting PLL&quot;</span>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    addrs.push_back(0x0023); values.push_back(reg23val &amp; ~PLLRST_START);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">//configure FPGA PLLs</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> vcoLimits_Hz[2] = { 600e6, 1300e6 };</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    map&lt; unsigned long, int&gt; availableVCOs; <span class="comment">//all available frequencies for VCO</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;clockCount; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../dd/d0a/group__FN__ADVANCED.html#gaaf6fa8c069646fc0704d9f667dc34e7c">freq</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        freq = clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a>*(<a class="code" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>(vcoLimits_Hz[0]/clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].outFrequency) + 1);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keywordflow">while</span>(freq &gt;= vcoLimits_Hz[0] &amp;&amp; freq &lt;= vcoLimits_Hz[1])</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="comment">//add all output frequency multiples that are in VCO interval</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            availableVCOs.insert( pair&lt;unsigned long, int&gt;(freq, 0));</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            freq += clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">int</span> bestScore = 0; <span class="comment">//score shows how many outputs have integer dividers</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">//calculate scores for all available frequencies</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : availableVCOs)</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;clockCount; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            <span class="keywordflow">if</span>(clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].outFrequency == 0 || clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].bypass)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <span class="keywordflow">if</span>( (<span class="keywordtype">int</span>(it.first) % <span class="keywordtype">int</span>(clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a>)) == 0)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                it.second = it.second+1;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">if</span>(it.second &gt; bestScore)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            bestScore = it.second;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">int</span> N(0), M(0);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">double</span> bestDeviation = 1e9;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">double</span> Fvco;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">for</span>(<span class="keyword">auto</span> it : availableVCOs)</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordflow">if</span>(it.second == bestScore)</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <span class="keywordtype">float</span> <a class="code" href="../../dd/d0a/group__FN__ADVANCED.html#gace50a97be8d71b9aaca4ab24f6242f40">coef</a> = (it.first / inputFreq);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <span class="keywordtype">int</span> Ntemp = 1;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <span class="keywordtype">int</span> Mtemp = <a class="code" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>(coef + 0.5);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <span class="keywordflow">while</span>(inputFreq / Ntemp &gt; PLLlowerLimit)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                ++Ntemp;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                Mtemp = <a class="code" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>(coef*Ntemp + 0.5);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                <span class="keywordflow">if</span>(Mtemp &gt; 255)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                    --Ntemp;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                    Mtemp = <a class="code" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>(coef*Ntemp + 0.5);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            <span class="keywordtype">double</span> deviation = fabs(it.first - inputFreq*Mtemp / Ntemp);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keywordflow">if</span>(deviation &lt;= bestDeviation)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                bestDeviation = deviation;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                Fvco = it.first;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                M = Mtemp;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                N = Ntemp;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">int</span> mlow = M / 2;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordtype">int</span> mhigh = mlow + M % 2;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    Fvco = inputFreq*M/N; <span class="comment">//actual VCO freq</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd">lime::debug</a>(<span class="stringliteral">&quot;M=%i, N=%i, Fvco=%.3f MHz&quot;</span>, M, N, Fvco / 1e6);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">if</span>(Fvco &lt; vcoLimits_Hz[0] || Fvco &gt; vcoLimits_Hz[1])</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ERANGE, <span class="stringliteral">&quot;SetPllFrequency: VCO(%g MHz) out of range [%g:%g] MHz&quot;</span>, Fvco/1e6, vcoLimits_Hz[0]/1e6, vcoLimits_Hz[1]/1e6);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    uint16_t M_N_odd_byp = (M%2 &lt;&lt; 3) | (N%2 &lt;&lt; 1);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span>(M == 1)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        M_N_odd_byp |= 1 &lt;&lt; 2; <span class="comment">//bypass M</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span>(N == 1)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        M_N_odd_byp |= 1; <span class="comment">//bypass N</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    addrs.push_back(0x0026); values.push_back(M_N_odd_byp);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordtype">int</span> nlow = N / 2;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">int</span> nhigh = nlow + N % 2;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    addrs.push_back(0x002A); values.push_back(nhigh &lt;&lt; 8 | nlow); <span class="comment">//N_high_cnt, N_low_cnt</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    addrs.push_back(0x002B); values.push_back(mhigh &lt;&lt; 8 | mlow);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    uint16_t c7_c0_odds_byps = 0x5555; <span class="comment">//bypass all C</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    uint16_t c15_c8_odds_byps = 0x5555; <span class="comment">//bypass all C</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">//set outputs</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;clockCount; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordtype">int</span> C = <a class="code" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>(Fvco / clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].outFrequency + 0.5);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keywordtype">int</span> clow = C / 2;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordtype">int</span> chigh = clow + C % 2;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="keywordflow">if</span>(<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; 8)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <span class="keywordflow">if</span>(not clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].bypass &amp;&amp; C != 1)</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                c7_c0_odds_byps &amp;= ~(1 &lt;&lt; (<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>*2)); <span class="comment">//enable output</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            c7_c0_odds_byps |= (C % 2) &lt;&lt; (<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>*2+1); <span class="comment">//odd bit</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            <span class="keywordflow">if</span>(not clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].bypass &amp;&amp; C != 1)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                c15_c8_odds_byps &amp;= ~(1 &lt;&lt; ((<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>-8)*2)); <span class="comment">//enable output</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            c15_c8_odds_byps |= (C % 2) &lt;&lt; ((<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>-8)*2+1); <span class="comment">//odd bit</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        addrs.push_back(0x002E + <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>); values.push_back(chigh &lt;&lt; 8 | clow);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a50c47b512688f319569b8379edcb993b">rd_actualFrequency</a> = (inputFreq * M / N) / (chigh + clow);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    addrs.push_back(0x0027); values.push_back(c7_c0_odds_byps);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    addrs.push_back(0x0028); values.push_back(c15_c8_odds_byps);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">if</span> (clockCount != 4 || clocks-&gt;<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> == 3)</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        addrs.push_back(0x0023); values.push_back(reg23val | PLLCFG_START);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">if</span>(connection-&gt;WriteRegisters(addrs.data(), values.data(), values.size()) != 0)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649">lime::error</a>(<span class="stringliteral">&quot;SetPllFrequency: PLL CFG, failed to write registers&quot;</span>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    addrs.clear(); values.clear();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">if</span>(boardType == <a class="code" href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ceda41ea5884e944684772f7ecaf1047e92e">LMS_DEV_LIMESDR_QPCIE</a>) <span class="keywordflow">do</span> <span class="comment">//wait for config to activate</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        connection-&gt;ReadRegister(busyAddr, statusReg);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        done = statusReg &amp; 0x1;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        errorCode = (statusReg &gt;&gt; 7) &amp; 0xFF;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        std::this_thread::sleep_for(chrono::milliseconds(10));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    } <span class="keywordflow">while</span>(not done &amp;&amp; errorCode == 0 &amp;&amp; (<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a>-<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>) &lt; timeout);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> - <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> &gt; timeout)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;SetPllFrequency: PLLCFG timeout, busy bit is still 1&quot;</span>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span>(errorCode != 0)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EBUSY, <span class="stringliteral">&quot;SetPllFrequency: error configuring PLLCFG&quot;</span>);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;clockCount; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="keywordtype">int</span> C = <a class="code" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>(Fvco / clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].outFrequency + 0.5);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <span class="keywordtype">float</span> fOut_MHz = inputFreq/1e6;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordtype">float</span> Fstep_us = 1 / (8 * fOut_MHz*C);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="keywordtype">float</span> Fstep_deg = (360 * Fstep_us) / (1 / fOut_MHz);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="keywordflow">if</span> (clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].findPhase == <span class="keyword">false</span>)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;           <span class="keyword">const</span> <span class="keywordtype">int</span> nSteps = 0.49 + clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a>  / Fstep_deg;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;           SetPllClock(clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d8/d80/group__FN__HIGH__LVL.html#ga69eaff271a229e3b1f15d41b48dc0c08">index</a>,nSteps, boardType, reg23val);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">int</span> nSteps = (360.0 / Fstep_deg)-0.5;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            <span class="keyword">const</span> <span class="keyword">auto</span> timeout = <a class="code" href="../../db/d82/wglew_8h.html#a0b0bf11730a56d9138d77ed713db634e">chrono::seconds</a>(3);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;            addrs.clear(); values.clear();</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            <span class="keywordtype">int</span> cnt_ind = (clocks[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> + 2) &amp; 0x1F; <span class="comment">//C0 index 2, C1 index 3...</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            reg23val &amp;= ~PLLCFG_START;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            reg23val &amp;= ~(0xF &lt;&lt; 8);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            reg23val |= (cnt_ind &lt;&lt; 8);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            reg23val |= <a class="code" href="../../d5/d6c/namespacelime.html#a6f71c2cf30627fb40c2cebd8d2214914">PHCFG_UPDN</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            reg23val |= <a class="code" href="../../d5/d6c/namespacelime.html#a2fe396e2cd20824d9d211712b6bb79a6">PHCFG_MODE</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            addrs.push_back(0x0023); values.push_back(reg23val); <span class="comment">//PHCFG_UpDn, CNT_IND</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            addrs.push_back(0x0024); values.push_back(abs(nSteps)); <span class="comment">//CNT_PHASE</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            addrs.push_back(0x0023); values.push_back(reg23val | PHCFG_START);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            <span class="keywordflow">if</span> (connection-&gt;WriteRegisters(addrs.data(), values.data(), values.size()) != 0)</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                <a class="code" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649">lime::error</a>( <span class="stringliteral">&quot;SetPllFrequency: find phase, failed to write registers&quot;</span>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            addrs.clear(); values.clear();</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;            <span class="keywordtype">bool</span> done = <span class="keyword">false</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="../../d4/d20/basicRX_8cpp.html#ad1a5ba420409525ff5ab1be86ac5e526">error</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            <span class="keywordflow">do</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                uint16_t statusReg;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                connection-&gt;ReadRegister(busyAddr, statusReg);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                done = statusReg &amp; 0x4;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                error = statusReg &amp; 0x08;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> = chrono::high_resolution_clock::now();</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                std::this_thread::sleep_for(chrono::milliseconds(10));</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            } <span class="keywordflow">while</span> (!done &amp;&amp; (<a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> - <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a>) &lt; timeout);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            <span class="keywordflow">if</span> (!done &amp;&amp; <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a> - <a class="code" href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a> &gt; timeout)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                <a class="code" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649">lime::error</a>(<span class="stringliteral">&quot;SetPllFrequency: timeout, busy bit is still 1&quot;</span>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <span class="keywordflow">if</span> (error)</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                <a class="code" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649">lime::error</a>(<span class="stringliteral">&quot;SetPllFrequency: error configuring phase&quot;</span>);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            addrs.push_back(0x0023); values.push_back(reg23val &amp; ~PHCFG_START);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <span class="keywordflow">if</span> (connection-&gt;WriteRegisters(addrs.data(), values.data(), values.size()) != 0)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                <a class="code" href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649">lime::error</a>(<span class="stringliteral">&quot;SetPllFrequency: configure FPGA PLL, failed to write registers&quot;</span>);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <span class="keywordflow">return</span> (!done) || error ? -1 : 0;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;}</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">  405</a></span>&#160;<span class="keywordtype">int</span> FPGA::SetDirectClocking(<span class="keywordtype">int</span> clockIndex)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">if</span>(not connection)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;SetDirectClocking: connection port is NULL&quot;</span>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">if</span>(not connection-&gt;IsOpen())</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(ENODEV, <span class="stringliteral">&quot;SetDirectClocking: device not connected&quot;</span>);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    uint16_t drct_clk_ctrl_0005 = 0;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    connection-&gt;ReadRegister(0x0005, drct_clk_ctrl_0005);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    uint16_t drct_clk_ctrl_0006;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    connection-&gt;ReadRegister(0x0006, drct_clk_ctrl_0006);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    vector&lt;uint32_t&gt; addres;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    vector&lt;uint32_t&gt; values;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">//enable direct clocking</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    addres.push_back(0x0005); values.push_back(drct_clk_ctrl_0005 | (1 &lt;&lt; clockIndex));</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">if</span>(connection-&gt;WriteRegisters(addres.data(), values.data(), values.size()) != 0)</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(EIO, <span class="stringliteral">&quot;SetDirectClocking: failed to write registers&quot;</span>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#acbaf6c2d519b04e7e2409c58c3f26555">  427</a></span>&#160;<span class="keywordtype">int</span> FPGA::FPGAPacketPayload2Samples(<span class="keyword">const</span> uint8_t* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <span class="keywordtype">int</span> bufLen, <span class="keywordtype">bool</span> mimo, <span class="keywordtype">bool</span> compressed, <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>** <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a>)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">if</span>(compressed) <span class="comment">//compressed samples</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        int16_t sample;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <span class="keywordtype">int</span> collected = 0;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">int</span> b=0; b&lt;bufLen;collected++)</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;            <span class="comment">//I sample</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            sample = buffer[b++];</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            sample |= (buffer[b] &lt;&lt; 8);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            sample &lt;&lt;= 4;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;            samples[0][collected].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> = sample &gt;&gt; 4;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <span class="comment">//Q sample</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            sample =  buffer[b++];</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            sample |= buffer[b++] &lt;&lt; 8;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;            samples[0][collected].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> = sample &gt;&gt; 4;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            <span class="keywordflow">if</span> (mimo)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                <span class="comment">//I sample</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                sample = buffer[b++];</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                sample |= (buffer[b] &lt;&lt; 8);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                sample &lt;&lt;= 4;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                samples[1][collected].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> = sample &gt;&gt; 4;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                <span class="comment">//Q sample</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                sample =  buffer[b++];</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                sample |= buffer[b++] &lt;&lt; 8;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                samples[1][collected].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> = sample &gt;&gt; 4;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <span class="keywordflow">return</span> collected;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">if</span> (mimo) <span class="comment">//uncompressed samples</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>* ptr = (<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>*)buffer;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">int</span> collected = bufLen/<span class="keyword">sizeof</span>(<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>)/2;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;collected;<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>++)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        {</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            samples[0][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = *ptr++;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            samples[1][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = *ptr++;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        }</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <span class="keywordflow">return</span> collected;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    memcpy(samples[0],buffer,bufLen);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> bufLen/<span class="keyword">sizeof</span>(<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;}</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#aaa382cea798f7648047f13c18a4fc965">  476</a></span>&#160;<span class="keywordtype">int</span> FPGA::Samples2FPGAPacketPayload(<span class="keyword">const</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>* <span class="keyword">const</span>* <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a>, <span class="keywordtype">int</span> samplesCount, <span class="keywordtype">bool</span> mimo, <span class="keywordtype">bool</span> compressed, uint8_t* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">if</span>(compressed)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="keywordtype">int</span> b=0;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>=0; <a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>&lt;samplesCount; ++<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            buffer[b++] = samples[0][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            buffer[b++] = ((samples[0][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> &gt;&gt; 8) &amp; 0x0F) | (samples[0][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> &lt;&lt; 4);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            buffer[b++] = samples[0][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> &gt;&gt; 4;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;            <span class="keywordflow">if</span> (mimo)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;            {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                buffer[b++] = samples[1][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                buffer[b++] = ((samples[1][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> &gt;&gt; 8) &amp; 0x0F) | (samples[1][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> &lt;&lt; 4);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                buffer[b++] = samples[1][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> &gt;&gt; 4;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;            }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="keywordflow">return</span> b;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">if</span> (mimo)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>* ptr = (<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>*)buffer;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>=0; <a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>&lt;samplesCount; ++<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>)</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        {</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;            *ptr++ = samples[0][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>];</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;            *ptr++ = samples[1][<a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a>];</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <span class="keywordflow">return</span> samplesCount*2*<span class="keyword">sizeof</span>(<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    memcpy(buffer,samples[0],samplesCount*<span class="keyword">sizeof</span>(<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>));</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">return</span> samplesCount*<span class="keyword">sizeof</span>(<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;}</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#aca5222f70ee503928de003a2810ddcc5">  510</a></span>&#160;<span class="keywordtype">int</span> FPGA::UploadWFM(<span class="keyword">const</span> <span class="keywordtype">void</span>* <span class="keyword">const</span>* <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a>, uint8_t <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>, <span class="keywordtype">size_t</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>, <a class="code" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a>, <span class="keywordtype">int</span> epIndex)</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordtype">bool</span> comp = (epIndex==2 &amp;&amp; format!=StreamConfig::FMT_INT12) ? <span class="keyword">false</span> : <span class="keyword">true</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> samplesInPkt = comp ? <a class="code" href="../../d5/d6c/namespacelime.html#a0bd9221448ccdfc16ddb4b1a416f8a0b">samples12InPkt</a> : <a class="code" href="../../d5/d6c/namespacelime.html#a7f71e605386bdf602b9499119babdb76">samples16InPkt</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    connection-&gt;WriteRegister(0xFFFF, 1 &lt;&lt; epIndex);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    connection-&gt;WriteRegister(0x000C, chCount == 2 ? 0x3 : 0x1); <span class="comment">//channels 0,1</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    connection-&gt;WriteRegister(0x000E, comp ? 0x2 : 0x0); <span class="comment">//16bit samples</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    uint16_t regValue = 0;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    connection-&gt;ReadRegister(0x000D,regValue);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    regValue |= 0x4;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    connection-&gt;WriteRegister(0x000D, regValue);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html">lime::FPGA_DataPacket</a> pkt;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordtype">size_t</span> samplesUsed = 0;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordtype">int</span> cnt = <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>* <span class="keyword">const</span>* <a class="code" href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a> = (<span class="keyword">const</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>* <span class="keyword">const</span>*)samples;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a>** batch = <span class="keyword">new</span> <span class="keyword">const</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a>*[<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>];</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a>** samplesShort = <span class="keyword">new</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a>*[<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>];</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        samplesShort[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">if</span> (format == StreamConfig::FMT_INT16 &amp;&amp; comp == <span class="keyword">true</span>)</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    {</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            samplesShort[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = <span class="keyword">new</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a>[sample_count];</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> ch = 0; ch &lt; <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ch++)</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            <span class="keywordflow">for</span>(<span class="keywordtype">size_t</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;            {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                samplesShort[ch][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> = src[ch][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> &gt;&gt; 4;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                samplesShort[ch][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> = src[ch][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> &gt;&gt; 4;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;            }</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        src = samplesShort;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(format == StreamConfig::FMT_FLOAT32)</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">float</span> mult = comp ? 2047.0f : 32767.0f;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;            samplesShort[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = <span class="keyword">new</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a>[sample_count];</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">float</span>* <span class="keyword">const</span>* samplesFloat = (<span class="keyword">const</span> <span class="keywordtype">float</span>* <span class="keyword">const</span>*)samples;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> ch = 0; ch &lt; <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ch++)</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;            <span class="keywordflow">for</span>(<span class="keywordtype">size_t</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;            {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                samplesShort[ch][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">i</a> = samplesFloat[ch][2*<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]*mult;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                samplesShort[ch][<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>].<a class="code" href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">q</a> = samplesFloat[ch][2*<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>+1]*mult;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;            }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        src = samplesShort;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">while</span>(cnt &gt; 0)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        pkt.<a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a7103be181090ccf3c4b9f5e9f8758dea">counter</a> = 0;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        pkt.<a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a464b826e1201c770850e325cc255a6ac">reserved</a>[0] = 0;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="keywordtype">int</span> samplesToSend = cnt &gt; samplesInPkt/chCount ? samplesInPkt/chCount : cnt;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;            batch[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = &amp;src[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>][samplesUsed];</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        samplesUsed += samplesToSend;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <span class="keywordtype">int</span> bufPos = Samples2FPGAPacketPayload(batch, samplesToSend, chCount==2, comp, pkt.<a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a3789a228bde7732e467655390c33b4a6">data</a>);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <span class="keywordtype">int</span> payloadSize = (bufPos / 4) * 4;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <span class="keywordflow">if</span>(bufPos % 4 != 0)</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;            <a class="code" href="../../d5/d6c/namespacelime.html#a377f6c27785115833f62864ba9f37553">lime::warning</a>(<span class="stringliteral">&quot;Packet samples count not multiple of 4&quot;</span>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        pkt.<a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a464b826e1201c770850e325cc255a6ac">reserved</a>[2] = (payloadSize &gt;&gt; 8) &amp; 0xFF; <span class="comment">//WFM loading</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        pkt.<a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a464b826e1201c770850e325cc255a6ac">reserved</a>[1] = payloadSize &amp; 0xFF; <span class="comment">//WFM loading</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        pkt.<a class="code" href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a464b826e1201c770850e325cc255a6ac">reserved</a>[0] = 0x1 &lt;&lt; 5; <span class="comment">//WFM loading</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <span class="keywordtype">long</span> bToSend = 16+payloadSize;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="keywordflow">if</span> (connection-&gt;SendData((<span class="keyword">const</span> <span class="keywordtype">char</span>*)&amp;pkt,bToSend,epIndex,500)!=bToSend)</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        cnt -= samplesToSend;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keyword">delete</span>[] batch;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>=0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>&lt;<a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        <span class="keywordflow">if</span> (samplesShort[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>])</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;            <span class="keyword">delete</span> [] samplesShort[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>];</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keyword">delete</span>[] samplesShort;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">/*Give some time to load samples to FPGA*/</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    std::this_thread::sleep_for(std::chrono::milliseconds(500));</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    connection-&gt;AbortSending(epIndex);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">if</span>(cnt == 0)</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">ReportError</a>(-1, <span class="stringliteral">&quot;Failed to upload waveform&quot;</span>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#acdb47b68575d5e7d5e9fafe6574f3f47">  603</a></span>&#160;<span class="keywordtype">int</span> FPGA::SetInterfaceFreq(<span class="keywordtype">double</span> txRate_Hz, <span class="keywordtype">double</span> rxRate_Hz, <span class="keywordtype">double</span> txPhase, <span class="keywordtype">double</span> rxPhase, <span class="keywordtype">int</span> channel)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a> clocks[2];</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a> = 0;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keyword">const</span> uint32_t addr = (0x02A&lt;&lt;16);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    uint32_t <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#gaa4f209c056c387c044201ffd5e668ffa">val</a>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    val = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFD; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    connection-&gt;WriteLMS7002MSPI(&amp;val, 1, channel);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    connection-&gt;ReadLMS7002MSPI(&amp;addr, &amp;val, 1, channel);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordtype">bool</span> bypassTx = (val&amp;0xF0) == 0x00;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordtype">bool</span> bypassRx = (val&amp;0x0F) == 0x0D;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span>  (rxRate_Hz &gt;= 5e6)</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = bypassRx ? 2*rxRate_Hz:rxRate_Hz;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = bypassRx ? 2*rxRate_Hz:rxRate_Hz;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = rxPhase;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        status = SetPllFrequency(1, rxRate_Hz, clocks, 2);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    }</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        status = SetDirectClocking(1);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">if</span> (txRate_Hz &gt;= 5e6)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = bypassTx ? 2*txRate_Hz:txRate_Hz;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = bypassTx ? 2*txRate_Hz:txRate_Hz;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = txPhase;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        status |= SetPllFrequency(0, txRate_Hz, clocks, 2);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    }</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        status |= SetDirectClocking(0);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#ad2f6a2577174abb7f137d525e963eeb8">  644</a></span>&#160;<span class="keywordtype">int</span> FPGA::SetInterfaceFreq(<span class="keywordtype">double</span> txRate_Hz, <span class="keywordtype">double</span> rxRate_Hz, <span class="keywordtype">int</span> channel)</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;{</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> pll_ind = (channel == 1) ? 2 : 0;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a> = 0;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    uint32_t reg20;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordtype">bool</span> bypassTx = <span class="keyword">false</span>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordtype">bool</span> bypassRx = <span class="keyword">false</span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> rxPhC1 =  89.46;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> rxPhC2 =  1.24e-6;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> txPhC1 =  89.61;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> txPhC2 =  2.71e-7;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keyword">const</span> std::vector&lt;uint32_t&gt; spiAddr = { 0x021, 0x022, 0x023, 0x024, 0x027, 0x02A, 0x82,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                            0x400, 0x40C, 0x40B, 0x400, 0x40B, 0x400};</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> bakRegCnt = spiAddr.size() - 4;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordtype">bool</span> phaseSearch = <span class="keyword">false</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">//if (!(mStreamers.size() &gt; channel &amp;&amp; (mStreamers[channel]-&gt;rxRunning || mStreamers[channel]-&gt;txRunning)))</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">if</span>(rxRate_Hz &gt;= 5e6 &amp;&amp; txRate_Hz &gt;= 5e6)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        uint32_t addr[3] = {0, 1, 2};</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        uint32_t vals[3];</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        connection-&gt;ReadRegisters(addr,vals,3);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        vals[1] = (vals[1]&lt;&lt;8)|vals[2];</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        <span class="keywordflow">if</span> ((vals[0]==0xE &amp;&amp; vals[1]&gt;0x20E)||(vals[0]==0xF &amp;&amp; vals[1]&gt;0x206)||(vals[0]==0x10 &amp;&amp; vals[1]&gt;0x102))</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;            phaseSearch = <span class="keyword">true</span>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    }</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">if</span> (!phaseSearch)</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        <span class="keywordflow">return</span> SetInterfaceFreq(txRate_Hz, rxRate_Hz, txPhC1 + txPhC2 * txRate_Hz, rxPhC1 + rxPhC2 * rxRate_Hz, channel);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    std::vector&lt;uint32_t&gt; dataRdA;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    std::vector&lt;uint32_t&gt; dataRdB;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    std::vector&lt;uint32_t&gt; dataWr;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    dataWr.resize(spiAddr.size());</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    dataRdA.resize(bakRegCnt);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    dataRdB.clear();</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">//backup registers</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    dataWr[0] = (uint32_t(0x0020) &lt;&lt; 16);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    connection-&gt;ReadLMS7002MSPI(dataWr.data(), &amp;reg20, 1, channel);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFD; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; bakRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] &lt;&lt; 16);</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    connection-&gt;ReadLMS7002MSPI(dataWr.data(),dataRdA.data(), bakRegCnt, channel);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <span class="keyword">const</span> uint32_t addr = (0x02A&lt;&lt;16);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        uint32_t <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#gaa4f209c056c387c044201ffd5e668ffa">val</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        connection-&gt;ReadLMS7002MSPI(&amp;addr, &amp;val, 1, channel);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        bypassTx = (val&amp;0xF0) == 0x00;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        bypassRx = (val&amp;0x0F) == 0x0D;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFE; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; bakRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="keywordflow">if</span> (spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] &gt;= 0x100)</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            dataRdB.push_back(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] &lt;&lt; 16);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    connection-&gt;ReadLMS7002MSPI(dataRdB.data(), dataRdB.data(), dataRdB.size(), channel);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFF; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        std::vector&lt;uint32_t&gt; spiData = { 0x0E9F, 0x0FFF, 0x5550, 0xE4E4, 0xE4E4, 0x0086, 0x8001,</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                          0x028D, 0x00FF, 0x5555, 0x02CD, 0xAAAA, 0x02ED};</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <span class="keywordflow">if</span> (bypassRx)spiData[5] = 0xD;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="comment">//Load test config</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">int</span> setRegCnt = spiData.size();</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; setRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;            dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]) &lt;&lt; 16) | spiData[i]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        connection-&gt;WriteLMS7002MSPI(dataWr.data(), setRegCnt, channel);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    }</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a> clocks[2];</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = bypassRx ? 2*rxRate_Hz : rxRate_Hz;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = rxPhC1 + rxPhC2 * rxRate_Hz;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    clocks[1] = clocks[0];</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">if</span> (SetPllFrequency(pll_ind+1, rxRate_Hz, clocks, 2)!=0)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        status = -1;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = 0;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        SetPllFrequency(pll_ind+1, rxRate_Hz, clocks, 2);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        std::vector&lt;uint32_t&gt; spiData = {0x0E9F, 0x0FFF, 0x5550, 0xE4E4, 0xE4E4, 0x0484, 0x8001};</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="keywordflow">if</span> (bypassTx)spiData[5] ^= 0x80;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        <span class="keywordflow">if</span> (bypassRx)spiData[5] ^= 0x9;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        connection-&gt;WriteRegister(0xFFFF, 1 &lt;&lt; channel);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        connection-&gt;WriteRegister(0x000A, 0x0000);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <span class="comment">//Load test config</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">int</span> setRegCnt = spiData.size();</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; setRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]) &lt;&lt; 16) | spiData[i]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        connection-&gt;WriteLMS7002MSPI(dataWr.data(), setRegCnt, channel);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = bypassTx ? 2*txRate_Hz:txRate_Hz;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = txPhC1 + txPhC2 * txRate_Hz;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    clocks[1] = clocks[0];</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    connection-&gt;WriteRegister(0x000A, 0x0200);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">if</span> (SetPllFrequency(pll_ind, txRate_Hz, clocks, 2)!=0)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        status = -1;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = 0;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        SetPllFrequency(pll_ind, txRate_Hz, clocks, 2);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">//Restore registers</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFD; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0; <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> &lt; bakRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        dataWr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>]) &lt;&lt; 16) | dataRdA[i]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), bakRegCnt, channel);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFE; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordtype">int</span> k = 0;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; bakRegCnt; ++<a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a>)</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        <span class="keywordflow">if</span> (spiAddr[i] &gt;= 0x100){</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;            dataWr[k] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[i]) &lt;&lt; 16) | dataRdB[k]; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;            k++;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), k, channel);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | reg20; <span class="comment">//msbit 1=SPI write</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    connection-&gt;WriteRegister(0x000A, 0);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;}</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a673cc284c3b570e85ab0d5d5e16ca347">  791</a></span>&#160;<span class="keywordtype">int</span> FPGA::ReadRawStreamData(<span class="keywordtype">char</span>* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <span class="keywordtype">unsigned</span> <a class="code" href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a>, <span class="keywordtype">int</span> epIndex, <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a>)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;{</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    connection-&gt;WriteRegister(0xFFFF, 1 &lt;&lt; epIndex);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    StopStreaming();</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    connection-&gt;ResetStreamBuffers();</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    connection-&gt;WriteRegister(0x0008, 0x0100 | 0x2);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    connection-&gt;WriteRegister(0x0007, 1);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    StartStreaming();</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordtype">int</span> totalBytesReceived = connection-&gt;ReceiveData(buffer,length, epIndex, timeout_ms);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    StopStreaming();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    connection-&gt;AbortReading(epIndex);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">return</span> totalBytesReceived;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;}</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a364e9ef0225dfd09a180c622e2f01e37">  805</a></span>&#160;<span class="keywordtype">double</span> FPGA::DetectRefClk(<span class="keywordtype">double</span> fx3Clk)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> fx3Cnt = 16777210;         <span class="comment">//fixed fx3 counter in FPGA</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">double</span> clkTbl[] = { 30.72e6, 38.4e6, 40e6, 52e6 };</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keyword">const</span> uint32_t addr[] = { 0x61, 0x63 };</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keyword">const</span> uint32_t vals[] = { 0x0, 0x0 };</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="keywordflow">if</span> (connection-&gt;WriteRegisters(addr, vals, 2) != 0)</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keyword">auto</span> start = std::chrono::steady_clock::now();</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">if</span> (connection-&gt;WriteRegister(0x61, 0x4) != 0)</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">while</span> (1) <span class="comment">//wait for test to finish</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        <span class="keywordtype">unsigned</span> completed;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <span class="keywordflow">if</span> (connection-&gt;ReadRegister(0x65, completed) != 0)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;            <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">if</span> (completed &amp; 0x4)</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        <span class="keyword">auto</span> end = std::chrono::steady_clock::now();</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        std::chrono::duration&lt;double&gt; elapsed_seconds = end - start;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <span class="keywordflow">if</span> (elapsed_seconds.count() &gt; 0.5) <span class="comment">//timeout</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;            <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    }</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keyword">const</span> uint32_t addr2[] = { 0x72, 0x73 };</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    uint32_t vals2[2];</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">if</span> (connection-&gt;ReadRegisters(addr2, vals2, 2) != 0)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordtype">double</span> <a class="code" href="../../db/d82/wglew_8h.html#a10b284d589000663becfbc6867a3a9f7">count</a> = (vals2[0] | (vals2[1] &lt;&lt; 16)); <span class="comment">//cock counter</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    count *= fx3Clk / fx3Cnt;   <span class="comment">//estimate ref clock based on FX3 Clock</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <a class="code" href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd">lime::debug</a>(<span class="stringliteral">&quot;Estimated reference clock %1.4f MHz&quot;</span>, count/1e6);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a> = 0;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordtype">double</span> delta = 100e6;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keywordflow">while</span> (i &lt; <span class="keyword">sizeof</span>(clkTbl) / <span class="keyword">sizeof</span>(*clkTbl))</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        <span class="keywordflow">if</span> (delta &lt; fabs(count - clkTbl[i]))</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;            delta = fabs(count - clkTbl[i++]);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="../../d5/d6c/namespacelime.html#af0395b1ab55d42fb76210f0cd9a44a6f">lime::info</a>(<span class="stringliteral">&quot;Reference clock %1.2f MHz&quot;</span>, clkTbl[i - 1] / 1e6);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">return</span> clkTbl[i - 1];</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;} <span class="comment">//namespace lime</span></div><div class="ttc" id="namespacelime_html_a7ffa6d899d9998d448717881da33be40"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a7ffa6d899d9998d448717881da33be40">lime::SMPL_NR_CLR</a></div><div class="ttdeci">const int SMPL_NR_CLR</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00022">FPGA_common.cpp:22</a></div></div>
<div class="ttc" id="structlime_1_1FPGA__DataPacket_html"><div class="ttname"><a href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html">lime::FPGA_DataPacket</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00009">dataTypes.h:9</a></div></div>
<div class="ttc" id="structlime_1_1complex16__t_html"><div class="ttname"><a href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00016">dataTypes.h:16</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_ae4722a65d9832c290437d41ff2b1b4df"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">lime::FPGA::FPGA_PLL_clock::outFrequency</a></div><div class="ttdeci">double outFrequency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00039">FPGA_common.h:39</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga3c63a4089587cf189d87730ef2bf7402"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a></div><div class="ttdeci">const void uint8_t chCount</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01201">LimeSuite.h:1201</a></div></div>
<div class="ttc" id="namespacelime_html_a7f71e605386bdf602b9499119babdb76"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a7f71e605386bdf602b9499119babdb76">lime::samples16InPkt</a></div><div class="ttdeci">const int samples16InPkt</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00023">dataTypes.h:23</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga072869ef257c91ea95fe774cdbb4942e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a></div><div class="ttdeci">void size_t sample_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01164">LimeSuite.h:1164</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a7685c7ae1c138cb57689c48040a87a43"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a></div><div class="ttdeci">double phaseShift_deg</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00040">FPGA_common.h:40</a></div></div>
<div class="ttc" id="group__FN__ADVANCED_html_gace50a97be8d71b9aaca4ab24f6242f40"><div class="ttname"><a href="../../dd/d0a/group__FN__ADVANCED.html#gace50a97be8d71b9aaca4ab24f6242f40">coef</a></div><div class="ttdeci">bool size_t lms_gfir_t const float_type * coef</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00735">LimeSuite.h:735</a></div></div>
<div class="ttc" id="namespacelime_html_a1025f98c7351f477c582240a21b58280"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a1025f98c7351f477c582240a21b58280">lime::busyAddr</a></div><div class="ttdeci">const uint16_t busyAddr</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00031">FPGA_common.cpp:31</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="../../d8/dcc/namespacestd.html">std</a></div><div class="ttdoc">STL namespace. </div></div>
<div class="ttc" id="namespacelime_html_a3a1fa645a1d28f577ef2be92471421c2"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a3a1fa645a1d28f577ef2be92471421c2">lime::GetDeviceName</a></div><div class="ttdeci">static const char * GetDeviceName(const eLMS_DEV device)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/df2/LMSBoards_8h_source.html#l00064">LMSBoards.h:64</a></div></div>
<div class="ttc" id="namespacelime_html_aea4e64979f340fc73e7fb2505afb4cedad0f19a25a56eea55e56c05703911a561"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4cedad0f19a25a56eea55e56c05703911a561">lime::LMS_DEV_UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/df2/LMSBoards_8h_source.html#l00012">LMSBoards.h:12</a></div></div>
<div class="ttc" id="namespacelime_html_a6f71c2cf30627fb40c2cebd8d2214914"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a6f71c2cf30627fb40c2cebd8d2214914">lime::PHCFG_UPDN</a></div><div class="ttdeci">const uint16_t PHCFG_UPDN</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00028">FPGA_common.cpp:28</a></div></div>
<div class="ttc" id="structlime_1_1complex16__t_html_ac1617452a024dadc3dbbd796a71af2ff"><div class="ttname"><a href="../../d3/d26/structlime_1_1complex16__t.html#ac1617452a024dadc3dbbd796a71af2ff">lime::complex16_t::q</a></div><div class="ttdeci">int16_t q</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00019">dataTypes.h:19</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gad9b91ea614f04992bdb30d991963fb6e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gad9b91ea614f04992bdb30d991963fb6e">status</a></div><div class="ttdeci">lms_stream_status_t * status</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01175">LimeSuite.h:1175</a></div></div>
<div class="ttc" id="namespacelime_html_a0b9c4616826b2603a8589c08f1492382"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a0b9c4616826b2603a8589c08f1492382">lime::TXPCT_LOSS_CLR</a></div><div class="ttdeci">const int TXPCT_LOSS_CLR</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00023">FPGA_common.cpp:23</a></div></div>
<div class="ttc" id="pll__sweep_8cpp_html_a0919167e1fe8808c6ede9a583b3e2762"><div class="ttname"><a href="../../d4/d8f/pll__sweep_8cpp.html#a0919167e1fe8808c6ede9a583b3e2762">t2</a></div><div class="ttdeci">auto t2</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d8f/pll__sweep_8cpp_source.html#l00017">pll_sweep.cpp:17</a></div></div>
<div class="ttc" id="rx_8m_html_a39ecfbedb1d27c88aabdefbd7c82dbb7"><div class="ttname"><a href="../../d1/df4/rx_8m.html#a39ecfbedb1d27c88aabdefbd7c82dbb7">i</a></div><div class="ttdeci">or overwrite the same array for i</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/df4/rx_8m_source.html#l00020">rx.m:20</a></div></div>
<div class="ttc" id="wglew_8h_html_a74efbdef71b2e5711088ae39fc925d2d"><div class="ttname"><a href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a></div><div class="ttdeci">GLuint length</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d82/wglew_8h_source.html#l00550">wglew.h:550</a></div></div>
<div class="ttc" id="group__FN__HIGH__LVL_html_ga69eaff271a229e3b1f15d41b48dc0c08"><div class="ttname"><a href="../../d8/d80/group__FN__HIGH__LVL.html#ga69eaff271a229e3b1f15d41b48dc0c08">index</a></div><div class="ttdeci">bool size_t size_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00337">LimeSuite.h:337</a></div></div>
<div class="ttc" id="basicRX_8cpp_html_ad1a5ba420409525ff5ab1be86ac5e526"><div class="ttname"><a href="../../d4/d20/basicRX_8cpp.html#ad1a5ba420409525ff5ab1be86ac5e526">error</a></div><div class="ttdeci">int error()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d20/basicRX_8cpp_source.html#l00018">basicRX.cpp:18</a></div></div>
<div class="ttc" id="namespacelime_html_a994fe3e79b44d57f3600c35789b506f6"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a994fe3e79b44d57f3600c35789b506f6">lime::PLLCFG_START</a></div><div class="ttdeci">const uint16_t PLLCFG_START</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00025">FPGA_common.cpp:25</a></div></div>
<div class="ttc" id="namespacelime_html_ab9de5f0d548dc93d20d3a0173e752fbd"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#ab9de5f0d548dc93d20d3a0173e752fbd">lime::debug</a></div><div class="ttdeci">static void debug(const char *format,...)</div><div class="ttdoc">Log a debug message with formatting. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/da4/Logger_8h_source.html#l00110">Logger.h:110</a></div></div>
<div class="ttc" id="namespacelime_html_a5914b9106a787047468a91a46579fc5a"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a5914b9106a787047468a91a46579fc5a">lime::STREAM_LOAD</a></div><div class="ttdeci">const int STREAM_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00019">FPGA_common.cpp:19</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a80a10016fee0096abad163e30e61104b"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">lime::FPGA::FPGA_PLL_clock::index</a></div><div class="ttdeci">uint8_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00041">FPGA_common.h:41</a></div></div>
<div class="ttc" id="namespacelime_html_a377f6c27785115833f62864ba9f37553"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a377f6c27785115833f62864ba9f37553">lime::warning</a></div><div class="ttdeci">static void warning(const char *format,...)</div><div class="ttdoc">Log a warning message with formatting. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/da4/Logger_8h_source.html#l00094">Logger.h:94</a></div></div>
<div class="ttc" id="namespacelime_html_aea4e64979f340fc73e7fb2505afb4ceda41ea5884e944684772f7ecaf1047e92e"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ceda41ea5884e944684772f7ecaf1047e92e">lime::LMS_DEV_LIMESDR_QPCIE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/df2/LMSBoards_8h_source.html#l00028">LMSBoards.h:28</a></div></div>
<div class="ttc" id="namespacelime_html_ae9d8b86234e3827271197852facdc649"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#ae9d8b86234e3827271197852facdc649">lime::error</a></div><div class="ttdeci">static void error(const char *format,...)</div><div class="ttdoc">Log an error message with formatting. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/da4/Logger_8h_source.html#l00086">Logger.h:86</a></div></div>
<div class="ttc" id="pll__sweep_8cpp_html_ae2ca95b0071a009a78ce4339b81fdd36"><div class="ttname"><a href="../../d4/d8f/pll__sweep_8cpp.html#ae2ca95b0071a009a78ce4339b81fdd36">t1</a></div><div class="ttdeci">auto t1</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d8f/pll__sweep_8cpp_source.html#l00016">pll_sweep.cpp:16</a></div></div>
<div class="ttc" id="FPGA__common_8h_html"><div class="ttname"><a href="../../dc/dda/FPGA__common_8h.html">FPGA_common.h</a></div><div class="ttdoc">Common functions used to work with FPGA. </div></div>
<div class="ttc" id="namespacelime_html_ab5bae540b0b32fa437b820fbe0a94d3d"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#ab5bae540b0b32fa437b820fbe0a94d3d">lime::TX_EN</a></div><div class="ttdeci">const int TX_EN</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00018">FPGA_common.cpp:18</a></div></div>
<div class="ttc" id="group__FN__LOW__LVL_html_ga9e71a98856288ad285d7472959bc387e"><div class="ttname"><a href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a></div><div class="ttdeci">uint8_t * buffer</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00994">LimeSuite.h:994</a></div></div>
<div class="ttc" id="wglew_8h_html_a500a82aecba06f4550f6849b8099ca21"><div class="ttname"><a href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a></div><div class="ttdeci">typedef int(WINAPI *PFNWGLRELEASEPBUFFERDCARBPROC)(HPBUFFERARB hPbuffer</div></div>
<div class="ttc" id="namespacelime_html_af0395b1ab55d42fb76210f0cd9a44a6f"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#af0395b1ab55d42fb76210f0cd9a44a6f">lime::info</a></div><div class="ttdeci">static void info(const char *format,...)</div><div class="ttdoc">Log an information message with formatting. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/da4/Logger_8h_source.html#l00102">Logger.h:102</a></div></div>
<div class="ttc" id="group__FN__LOW__LVL_html_gaa4f209c056c387c044201ffd5e668ffa"><div class="ttname"><a href="../../d3/d0a/group__FN__LOW__LVL.html#gaa4f209c056c387c044201ffd5e668ffa">val</a></div><div class="ttdeci">uint32_t uint16_t * val</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00809">LimeSuite.h:809</a></div></div>
<div class="ttc" id="structlime_1_1FPGA__DataPacket_html_a464b826e1201c770850e325cc255a6ac"><div class="ttname"><a href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a464b826e1201c770850e325cc255a6ac">lime::FPGA_DataPacket::reserved</a></div><div class="ttdeci">uint8_t reserved[8]</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00011">dataTypes.h:11</a></div></div>
<div class="ttc" id="namespacelime_html_a87c861125b3f789c988db2548a241893"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a87c861125b3f789c988db2548a241893">lime::PHCFG_START</a></div><div class="ttdeci">const uint16_t PHCFG_START</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00026">FPGA_common.cpp:26</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gacb36ed9da2f603c0bc49b783e62e565e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a></div><div class="ttdeci">void * samples</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01164">LimeSuite.h:1164</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga99d39cc472ce807b89adc26e7deea42e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a></div><div class="ttdeci">void size_t lms_stream_meta_t unsigned timeout_ms</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01164">LimeSuite.h:1164</a></div></div>
<div class="ttc" id="structlime_1_1FPGA__DataPacket_html_a7103be181090ccf3c4b9f5e9f8758dea"><div class="ttname"><a href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a7103be181090ccf3c4b9f5e9f8758dea">lime::FPGA_DataPacket::counter</a></div><div class="ttdeci">uint64_t counter</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00012">dataTypes.h:12</a></div></div>
<div class="ttc" id="Logger_8h_html"><div class="ttname"><a href="../../dd/da4/Logger_8h.html">Logger.h</a></div><div class="ttdoc">API for logging library status messages. </div></div>
<div class="ttc" id="classlime_1_1IConnection_html"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html">lime::IConnection</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d1e/IConnection_8h_source.html#l00067">IConnection.h:67</a></div></div>
<div class="ttc" id="group__FN__ADVANCED_html_gaaf6fa8c069646fc0704d9f667dc34e7c"><div class="ttname"><a href="../../dd/d0a/group__FN__ADVANCED.html#gaaf6fa8c069646fc0704d9f667dc34e7c">freq</a></div><div class="ttdeci">bool size_t const float_type * freq</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00644">LimeSuite.h:644</a></div></div>
<div class="ttc" id="structlime_1_1complex16__t_html_acc9a7817fe710cb2cbccb26fe6bf6f41"><div class="ttname"><a href="../../d3/d26/structlime_1_1complex16__t.html#acc9a7817fe710cb2cbccb26fe6bf6f41">lime::complex16_t::i</a></div><div class="ttdeci">int16_t i</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00018">dataTypes.h:18</a></div></div>
<div class="ttc" id="namespacelime_html"><div class="ttname"><a href="../../d5/d6c/namespacelime.html">lime</a></div><div class="ttdoc">GUI for writing and reading analog controls. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d9d/SoapyLMS7_8h_source.html#l00017">SoapyLMS7.h:17</a></div></div>
<div class="ttc" id="wglew_8h_html_a10b284d589000663becfbc6867a3a9f7"><div class="ttname"><a href="../../db/d82/wglew_8h.html#a10b284d589000663becfbc6867a3a9f7">count</a></div><div class="ttdeci">HANDLE LPVOID DWORD UINT count</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d82/wglew_8h_source.html#l00840">wglew.h:840</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_abc7956e85e50759f0ac10d5bfab2f7b3"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">lime::FPGA::FPGA_PLL_clock::findPhase</a></div><div class="ttdeci">bool findPhase</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00043">FPGA_common.h:43</a></div></div>
<div class="ttc" id="namespacelime_html_a2fe396e2cd20824d9d211712b6bb79a6"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a2fe396e2cd20824d9d211712b6bb79a6">lime::PHCFG_MODE</a></div><div class="ttdeci">const uint16_t PHCFG_MODE</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00029">FPGA_common.cpp:29</a></div></div>
<div class="ttc" id="namespacelime_html_aea4e64979f340fc73e7fb2505afb4ced"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#aea4e64979f340fc73e7fb2505afb4ced">lime::eLMS_DEV</a></div><div class="ttdeci">eLMS_DEV</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/df2/LMSBoards_8h_source.html#l00010">LMSBoards.h:10</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a50c47b512688f319569b8379edcb993b"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a50c47b512688f319569b8379edcb993b">lime::FPGA::FPGA_PLL_clock::rd_actualFrequency</a></div><div class="ttdeci">double rd_actualFrequency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00044">FPGA_common.h:44</a></div></div>
<div class="ttc" id="namespacelime_html_aad7341d2d3693e7c2a6abfc93c18b3f7"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#aad7341d2d3693e7c2a6abfc93c18b3f7">lime::RX_EN</a></div><div class="ttdeci">const int RX_EN</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00017">FPGA_common.cpp:17</a></div></div>
<div class="ttc" id="LMS64CProtocol_8h_html"><div class="ttname"><a href="../../d1/d56/LMS64CProtocol_8h.html">LMS64CProtocol.h</a></div><div class="ttdoc">Implementation of LMS64C protocol. </div></div>
<div class="ttc" id="namespacelime_html_a0bd9221448ccdfc16ddb4b1a416f8a0b"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a0bd9221448ccdfc16ddb4b1a416f8a0b">lime::samples12InPkt</a></div><div class="ttdeci">const int samples12InPkt</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00022">dataTypes.h:22</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00030">FPGA_common.h:30</a></div></div>
<div class="ttc" id="wglew_8h_html_a0b0bf11730a56d9138d77ed713db634e"><div class="ttname"><a href="../../db/d82/wglew_8h.html#a0b0bf11730a56d9138d77ed713db634e">seconds</a></div><div class="ttdeci">GLfloat seconds</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d82/wglew_8h_source.html#l00950">wglew.h:950</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gaad9b08c92854f938d313c29fd0022e5d"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a></div><div class="ttdeci">const void uint8_t size_t int format</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01201">LimeSuite.h:1201</a></div></div>
<div class="ttc" id="structlime_1_1FPGA__DataPacket_html_a3789a228bde7732e467655390c33b4a6"><div class="ttname"><a href="../../d3/dcf/structlime_1_1FPGA__DataPacket.html#a3789a228bde7732e467655390c33b4a6">lime::FPGA_DataPacket::data</a></div><div class="ttdeci">uint8_t data[4080]</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00013">dataTypes.h:13</a></div></div>
<div class="ttc" id="structlime_1_1StreamConfig_html_aeba178b2150eaa53f383c88befcd4bc9"><div class="ttname"><a href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">lime::StreamConfig::StreamDataFormat</a></div><div class="ttdeci">StreamDataFormat</div><div class="ttdoc">Possible stream data formats. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/dbf/Streamer_8h_source.html#l00044">Streamer.h:44</a></div></div>
<div class="ttc" id="namespacelime_html_adc6af0cf8e0a70f3ef09fac1244f8c48"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#adc6af0cf8e0a70f3ef09fac1244f8c48">lime::ReportError</a></div><div class="ttdeci">int ReportError(const int errnum)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/df5/Logger_8cpp_source.html#l00048">Logger.cpp:48</a></div></div>
<div class="ttc" id="tx_8m_html_a7d34a8189f5209146e79e4de490a8022"><div class="ttname"><a href="../../d6/dd8/tx_8m.html#a7d34a8189f5209146e79e4de490a8022">src</a></div><div class="ttdeci">periods to generate src</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/tx_8m_source.html#l00008">tx.m:8</a></div></div>
<div class="ttc" id="IConnection_8h_html"><div class="ttname"><a href="../../d3/d1e/IConnection_8h.html">IConnection.h</a></div><div class="ttdoc">Interface class for connection types. </div></div>
<div class="ttc" id="namespacelime_html_a517908bff650d2c3faca03e7afe2eaf0"><div class="ttname"><a href="../../d5/d6c/namespacelime.html#a517908bff650d2c3faca03e7afe2eaf0">lime::PLLRST_START</a></div><div class="ttdeci">const uint16_t PLLRST_START</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00027">FPGA_common.cpp:27</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 19 2018 15:33:39 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
