<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv6K">
  <name>ARM11MPCore</name>
  <internal_name>ARM11MPCore</internal_name>
  <series>A</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_list xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd" xml:base="Registers/CP15/ARM11MPCore.xml">
      <!--  CP15 System Control Registers -->
      <register_group name="Sys_Control_Config">
        <gui_name language="en">System Control and Configuration</gui_name>
        <description language="en">System Control and Configuration</description>
        <register access="RO" name="ID" size="4">
          <gui_name language="en">Main ID</gui_name>
          <alias_name>CP15_ID</alias_name>
          <device_name type="rvi">CP15_ID</device_name>
          <device_name type="cadi">CP15_CP15_ID</device_name>
          <description language="en">Main ID Register</description>
          <bitField conditional="false" name="Implementor">
            <gui_name language="en">Implementor</gui_name>
            <description language="en">Indicates the implementor</description>
            <definition>[31:24]</definition>
          </bitField>
          <bitField conditional="false" name="Variant">
            <gui_name language="en">Variant number</gui_name>
            <description language="en">Indicates the variant number, or major revision, of the processor</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" name="Architecture">
            <gui_name language="en">Architecture</gui_name>
            <description language="en">Indicates whether the architecture is given in the feature registers</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" name="Primary_part_number">
            <gui_name language="en">Primary part number</gui_name>
            <description language="en">Indicates the part number</description>
            <definition>[15:4]</definition>
          </bitField>
          <bitField conditional="false" name="Revision">
            <gui_name language="en">Revision</gui_name>
            <description language="en">Indicates the revision number, or minor revision, of the processor</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="CPU_ID" size="4">
          <gui_name language="en">CPU ID</gui_name>
          <alias_name>CP15_CPU_ID</alias_name>
          <device_name type="rvi">CP15_CPU_ID</device_name>
          <device_name type="cadi">CP15_CP15_CPU_ID</device_name>
          <description language="en">CPU ID Register</description>
          <bitField conditional="false" name="Cluster_ID">
            <gui_name language="en">Cluster ID</gui_name>
            <description language="en">The value of the CLUSTERID configuration pins</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" name="CPU_ID">
            <gui_name language="en">CPU ID</gui_name>
            <description language="en">CPU identifier</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_PFR0" size="4">
          <gui_name language="en">Processor Feature Register 0</gui_name>
          <alias_name>CP15_ID_PFR0</alias_name>
          <device_name type="rvi">CP15_ID_PFR0</device_name>
          <device_name type="cadi">CP15_CP15_ID_PFR0</device_name>
          <description language="en">Processor Feature Register 0</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved, RAZ.</description>
          <definition>[31:16]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="State3">
            <gui_name language="en">State3</gui_name>
            <description language="en">Indicates support for Thumb Execution Environment (ThumbEE).</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="State2">
            <gui_name language="en">State2</gui_name>
            <description language="en">Indicates support for Jazelle extension interface.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="State1">
            <gui_name language="en">State1</gui_name>
            <description language="en">Indicates the type of Thumb encoding that the processor supports.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="State0">
            <gui_name language="en">State0</gui_name>
            <description language="en">Indicates support for ARM instruction set.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_PFR1" size="4">
          <gui_name language="en">Processor Feature Register 1</gui_name>
          <alias_name>CP15_ID_PFR1</alias_name>
          <device_name type="rvi">CP15_ID_PFR1</device_name>
          <device_name type="cadi">CP15_CP15_ID_PFR1</device_name>
          <description language="en">Processor Feature Register 1</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved, RAZ.</description>
          <definition>[31:12]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Security_extensions">
            <gui_name language="en">Security extension</gui_name>
            <description language="en">Indicates support for Security Extensions Architecture v1.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Programmers_model">
            <gui_name language="en">Programmers model</gui_name>
            <description language="en">Indicates support for standard ARMv4 programmer's model</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_DFR0" size="4">
          <gui_name language="en">Debug Feature Register 0</gui_name>
          <alias_name>CP15_ID_DFR0</alias_name>
          <device_name type="rvi">CP15_ID_DFR0</device_name>
          <device_name type="cadi">CP15_CP15_ID_DFR0</device_name>
          <description language="en">Debug Feature Register 0</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved, RAZ.</description>
          <definition>[31:24]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Secure_debug_model_coprocessor_based">
            <gui_name language="en">Coprocessor secure debug model</gui_name>
            <description language="en">Indicates support for the secure debug model coprocessor.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Core_debug_model_coprocessor_based">
            <gui_name language="en">Coprocessor debug model</gui_name>
            <description language="en">Indicates support for the coprocessor debug model.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_MMFR0" size="4">
          <gui_name language="en">Memory Model Feature 0</gui_name>
          <alias_name>CP15_ID_MMFR0</alias_name>
          <device_name type="rvi">CP15_ID_MMFR0</device_name>
          <device_name type="cadi">CP15_CP15_ID_MMFR0</device_name>
          <description language="en">Memory Model Feature 0</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved, RAZ.</description>
          <definition>[31:28]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="FCSE">
            <gui_name language="en">FCSE</gui_name>
            <description language="en">Indicates support for fast context switch memory mappings.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Auxiliary_control_register">
            <gui_name language="en">Auxiliary Control Register</gui_name>
            <description language="en">Indicates support for Auxiliary Control Register.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" name="TCM">
            <gui_name language="en">TCM</gui_name>
            <description language="en">Indicates support for TCM and associated DMA.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Cache_coherency_with_DMA">
            <gui_name language="en">Cache coherency with DMA</gui_name>
            <description language="en">Indicates support for cache coherency with DMA agent, shared memory.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Cache_coherency_with_CPU">
            <gui_name language="en">Cache coherency with CPU</gui_name>
            <description language="en">Indicates support for cache coherency support with CPU agent, shared memory.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PMSA">
            <gui_name language="en">PMSA</gui_name>
            <description language="en">Indicates support for Protected Memory System Architecture (PMSA).</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" name="VMSA">
            <gui_name language="en">VMSA</gui_name>
            <description language="en">Indicates support for Virtual Memory System Architecture (VMSA).</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_MMFR1" size="4">
          <gui_name language="en">Memory Model Feature 1</gui_name>
          <alias_name>CP15_ID_MMFR1</alias_name>
          <device_name type="rvi">CP15_ID_MMFR1</device_name>
          <device_name type="cadi">CP15_CP15_ID_MMFR1</device_name>
          <description language="en">Memory Model Feature 1</description>
          <bitField conditional="false" name="BTB">
            <gui_name language="en">BTB</gui_name>
            <description language="en">Indicates support for branch target buffer.</description>
            <definition>[31:28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_test_clean_ops">
            <gui_name language="en">L1 test and clean ops</gui_name>
            <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_maintenance_ops">
            <gui_name language="en">L1 unified cache maintenance ops</gui_name>
            <description language="en">Indicates support for L1 cache, all maintenance operations, unified architecture.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" name="L1_Harvard_cache_maintenance__ops">
            <gui_name language="en">L1 Harvard cache maintenance ops</gui_name>
            <description language="en">Indicates support for L1 cache, all maintenance operations, Harvard architecture.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_line_maintenance_ops_by_set_and_way">
            <gui_name language="en">L1 unified cache line maintenance ops by set and way</gui_name>
            <description language="en">Indicates support for L1 cache line maintenance operations by set and way, unified architecture.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" name="L1_Harvard_cache_line_maintenance_ops_by_set_and_way">
            <gui_name language="en">L1 Harvard cache line maintenance ops by set and way</gui_name>
            <description language="en">Indicates support for L1 cache line maintenance operations by set and way, Harvard architecture.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_line_maintenance_ops_by_VA">
            <gui_name language="en">L1 unified cache line maintenance ops by VA</gui_name>
            <description language="en">Indicates support for L1 cache line maintenance operations by VA, unified architecture.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" name="L1_Harvard_cache_line_maintenance_ops_by_VA">
            <gui_name language="en">L1 Harvard cache line maintenance operations by VA</gui_name>
            <description language="en">Indicates support for L1 cache line maintenance operations by VA, Harvard architecture.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_MMFR2" size="4">
          <gui_name language="en">Memory Model Feature 2</gui_name>
          <alias_name>CP15_ID_MMFR2</alias_name>
          <device_name type="rvi">CP15_ID_MMFR2</device_name>
          <device_name type="cadi">CP15_CP15_ID_MMFR2</device_name>
          <description language="en">Memory Model Feature 2</description>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hardware_access_flag">
            <gui_name language="en">Hardware access flag</gui_name>
            <description language="en">Indicates support for hardware access flag.</description>
            <definition>[31:28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="WFI">
            <gui_name language="en">WFI</gui_name>
            <description language="en">Indicates support for wait-for-interrupt stalling.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" name="Memory_barrier_features">
            <gui_name language="en">Memory barrier features</gui_name>
            <description language="en">Indicates support for memory barrier operations.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" name="Unified_TLB_maintenance_ops">
            <gui_name language="en">Unified TLB maintenance ops</gui_name>
            <description language="en">Indicates support for TLB maintenance operations,unified architecture.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" name="Harvard_TLB_maintenance_ops">
            <gui_name language="en">Harvard TLB maintenance ops</gui_name>
            <description language="en">Indicates support for TLB maintenance operations, Harvard architecture.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_cache_maintenance_range_ops">
            <gui_name language="en">Harvard L1 cache maintenance range ops</gui_name>
            <description language="en">Indicates support for cache maintenance range operations, Harvard architecture.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_background_prefetch_cache_range_ops">
            <gui_name language="en">Harvard L1 background prefetch cache range ops</gui_name>
            <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_foreground_prefetch_cache_range_ops">
            <gui_name language="en">Harvard L1 foreground prefetch cache range ops</gui_name>
            <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_MMFR3" size="4">
          <gui_name language="en">Memory Model Feature 3</gui_name>
          <alias_name>CP15_ID_MMFR3</alias_name>
          <device_name type="rvi">CP15_ID_MMFR3</device_name>
          <device_name type="cadi">CP15_CP15_ID_MMFR3</device_name>
          <description language="en">Memory Model Feature 3</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved, RAZ.</description>
          <definition>[31:12]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Branch_predictor_maintenance">
            <gui_name language="en">Branch predictor maintenance</gui_name>
            <description language="en">Indicates support for branch predictor maintenance operations.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hierarchical_cache_maintenance_ops_by_set_and_way">
            <gui_name language="en">Hierarchical cache maintenance ops by set and way</gui_name>
            <description language="en">Indicates support for invalidate cache by set and way, clean by set and way, and invalidate and clean by set and way.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hierarchical_cache_maintenance_ops_by_MVA">
            <gui_name language="en">Hierarchical cache maintenance ops by MVA</gui_name>
            <description language="en">Indicates support for invalidate cache by MVA, clean by MVA, invalidate and clean by MVA, and invalidate all.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_ISAR0" size="4">
          <gui_name language="en">Instruction Set Attributes 0</gui_name>
          <alias_name>CP15_ID_ISAR0</alias_name>
          <device_name type="rvi">CP15_ID_ISAR0</device_name>
          <device_name type="cadi">CP15_CP15_ID_ISAR0</device_name>
          <description language="en">Instruction Set Attributes 0</description>
          <!-- bitField conditional="false" name="- Reserved, RAZ">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved. RAZ.</description>
          <definition>[31:28]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Divide_instrs">
            <gui_name language="en">Divide instructions</gui_name>
            <description language="en">Indicates support for divide instructions.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Debug_instrs">
            <gui_name language="en">Debug instructions</gui_name>
            <description language="en">Indicates support for debug instructions.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" name="Coproc_instrs">
            <gui_name language="en">Coprocessor instructions</gui_name>
            <description language="en">Indicates support for coprocessor instructions.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="CmpBranch_instrs">
            <gui_name language="en">Combined compare and branch instructions</gui_name>
            <description language="en">Indicates support for combined compare and branch instructions.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Bitfield_instrs">
            <gui_name language="en">Bitfield instructions</gui_name>
            <description language="en">Indicates support for bitfield instructions.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="BitCount_instrs">
            <gui_name language="en">Bit count instructions</gui_name>
            <description language="en">Indicates support for bit counting instructions.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Atomic_instrs">
            <gui_name language="en">Atomic instructions</gui_name>
            <description language="en">Indicates support for atomic load and store instructions.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_ISAR1" size="4">
          <gui_name language="en">Instruction Set Attributes 1</gui_name>
          <alias_name>CP15_ID_ISAR1</alias_name>
          <device_name type="rvi">CP15_ID_ISAR1</device_name>
          <device_name type="cadi">CP15_CP15_ID_ISAR1</device_name>
          <description language="en">Instruction Set Attributes 1</description>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Jazelle_instrs">
            <gui_name language="en">Jazelle instructions</gui_name>
            <description language="en">Indicates support for Jazelle instructions.</description>
            <definition>[31:28]</definition>
          </bitField>
          <bitField conditional="false" name="Interwork_instrs">
            <gui_name language="en">Interworking instructions</gui_name>
            <description language="en">Indicates support for instructions that branch between ARM and Thumb code.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Immediate_instrs">
            <gui_name language="en">Immediate instructions</gui_name>
            <description language="en">Indicates support for immediate instructions.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="IfThen_instrs">
            <gui_name language="en">If ... Then instructions</gui_name>
            <description language="en">Indicates support for If ... Then instructions.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" name="Extend_instrs">
            <gui_name language="en">Extend instructions</gui_name>
            <description language="en">Indicates support for sign or zero extend instructions.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Except2_instrs">
            <gui_name language="en">Exception 2 instructions</gui_name>
            <description language="en">Indicates support for exception 2 instructions.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Except1_instrs">
            <gui_name language="en">Exception 1 instructions</gui_name>
            <description language="en">Indicates support for exception 1 instructions.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Endian_instrs">
            <gui_name language="en">Endian instructions</gui_name>
            <description language="en">Indicates support for endianness control instructions.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_ISAR2" size="4">
          <gui_name language="en">Instruction Set Attributes 2</gui_name>
          <alias_name>CP15_ID_ISAR2</alias_name>
          <device_name type="rvi">CP15_ID_ISAR2</device_name>
          <device_name type="cadi">CP15_CP15_ID_ISAR2</device_name>
          <description language="en">Instruction Set Attributes 2</description>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Reversal_instrs">
            <gui_name language="en">Reversal instructions</gui_name>
            <description language="en">Indicates support for reversal instructions.</description>
            <definition>[31:28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PSR_instrs">
            <gui_name language="en">PSR instructions</gui_name>
            <description language="en">Indicates support for PSR instructions.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" name="MultU_instrs">
            <gui_name language="en">Unsigned multiply instructions</gui_name>
            <description language="en">Indicates support for advanced unsigned multiply instructions.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" name="MultS_instrs">
            <gui_name language="en">Signed multiply instructions</gui_name>
            <description language="en">Indicates support for advanced signed multiply instructions.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Mult_instrs">
            <gui_name language="en">Multiply instructions</gui_name>
            <description language="en">Indicates support for multiply instructions.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="MultAccessInt_instrs">
            <gui_name language="en">Multi-access interruptible instructions</gui_name>
            <description language="en">Indicates support for multi-access interruptible instructions.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="MemHint_instrs">
            <gui_name language="en">Memory hint instructions</gui_name>
            <description language="en">Indicates support for memory hint instructions.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="LoadStore_instrs">
            <gui_name language="en">Load and store instructions</gui_name>
            <description language="en">Indicates support for load and store instructions.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_ISAR3" size="4">
          <gui_name language="en">Instruction Set Attributes 3</gui_name>
          <alias_name>CP15_ID_ISAR3</alias_name>
          <device_name type="rvi">CP15_ID_ISAR3</device_name>
          <device_name type="cadi">CP15_CP15_ID_ISAR3</device_name>
          <description language="en">Instruction Set Attributes 3</description>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="T2ExeEnvExtn_instrs">
            <gui_name language="en">Thumb-2 execution environment extension instructions</gui_name>
            <description language="en">Indicates support for Thumb-2 execution environment extension instructions.</description>
            <definition>[31:28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="TrueNOP_instrs">
            <gui_name language="en">True NOP instructions</gui_name>
            <description language="en">Indicates support for true NOP instructions.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="ThumbCopy_instrs">
            <gui_name language="en">Thumb copy instructions</gui_name>
            <description language="en">Indicates support for Thumb copy instructions.</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="TabBranch_instrs">
            <gui_name language="en">Table branch instructions</gui_name>
            <description language="en">Indicates support for table branch instructions.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" name="SynchPrim_instrs">
            <gui_name language="en">Synchronization primitive instructions</gui_name>
            <description language="en">Indicates support for synchronization primitive instructions.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SWI_instrs">
            <gui_name language="en">SWI instructions</gui_name>
            <description language="en">Indicates support for SWI instructions.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" name="SIMD_instrs">
            <gui_name language="en">SIMD instructions</gui_name>
            <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Saturate_instrs">
            <gui_name language="en">Saturate instructions</gui_name>
            <description language="en">Indicates support for saturate instructions.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="ID_ISAR4" size="4">
          <gui_name language="en">Instruction Set Attributes 4</gui_name>
          <alias_name>CP15_ID_ISAR4</alias_name>
          <device_name type="rvi">CP15_ID_ISAR4</device_name>
          <device_name type="cadi">CP15_CP15_ID_ISAR4</device_name>
          <description language="en">Instruction Set Attributes 4</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved, RAZ.</description>
          <definition>[31:24]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Syncprim_instrs_frac">
            <gui_name language="en">Fractional support for synchronization primitive instructions</gui_name>
            <description language="en">Indicates fractional support for synchronization primitive instructions</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Barrier_instrs">
            <gui_name language="en">Barrier instructions</gui_name>
            <description language="en">Indicates support for barrier instructions.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SMI_instrs">
            <gui_name language="en">SMI instructions</gui_name>
            <description language="en">Indicates support for SMI instructions.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Writeback_instrs">
            <gui_name language="en">Writeback instructions</gui_name>
            <description language="en">Indicates support for writeback instructions.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="WithShifts_instrs">
            <gui_name language="en">With shift instructions</gui_name>
            <description language="en">Indicates support for with-shift instructions.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Unpriv_instrs">
            <gui_name language="en">Unprivileged instructions</gui_name>
            <description language="en">Indicates support for Unprivileged instructions.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="CONTROL" size="4">
          <gui_name language="en">Control</gui_name>
          <alias_name>CP15_CONTROL</alias_name>
          <device_name type="rvi">CP15_CONTROL</device_name>
          <device_name type="cadi">CP15_CP15_CONTROL</device_name>
          <description language="en">Control</description>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="Force_AP">
            <gui_name language="en">Force AP</gui_name>
            <description language="en">This bit controls the Force AP functionality in the MMU that generates Access Bit faults.</description>
            <definition>[29]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TRE">
            <gui_name language="en">TEX Remap</gui_name>
            <description language="en">This bit controls the TEX remap functionality in the MMU.</description>
            <definition>[28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NMFI" name="NMFI">
            <gui_name language="en">NMFI</gui_name>
            <description language="en">Behaviour of FIQs</description>
            <definition>[27]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CONTROL_EE" name="EE">
            <gui_name language="en">EE</gui_name>
            <description language="en">This bit determines the setting of the CPSR E bit on taking an exception</description>
            <definition>[25]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_ENABLE_DISABLE" name="XP">
            <gui_name language="en">XP</gui_name>
            <description language="en">This bit configures the hardware page translation mechanism</description>
            <definition>[23]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="U">
            <gui_name language="en">U</gui_name>
            <description language="en">Enables unaligned data access operations, including support for mixed little-endian and big-endian operation.</description>
            <definition>[22]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_T_BIT_STATUS" name="L4">
            <gui_name language="en">L4</gui_name>
            <description language="en">Determines if the T bit is set when load instructions change the PC</description>
            <definition>[15]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_EXC_VECT_LOC" name="V">
            <gui_name language="en">V</gui_name>
            <description language="en">Location of exception vectors</description>
            <definition>[13]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="I">
            <gui_name language="en">I</gui_name>
            <description language="en">Level 1 Instruction Cache enable/disable</description>
            <definition>[12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="Z">
            <gui_name language="en">Z</gui_name>
            <description language="en">Program Flow Enable/Disable</description>
            <definition>[11]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="ROM_protection">
            <gui_name language="en">R</gui_name>
            <description language="en">ROM Protection</description>
            <definition>[9]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="Sys_protection">
            <gui_name language="en">S</gui_name>
            <description language="en">System protection. This bit modifies the MMU protection system</description>
            <definition>[8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
            <gui_name language="en">C</gui_name>
            <description language="en">Level 1 Data Cache enable/disable</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
            <gui_name language="en">A</gui_name>
            <description language="en">Strict data address alignment fault checking</description>
            <definition>[1]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
            <gui_name language="en">MMU</gui_name>
            <description language="en">MMU enable/disable</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="AUXILIARY_CONTROL" size="4">
          <gui_name language="en">Auxiliary Control</gui_name>
          <alias_name>CP15_AUXILIARY_CONTROL</alias_name>
          <device_name type="rvi">CP15_AUXILIARY_CONTROL</device_name>
          <device_name type="cadi">CP15_CP15_AUXILIARY_CONTROL</device_name>
          <description language="en">Auxiliary Control</description>
          <!-- bitField conditional="false" name="-">
          <gui_name language="en">-</gui_name>
          <description language="en">Reserved.This field is UNP/RAZ when read. Write as the existing value</description>
          <definition>[31:7]</definition>
          </bitField -->
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="L1_parity">
            <gui_name language="en">L1 parity checking</gui_name>
            <description language="en">L1 parity checking</description>
            <definition>[6]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_AMP_SMP" name="SMP">
            <gui_name language="en">SMP</gui_name>
            <description language="en">Signals if the CPU is taking part in coherency or not</description>
            <definition>[5]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EXCL">
            <gui_name language="en">EXCL</gui_name>
            <description language="en">This bit enables the exclusive behavior of L1 if the processor is used in conjunction with an L2 cache supporting that behavior</description>
            <definition>[4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="F">
            <gui_name language="en">F</gui_name>
            <description language="en">Instruction folding enable. This bit enables the use of instruction folding if program flow prediction is enabled</description>
            <definition>[3]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="SB">
            <gui_name language="en">SB</gui_name>
            <description language="en">Static branch prediction enable. This bit enables the use of static branch prediction if program flow prediction is enabled.</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="DB">
            <gui_name language="en">DB</gui_name>
            <description language="en">Dynamic branch prediction enable. This bit enables the use of dynamic branch prediction if program flow prediction is enabled.</description>
            <definition>[1]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="RS">
            <gui_name language="en">RS</gui_name>
            <description language="en">Return stack enable. This bit enables the use of the return stack if program flow prediction is enabled.</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="COPROCESSOR_ACCESS_CONTROL" size="4">
          <gui_name language="en">Coprocessor Access Control</gui_name>
          <alias_name>CP15_COPROCESSOR_ACCESS_CONTROL</alias_name>
          <device_name type="rvi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
          <device_name type="cadi">CP15_CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
          <description language="en">Coprocessor Access Control. Only VFP coprocessors are available for MPCore</description>
          <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP11">
            <gui_name language="en">CP11</gui_name>
            <description language="en">Access permissions for Coprocessor 11</description>
            <definition>[23:22]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP10">
            <gui_name language="en">CP10</gui_name>
            <description language="en">Access permissions for Coprocessor 10</description>
            <definition>[21:20]</definition>
          </bitField>
        </register>
      </register_group>
      <!-- CP15 MMU Control and Configuration Registers -->
      <register_group name="MMU_Control_Config">
        <gui_name language="en">MMU Control</gui_name>
        <description language="en">MMU Control and Configuration</description>
        <register access="RO" name="TLB_TYPE" size="4">
          <gui_name language="en">TLB Type</gui_name>
          <alias_name>CP15_TLB_TYPE</alias_name>
          <device_name type="rvi">CP15_TLB_TYPE</device_name>
          <device_name type="cadi">CP15_CP15_TLB_TYPE</device_name>
          <description language="en">TLB Type</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">SBZ/UNP</description>
        <definition>[31:24]</definition>
        </bitField -->
          <bitField conditional="false" name="ILsize">
            <gui_name language="en">ILsize</gui_name>
            <description language="en">The number of instruction TLB lockable entries.</description>
            <definition>[23:16]</definition>
          </bitField>
          <bitField conditional="false" name="DLsize">
            <gui_name language="en">DLsize</gui_name>
            <description language="en">The number of unified or data TLB lockable entries.</description>
            <definition>[15:8]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">SBZ/UNP</description>
        <definition>[7:1]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_TLB_TYPE" name="U">
            <gui_name language="en">U</gui_name>
            <description language="en">Specifies if the TLB is unified, or if there are separate instruction and data TLBs</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="TTBR0" size="4">
          <gui_name language="en">Translation Table Base 0</gui_name>
          <alias_name>CP15_TTBR0</alias_name>
          <device_name type="rvi">CP15_TTBR0</device_name>
          <device_name type="cadi">CP15_CP15_TTBR0</device_name>
          <description language="en">Translation Table Base 0</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">UNP/SBZ</description>
        <definition>[6:5]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_XRGN_TYPE" name="RGN">
            <gui_name language="en">RGN</gui_name>
            <description language="en">Indicates the outer cacheable attributes for translation table walking.</description>
            <definition>[4:3]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Read-As-Zero and ignore writes. This bit is not implemented on this processor.</description>
        <definition>[2]</definition>
        </bitField -->
          <bitField conditional="false" name="S">
            <gui_name language="en">S</gui_name>
            <description language="en">Indicates the translation table walk is to nonshared or to shared memory.</description>
            <definition>[1]</definition>
          </bitField>
        </register>
        <register access="RW" name="TTBR1" size="4">
          <gui_name language="en">Translation Table Base 1</gui_name>
          <alias_name>CP15_TTBR1</alias_name>
          <device_name type="rvi">CP15_TTBR1</device_name>
          <device_name type="cadi">CP15_CP15_TTBR1</device_name>
          <description language="en">Translation Table Base 1</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Reserved. RAZ, SBZ.</description>
        <definition>[13:5]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_XRGN_TYPE" name="RGN">
            <gui_name language="en">RGN</gui_name>
            <description language="en">Indicates the outer cacheable attributes for translation table walking.</description>
            <definition>[4:3]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Reserved, SBZP.</description>
        <definition>[2]</definition>
        </bitField -->
          <bitField conditional="false" name="S">
            <gui_name language="en">S</gui_name>
            <description language="en">Indicates the translation table walk is to nonshared or to shared memory.</description>
            <definition>[1]</definition>
          </bitField>
        </register>
        <register access="RW" name="TTBC" size="4">
          <gui_name language="en">Translation Table Base Control</gui_name>
          <alias_name>CP15_TTBC</alias_name>
          <device_name type="rvi">CP15_TTBC</device_name>
          <device_name type="cadi">CP15_CP15_TTBC</device_name>
          <description language="en">Translation Table Base Control</description>
          <bitField conditional="false" enumerationId="E_TBR_PAGE_SIZE" name="N">
            <gui_name language="en">N</gui_name>
            <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
            <definition>[2:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="DACR" size="4">
          <gui_name language="en">Domain Access Control</gui_name>
          <alias_name>CP15_DACR</alias_name>
          <device_name type="rvi">CP15_DACR</device_name>
          <device_name type="cadi">CP15_CP15_DACR</device_name>
          <description language="en">Domain Access Control</description>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
            <gui_name language="en">D15</gui_name>
            <description language="en">Defines the access permissions for domain D15</description>
            <definition>[31:30]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
            <gui_name language="en">D14</gui_name>
            <description language="en">Defines the access permissions for domain D14</description>
            <definition>[29:28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
            <gui_name language="en">D13</gui_name>
            <description language="en">Defines the access permissions for domain D13 </description>
            <definition>[27:26]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
            <gui_name language="en">D12</gui_name>
            <description language="en">Defines the access permissions for domain D12</description>
            <definition>[25:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
            <gui_name language="en">D11</gui_name>
            <description language="en">Defines the access permissions for domain D11</description>
            <definition>[23:22]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
            <gui_name language="en">D10</gui_name>
            <description language="en">Defines the access permissions for domain D10</description>
            <definition>[21:20]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
            <gui_name language="en">D9</gui_name>
            <description language="en">Defines the access permissions for domain D9</description>
            <definition>[19:18]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
            <gui_name language="en">D8</gui_name>
            <description language="en">Defines the access permissions for domain D8</description>
            <definition>[17:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
            <gui_name language="en">D7</gui_name>
            <description language="en">Defines the access permissions for domain D7</description>
            <definition>[15:14]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
            <gui_name language="en">D6</gui_name>
            <description language="en">Defines the access permissions for domain D6</description>
            <definition>[13:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
            <gui_name language="en">D5</gui_name>
            <description language="en">Defines the access permissions for domain D5</description>
            <definition>[11:10]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
            <gui_name language="en">D4</gui_name>
            <description language="en">Defines the access permissions for domain D4</description>
            <definition>[9:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
            <gui_name language="en">D3</gui_name>
            <description language="en">Defines the access permissions for domain D3</description>
            <definition>[7:6]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
            <gui_name language="en">D2</gui_name>
            <description language="en">Defines the access permissions for domain D2</description>
            <definition>[5:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
            <gui_name language="en">D1</gui_name>
            <description language="en">Defines the access permissions for domain D1</description>
            <definition>[3:2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
            <gui_name language="en">D0</gui_name>
            <description language="en">Defines the access permissions for domain D0</description>
            <definition>[1:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="DFSR" size="4">
          <gui_name language="en">Data Fault Status</gui_name>
          <alias_name>CP15_DFSR</alias_name>
          <device_name type="rvi">CP15_DFSR</device_name>
          <device_name type="cadi">CP15_CP15_DFSR</device_name>
          <description language="en">Data Fault Status</description>
          <bitField conditional="false" enumerationId="E_EXT_ABT_QUAL" name="SD">
            <gui_name language="en">SD</gui_name>
            <description language="en">External Abort Qualifier</description>
            <definition>[12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_READ_WRITE" name="RW">
            <gui_name language="en">RW</gui_name>
            <description language="en">Indicates whether a read or write access caused an abort.</description>
            <definition>[11]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Always read as 0. Writes to these bits are ignored.</description>
        <definition>[9:8]</definition>
        </bitField -->
          <bitField conditional="false" name="Domain">
            <gui_name language="en">Domain</gui_name>
            <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FAULT_STATUS" name="Status">
            <gui_name language="en">Status</gui_name>
            <description language="en">Indicates the type of exception generated. To determine [10] must be used in conjunction with bits [3:0].</description>
            <definition>[10][3:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="IFSR" size="4">
          <gui_name language="en">Instruction Fault Status</gui_name>
          <alias_name>CP15_IFSR</alias_name>
          <device_name type="rvi">CP15_IFSR</device_name>
          <device_name type="cadi">CP15_CP15_IFSR</device_name>
          <description language="en">Instruction Fault Status</description>
          <bitField conditional="false" enumerationId="E_EXT_ABT_QUAL" name="SD">
            <gui_name language="en">SD</gui_name>
            <description language="en">External Abort Qualifier</description>
            <definition>[12]</definition>
          </bitField>
          <bitField conditional="false" name="Domain">
            <gui_name language="en">Domain</gui_name>
            <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FAULT_STATUS" name="Status">
            <gui_name language="en">Status</gui_name>
            <description language="en">Indicates the type of exception generated. To determine [10] must be used in conjunction with bits [3:0].</description>
            <definition>[10][3:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="DFAR" size="4">
          <gui_name language="en">Fault Address</gui_name>
          <alias_name>CP15_DFAR</alias_name>
          <device_name type="rvi">CP15_DFAR</device_name>
          <device_name type="cadi">CP15_CP15_DFAR</device_name>
          <description language="en">Fault Address</description>
        </register>
        <register access="RW" name="WFAR" size="4">
          <gui_name language="en">Watchpoint Fault Address</gui_name>
          <alias_name>CP15_WFAR</alias_name>
          <device_name type="rvi">CP15_WFAR</device_name>
          <device_name type="cadi">CP15_CP15_WFAR</device_name>
          <description language="en">Watchpoint Fault Address</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_ALL" size="4">
          <gui_name language="en">Invalidate Unified TLB</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_ALL</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_ALL</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_ALL</device_name>
          <description language="en">Invalidate Unified TLB</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_MVA_ASID" size="4">
          <gui_name language="en">Invalidate Unified TLB Single Entry by MVA with ASID match</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_MVA_ASID</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_MVA_ASID</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_MVA_ASID</device_name>
          <description language="en">Invalidate Unified TLB Single Entry by MVA with ASID match</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_ASID" size="4">
          <gui_name language="en">Invalidate Unified TLB Entries on ASID match</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_ASID</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_ASID</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_ASID</device_name>
          <description language="en">Invalidate Unified TLB Entries on ASID match</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_MVA" size="4">
          <gui_name language="en">Invalidate Unified TLB Single Entry</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_MVA</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_MVA</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_MVA</device_name>
          <description language="en">Invalidate Unified TLB Single Entry</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_I_ALL" size="4">
          <gui_name language="en">Invalidate Instruction TLB</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_I_ALL</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_I_ALL</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_I_ALL</device_name>
          <description language="en">Invalidate Instruction TLB</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_I_MVA_ASID" size="4">
          <gui_name language="en">Invalidate Instruction TLB Single Entry by MVA with ASID match</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_I_MVA_ASID</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_I_MVA_ASID</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_I_MVA_ASID</device_name>
          <description language="en">Invalidate Instruction TLB Single Entry by MVA with ASID match</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_I_ASID" size="4">
          <gui_name language="en">Invalidate Instruction TLB Entries on ASID match</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_I_ASID</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_I_ASID</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_I_ASID</device_name>
          <description language="en">Invalidate Instruction TLB Entries on ASID match</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_I_MVA" size="4">
          <gui_name language="en">Invalidate Instruction TLB Single Entry</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_I_MVA</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_I_MVA</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_I_MVA</device_name>
          <description language="en">Invalidate Instruction TLB Single Entry</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_D_ALL" size="4">
          <gui_name language="en">Invalidate Data TLB</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_D_ALL</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_D_ALL</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_D_ALL</device_name>
          <description language="en">Invalidate Data TLB</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_D_MVA_ASID" size="4">
          <gui_name language="en">Invalidate Data TLB Single Entry by MVA with ASID match</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_D_MVA_ASID</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_D_MVA_ASID</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_D_MVA_ASID</device_name>
          <description language="en">Invalidate Data TLB Single Entry by MVA with ASID match</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_D_ASID" size="4">
          <gui_name language="en">Invalidate Data TLB Entries on ASID match</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_D_ASID</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_D_ASID</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_D_ASID</device_name>
          <description language="en">Invalidate Data TLB Entries on ASID match</description>
        </register>
        <register access="WO" name="TLB_INVALIDATE_D_MVA" size="4">
          <gui_name language="en">Invalidate Data TLB Single Entry</gui_name>
          <alias_name>CP15_TLB_INVALIDATE_D_MVA</alias_name>
          <device_name type="rvi">CP15_TLB_INVALIDATE_D_MVA</device_name>
          <device_name type="cadi">CP15_CP15_TLB_INVALIDATE_D_MVA</device_name>
          <description language="en">Invalidate Data TLB Single Entry</description>
        </register>
        <register access="RW" name="TLB_LOCKDOWN" size="4">
          <gui_name language="en">TLB Lockdown</gui_name>
          <alias_name>CP15_TLB_LOCKDOWN</alias_name>
          <device_name type="rvi">CP15_TLB_LOCKDOWN</device_name>
          <device_name type="cadi">CP15_CP15_TLB_LOCKDOWN</device_name>
          <description language="en">TLB Lockdown</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">UNP/SBZ.</description>
        <definition>[31:29]</definition>
        </bitField -->
          <bitField conditional="false" name="Victim">
            <gui_name language="en">Victim</gui_name>
            <description language="en">Specifies the entry in the lockdown region where a subsequent hardware page table walk can place a TLB entry.</description>
            <definition>[28:26]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Reserved. UNP, SBZP.</description>
        <definition>[25:1]</definition>
        </bitField -->
          <bitField conditional="false" name="P">
            <gui_name language="en">P</gui_name>
            <description language="en">Determines if subsequent hardware page table walks place the TLB entry in the lockdown region at the entry specified by the victim</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="PRIM_MEM_REMAP" size="4">
          <gui_name language="en">Primary Region Remap</gui_name>
          <alias_name>CP15_PRIM_MEM_REMAP</alias_name>
          <device_name type="rvi">CP15_PRIM_MEM_REMAP</device_name>
          <device_name type="cadi">CP15_CP15_PRIM_MEM_REMAP</device_name>
          <description language="en">Primary Region Remap</description>
          <bitField conditional="false" name="Remap_shareable_S1_Normal">
            <gui_name language="en">Remap shareable, S=1, Normal</gui_name>
            <description language="en">Remaps shareable attribute when S=1 for Normal regions</description>
            <definition>[19]</definition>
          </bitField>
          <bitField conditional="false" name="Remap_shareable_S0_Normal">
            <gui_name language="en">Remap shareable, S=0, Normal</gui_name>
            <description language="en">Remaps shareable attribute when S=0 for Normal regions</description>
            <definition>[18]</definition>
          </bitField>
          <bitField conditional="false" name="Remap_shareable_S1_Device">
            <gui_name language="en">Remap shareable, S=1, Device</gui_name>
            <description language="en">Remaps shareable attribute when S=1 for Device regions</description>
            <definition>[17]</definition>
          </bitField>
          <bitField conditional="false" name="Remap_shareable_S0_Device">
            <gui_name language="en">Remap shareable, S=0, Device</gui_name>
            <description language="en">Remaps shareable attribute when S= 0 for Device regions</description>
            <definition>[16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_111">
            <gui_name language="en">Remap {TEX[0],C,B} = b111</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b111</description>
            <definition>[15:14]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_101">
            <gui_name language="en">Remap {TEX[0],C,B} = b101</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b101</description>
            <definition>[11:10]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_100">
            <gui_name language="en">Remap {TEX[0],C,B} = b100</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b100</description>
            <definition>[9:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_011">
            <gui_name language="en">Remap {TEX[0],C,B} = b011</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b011</description>
            <definition>[7:6]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_010">
            <gui_name language="en">Remap {TEX[0],C,B} = b010</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b010</description>
            <definition>[5:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_001">
            <gui_name language="en">Remap {TEX[0],C,B} = b001</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b001</description>
            <definition>[3:2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" name="Remap_000">
            <gui_name language="en">Remap {TEX[0],C,B} = b000</gui_name>
            <description language="en">Remaps {TEX[0],C,B} = b000</description>
            <definition>[1:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="NORM_MEM_REMAP" size="4">
          <gui_name language="en">Normal Memory Remap</gui_name>
          <alias_name>CP15_NORM_MEM_REMAP</alias_name>
          <device_name type="rvi">CP15_NORM_MEM_REMAP</device_name>
          <device_name type="cadi">CP15_CP15_NORM_MEM_REMAP</device_name>
          <description language="en">Normal Memory Remap</description>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_111">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b111</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b111</description>
            <definition>[31:30]</definition>
          </bitField>
          <bitField conditional="false" name="Impl_defined">
            <gui_name language="en">Implementation defined</gui_name>
            <description language="en">Implementation defined</description>
            <definition>[29:28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_101">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b101</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b101</description>
            <definition>[27:26]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_100">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b100</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b100</description>
            <definition>[25:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_011">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b011</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b011</description>
            <definition>[23:22]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_010">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b010</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b010</description>
            <definition>[21:20]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_001">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b001</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b001</description>
            <definition>[19:18]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_outer_000">
            <gui_name language="en">Remap outer {TEX[0],C,B} = b000</gui_name>
            <description language="en">Remaps outer attribute for {TEX[0],C,B} = b000</description>
            <definition>[17:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_111">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b111</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b111</description>
            <definition>[15:14]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_101">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b101</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b101</description>
            <definition>[11:10]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_100">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b100</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b100</description>
            <definition>[9:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_011">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b011</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b011</description>
            <definition>[7:6]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_010">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b010</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b010</description>
            <definition>[5:4]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_001">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b001</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b001</description>
            <definition>[3:2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_NORM_MEM_ENCODING" name="Remap_inner_000">
            <gui_name language="en">Remap inner {TEX[0],C,B} = b000</gui_name>
            <description language="en">Remaps inner attribute for {TEX[0],C,B} = b000</description>
            <definition>[1:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="PID" size="4">
          <gui_name language="en">FCSE PID</gui_name>
          <alias_name>CP15_PID</alias_name>
          <device_name type="rvi">CP15_PID</device_name>
          <device_name type="cadi">CP15_CP15_PID</device_name>
          <description language="en">The FCSE PID Register provides the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <bitField conditional="false" name="FCSE_PID">
            <gui_name language="en">FCSE PID</gui_name>
            <description language="en">Identifies a specific process for fast context switch.Holds the ProcID. The reset value is 0.</description>
            <definition>[31:25]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Reserved. SBZ</description>
        <definition>[24:0]</definition>
        </bitField -->
        </register>
        <register access="RW" name="CID" size="4">
          <gui_name language="en">Context ID</gui_name>
          <alias_name>CP15_CID</alias_name>
          <device_name type="rvi">CP15_CID</device_name>
          <device_name type="cadi">CP15_CP15_CID</device_name>
          <description language="en">The purpose of the Context ID Register is to provide information on the current ASID and process ID, for example for the ETM and debug logic.</description>
          <bitField conditional="false" name="PROCID">
            <gui_name language="en">PROCID</gui_name>
            <description language="en">Extends the ASID to form the process ID and identifies the current process</description>
            <definition>[31:8]</definition>
          </bitField>
          <bitField conditional="false" name="ASID">
            <gui_name language="en">ASID</gui_name>
            <description language="en">Holds the ASID of the current process to identify the current ASID</description>
            <definition>[7:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="USER_RW_ID" size="4">
          <gui_name language="en">User Read-Write ID</gui_name>
          <alias_name>CP15_USER_RW_ID</alias_name>
          <device_name type="rvi">CP15_USER_RW_ID</device_name>
          <device_name type="cadi">CP15_CP15_USER_RW_ID</device_name>
          <description language="en">User Read/Write Thread and Process ID</description>
        </register>
        <register access="RW" name="USER_RO_ID" size="4">
          <gui_name language="en">User Read-Only ID</gui_name>
          <alias_name>CP15_USER_RO_ID</alias_name>
          <device_name type="rvi">CP15_USER_RO_ID</device_name>
          <device_name type="cadi">CP15_CP15_USER_RO_ID</device_name>
          <description language="en">User Read-only Thread and Process ID</description>
        </register>
        <register access="RW" name="PRIVILEGED_ID" size="4">
          <gui_name language="en">Privileged ID</gui_name>
          <alias_name>CP15_PRIVILEGED_ID</alias_name>
          <device_name type="rvi">CP15_PRIVILEGED_ID</device_name>
          <device_name type="cadi">CP15_CP15_PRIVILEGED_ID</device_name>
          <description language="en">Privileged Only Thread and Process ID</description>
        </register>
        <register access="RW" name="VA_PRIV_READ" size="4">
          <gui_name language="en">VA to PA (privileged read)</gui_name>
          <alias_name>CP15_VA_PRIV_READ</alias_name>
          <device_name type="rvi">CP15_VA_PRIV_READ</device_name>
          <device_name type="cadi">CP15_CP15_VA_PRIV_READ</device_name>
          <description language="en">VA to PA translation with privileged read permission check</description>
          <bitField conditional="false" name="VA">
            <gui_name language="en">VA</gui_name>
            <description language="en">Upper 22 bits of Virtual Address to translate</description>
            <definition>[31:10]</definition>
          </bitField>
        </register>
        <register access="RW" name="VA_PRIV_WRITE" size="4">
          <gui_name language="en">VA to PA (privileged write)</gui_name>
          <alias_name>CP15_VA_PRIV_WRITE</alias_name>
          <device_name type="rvi">CP15_VA_PRIV_WRITE</device_name>
          <device_name type="cadi">CP15_CP15_VA_PRIV_WRITE</device_name>
          <description language="en">VA to PA translation with privileged write permission check</description>
          <bitField conditional="false" name="VA">
            <gui_name language="en">VA</gui_name>
            <description language="en">Upper 22 bits of Virtual Address to translate</description>
            <definition>[31:10]</definition>
          </bitField>
        </register>
        <register access="RW" name="VA_USER_READ" size="4">
          <gui_name language="en">VA to PA (user read)</gui_name>
          <alias_name>CP15_VA_USER_READ</alias_name>
          <device_name type="rvi">CP15_VA_USER_READ</device_name>
          <device_name type="cadi">CP15_CP15_VA_USER_READ</device_name>
          <description language="en">VA to PA translation with user read permission check</description>
          <bitField conditional="false" name="VA">
            <gui_name language="en">VA</gui_name>
            <description language="en">Upper 22 bits of Virtual Address to translate</description>
            <definition>[31:10]</definition>
          </bitField>
        </register>
        <register access="RW" name="VA_USER_WRITE" size="4">
          <gui_name language="en">VA to PA (user write)</gui_name>
          <alias_name>CP15_VA_USER_WRITE</alias_name>
          <device_name type="rvi">CP15_VA_USER_WRITE</device_name>
          <device_name type="cadi">CP15_CP15_VA_USER_WRITE</device_name>
          <description language="en">VA to PA translation with user write permission check</description>
          <bitField conditional="false" name="VA">
            <gui_name language="en">VA</gui_name>
            <description language="en">Upper 22 bits of Virtual Address to translate</description>
            <definition>[31:10]</definition>
          </bitField>
        </register>
        <register access="RW" name="PA" size="4">
          <gui_name language="en">PA</gui_name>
          <alias_name>CP15_PA</alias_name>
          <device_name type="rvi">CP15_PA</device_name>
          <device_name type="cadi">CP15_CP15_PA</device_name>
          <description language="en">PA after a successful translation or source of the abort for an unsuccessful translation</description>
        </register>
      </register_group>
      <!-- CP15 Performance Monitor and Control Registers -->
      <register_group name="Performance_Monitor">
        <gui_name language="en">Performance Monitor</gui_name>
        <description language="en">Performance Monitor</description>
        <register access="RW" name="PMNC" size="4">
          <gui_name language="en">Performance Monitor Control</gui_name>
          <alias_name>CP15_PMNC</alias_name>
          <device_name type="rvi">CP15_PMNC</device_name>
          <device_name type="cadi">CP15_CP15_PMNC</device_name>
          <description language="en">Performance Monitor Control</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">UNP/SBZ.</description>
        <definition>[31:28]</definition>
        </bitField -->
          <bitField conditional="false" name="Evt_count_0">
            <gui_name language="en">Evt_count_0</gui_name>
            <description language="en">Identifies the source of events for Count Register 0</description>
            <definition>[27:20]</definition>
          </bitField>
          <bitField conditional="false" name="Evt_count_1">
            <gui_name language="en">Evt_count_1</gui_name>
            <description language="en">Identifies the source of events for Count Register 1</description>
            <definition>[19:12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_OVR_FLAG_STATUS" name="CCR">
            <gui_name language="en">CCR</gui_name>
            <description language="en">Cycle Count Register 0 overflow flag.</description>
            <definition>[10]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_OVR_FLAG_STATUS" name="CR_1">
            <gui_name language="en">CR1</gui_name>
            <description language="en">Count Register 1 overflow flag.</description>
            <definition>[9]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_OVR_FLAG_STATUS" name="CR_0">
            <gui_name language="en">CR0</gui_name>
            <description language="en">Count Register 0 overflow flag.</description>
            <definition>[8]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">UNP/SBZ.</description>
        <definition>[7]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="ECC_intr">
            <gui_name language="en">ECC_intr</gui_name>
            <description language="en">Enable Cycle Counter interrupt.</description>
            <definition>[6]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EC_1_intr">
            <gui_name language="en">EC_1_Intr</gui_name>
            <description language="en">Enable Counter Register 1 interrupt.</description>
            <definition>[5]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="EC_0_Intr">
            <gui_name language="en">EC_0_Intr</gui_name>
            <description language="en">Enable Counter Register 0 interrupt.</description>
            <definition>[4]</definition>
          </bitField>
          <bitField conditional="false" name="D">
            <gui_name language="en">D</gui_name>
            <description language="en">Cycle count divider</description>
            <definition>[3]</definition>
          </bitField>
          <bitField conditional="false" name="C">
            <gui_name language="en">C</gui_name>
            <description language="en">Cycle Counter Register Reset on Write, UNP on Read</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" name="P">
            <gui_name language="en">P</gui_name>
            <description language="en">Count Register Reset on Write, UNP on Read</description>
            <definition>[1]</definition>
          </bitField>
          <bitField conditional="false" name="E">
            <gui_name language="en">E</gui_name>
            <description language="en">Enables or Disables all the three counters</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="CCNT" size="4">
          <gui_name language="en">Cycle Counter</gui_name>
          <alias_name>CP15_CCNT</alias_name>
          <device_name type="rvi">CP15_CCNT</device_name>
          <device_name type="cadi">CP15_CP15_CCNT</device_name>
          <description language="en">Cycle Counter</description>
        </register>
        <register access="RW" name="PMN0" size="4">
          <gui_name language="en">Count 0</gui_name>
          <alias_name>CP15_PMN0</alias_name>
          <device_name type="rvi">CP15_PMN0</device_name>
          <device_name type="cadi">CP15_CP15_PMN0</device_name>
          <description language="en">PMN Count 0</description>
        </register>
        <register access="RW" name="PMN1" size="4">
          <gui_name language="en">Count 1</gui_name>
          <alias_name>CP15_PMN1</alias_name>
          <device_name type="rvi">CP15_PMN1</device_name>
          <device_name type="cadi">CP15_CP15_PMN1</device_name>
          <description language="en">PMN Count 1</description>
        </register>
      </register_group>
      <!-- CP15 Cache Control and Configuration Registers -->
      <register_group name="Cache_Control_and_config">
        <gui_name language="en">Cache Control</gui_name>
        <description language="en">CP15 Cache Control and Debug</description>
        <register access="RO" name="CACHE_TYPE" size="4">
          <gui_name language="en">Cache Type</gui_name>
          <alias_name>CP15_CACHE_TYPE</alias_name>
          <device_name type="rvi">CP15_CACHE_TYPE</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_TYPE</device_name>
          <description language="en">Cache Type</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Always 0</description>
        <definition>[31:29]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_CACHE_TYPE" name="Ctype">
            <gui_name language="en">Cache_type</gui_name>
            <description language="en">Specifies if the cache supports lockdown or not, and how it is cleaned</description>
            <definition>[28:25]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_DIFFERENTIATION" name="S">
            <gui_name language="en">S</gui_name>
            <description language="en">Specifies if the cache is a Unified Cache, S=0, or separate ICache and DCache, S=1</description>
            <definition>[24]</definition>
          </bitField>
          <bitField conditional="false" name="Dsize_P">
            <gui_name language="en">Dsize_P</gui_name>
            <description language="en">The P bit indicates if there is a restriction on page allocation for bits [13:12] of the Virtual Address</description>
            <definition>[23]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">Always 0</description>
        <definition>[22:21]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_CACHE_SIZE" name="Dsize_Size">
            <gui_name language="en">Dsize_Size</gui_name>
            <description language="en">The Size field determines the cache size in conjunction with the M bit</description>
            <definition>[20:18]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_ASSOCIATION" name="Dsize_Assoc">
            <gui_name language="en">Dsize_Assoc</gui_name>
            <description language="en">The Assoc field determines the cache associativity in conjunction with the M bit</description>
            <definition>[17:15]</definition>
          </bitField>
          <bitField conditional="false" name="Dsize_M">
            <gui_name language="en">Dsize_M</gui_name>
            <description language="en">The multiplier bit determines the cache size and cache associativity values in conjunction with the Size and Assoc fields. If the cache is present, M must be set to 0. If the cache is absent, M must be set to 1.</description>
            <definition>[14]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_LINE_LENGTH" name="Dsize_Len">
            <gui_name language="en">Dsize_Len</gui_name>
            <description language="en">The Len field determines the line length of the cache</description>
            <definition>[13:12]</definition>
          </bitField>
          <bitField conditional="false" name="Isize_P">
            <gui_name language="en">Isize_P</gui_name>
            <description language="en">The P bit indicates if there is a restriction on page allocation for bits [13:12] of the Virtual Address</description>
            <definition>[11]</definition>
          </bitField>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">Reserved</gui_name>
        <description language="en">Always 0</description>
        <definition>[10:9]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_CACHE_SIZE" name="Isize_Size">
            <gui_name language="en">Isize_Size</gui_name>
            <description language="en">The Size field determines the cache size in conjunction with the M bit</description>
            <definition>[8:6]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_ASSOCIATION" name="Isize_Assoc">
            <gui_name language="en">Isize_Assoc</gui_name>
            <description language="en">The Assoc field determines the cache associativity in conjunction with the M bit</description>
            <definition>[5:3]</definition>
          </bitField>
          <bitField conditional="false" name="Isize_M">
            <gui_name language="en">Isize_M</gui_name>
            <description language="en">The multiplier bit determines the cache size and cache associativity values in conjunction with the Size and Assoc fields. If the cache is present, M must be set to 0. If the cache is absent, M must be set to 1.</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_LINE_LENGTH" name="Isize_Len">
            <gui_name language="en">Isize_Len</gui_name>
            <description language="en">The Len field determines the line length of the cache</description>
            <definition>[1:0]</definition>
          </bitField>
        </register>
        <register access="WO" name="CACHE_WAIT_FOR_INTERRUPT" size="4">
          <gui_name language="en">Wait For Interrupt</gui_name>
          <alias_name>CP15_CACHE_WAIT_FOR_INTERRUPT</alias_name>
          <device_name type="rvi">CP15_CACHE_WAIT_FOR_INTERRUPT</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_WAIT_FOR_INTERRUPT</device_name>
          <description language="en">Wait for Interrupt</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE_I" size="4">
          <gui_name language="en">Invalidate Entire Instruction Cache</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE_I</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE_I</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE_I</device_name>
          <description language="en">Invalidate Entire Instruction Cache</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE_I_MVA" size="4">
          <gui_name language="en">Invalidate Instruction Cache, using MVA</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE_I_MVA</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE_I_MVA</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE_I_MVA</device_name>
          <description language="en">Invalidate Instruction Cache, using MVA</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE_I_SI" size="4">
          <gui_name language="en">Invalidate Instruction Cache, using Set/Way</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE_I_SI</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE_I_SI</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE_I_SI</device_name>
          <description language="en">Invalidate Instruction Cache, using Set/Way</description>
        </register>
        <register access="WO" name="CACHE_FLUSH_PREFETCHBUFFER" size="4">
          <gui_name language="en">Flush Prefetch Buffer</gui_name>
          <alias_name>CP15_CACHE_FLUSH_PREFETCHBUFFER</alias_name>
          <device_name type="rvi">CP15_CACHE_FLUSH_PREFETCHBUFFER</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_FLUSH_PREFETCHBUFFER</device_name>
          <description language="en">Flush Prefetch Buffer</description>
        </register>
        <register access="WO" name="CACHE_FLUSH_BTC" size="4">
          <gui_name language="en">Flush Entire Branch Target Cache</gui_name>
          <alias_name>CP15_CACHE_FLUSH_BTC</alias_name>
          <device_name type="rvi">CP15_CACHE_FLUSH_BTC</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_FLUSH_BTC</device_name>
          <description language="en">Flush Entire Branch Target Cache</description>
        </register>
        <register access="WO" name="CACHE_FLUSH_BTC_MVA" size="4">
          <gui_name language="en">Flush Branch Target Cache Entry</gui_name>
          <alias_name>CP15_CACHE_FLUSH_BTC_MVA</alias_name>
          <device_name type="rvi">CP15_CACHE_FLUSH_BTC_MVA</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_FLUSH_BTC_MVA</device_name>
          <description language="en">Flush Branch Target Cache Entry</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE_D" size="4">
          <gui_name language="en">Invalidate Entire Data Cache</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE_D</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE_D</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE_D</device_name>
          <description language="en">Invalidate Entire Data Cache</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE_D_MVA" size="4">
          <gui_name language="en">Invalidate Data Cache Line, using MVA</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE_D_MVA</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE_D_MVA</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE_D_MVA</device_name>
          <description language="en">Invalidate Data Cache Line, using MVA</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE_D_SI" size="4">
          <gui_name language="en">Invalidate Data Cache Line, using Set/Way</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE_D_SI</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE_D_SI</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE_D_SI</device_name>
          <description language="en">Invalidate Data Cache Line, using Set/Way</description>
        </register>
        <register access="WO" name="CACHE_INVALIDATE" size="4">
          <gui_name language="en">Invalidate Both Caches</gui_name>
          <alias_name>CP15_CACHE_INVALIDATE</alias_name>
          <device_name type="rvi">CP15_CACHE_INVALIDATE</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_INVALIDATE</device_name>
          <description language="en">Invalidate Both Caches </description>
        </register>
        <register access="WO" name="CACHE_CLEAN_D" size="4">
          <gui_name language="en">Clean Entire Data Cache</gui_name>
          <alias_name>CP15_CACHE_CLEAN_D</alias_name>
          <device_name type="rvi">CP15_CACHE_CLEAN_D</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_CLEAN_D</device_name>
          <description language="en">Clean Entire Data Cache</description>
        </register>
        <register access="WO" name="CACHE_CLEAN_D_MVA" size="4">
          <gui_name language="en">Clean Data Cache Line, using MVA</gui_name>
          <alias_name>CP15_CACHE_CLEAN_D_MVA</alias_name>
          <device_name type="rvi">CP15_CACHE_CLEAN_D_MVA</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_CLEAN_D_MVA</device_name>
          <description language="en">Clean Data Cache Line, using MVA</description>
        </register>
        <register access="WO" name="CACHE_CLEAN_D_SI" size="4">
          <gui_name language="en">Clean Data Cache Line, using Set/Way</gui_name>
          <alias_name>CP15_CACHE_CLEAN_D_SI</alias_name>
          <device_name type="rvi">CP15_CACHE_CLEAN_D_SI</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_CLEAN_D_SI</device_name>
          <description language="en">Clean Data Cache Line, using Set/Way</description>
        </register>
        <register access="WO" name="CACHE_DRAIN_WB" size="4">
          <gui_name language="en">Data Synchronization Barrier</gui_name>
          <alias_name>CP15_CACHE_DRAIN_WB</alias_name>
          <device_name type="rvi">CP15_CACHE_DRAIN_WB</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_DRAIN_WB</device_name>
          <description language="en">Data Synchronization Barrier</description>
        </register>
        <register access="WO" name="CACHE_DRAIN_MB" size="4">
          <gui_name language="en">Data Memory Barrier</gui_name>
          <alias_name>CP15_CACHE_DRAIN_MB</alias_name>
          <device_name type="rvi">CP15_CACHE_DRAIN_MB</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_DRAIN_MB</device_name>
          <description language="en">Data Memory Barrier</description>
        </register>
        <register access="WO" name="CACHE_CLEAN_INVALIDATE_D" size="4">
          <gui_name language="en">Clean and Invalidate Entire Data Cache</gui_name>
          <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D</alias_name>
          <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_CLEAN_INVALIDATE_D</device_name>
          <description language="en">Clean and Invalidate Entire Data Cache</description>
        </register>
        <register access="WO" name="CACHE_CLEAN_INVALIDATE_D_MVA" size="4">
          <gui_name language="en">Clean and Invalidate Data Cache Line, using MVA</gui_name>
          <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D_MVA</alias_name>
          <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D_MVA</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_CLEAN_INVALIDATE_D_MVA</device_name>
          <description language="en">Clean and Invalidate Data Cache Line, using MVA</description>
        </register>
        <register access="WO" name="CACHE_CLEAN_INVALIDATE_D_SI" size="4">
          <gui_name language="en">Clean and Invalidate Data Cache Line, using Set/Way</gui_name>
          <alias_name>CP15_CACHE_CLEAN_INVALIDATE_D_SI</alias_name>
          <device_name type="rvi">CP15_CACHE_CLEAN_INVALIDATE_D_SI</device_name>
          <device_name type="cadi">CP15_CP15_CACHE_CLEAN_INVALIDATE_D_SI</device_name>
          <description language="en">Clean and Invalidate Data Cache Line, using Set/Way</description>
        </register>
        <register access="RW" name="DCACHE_LOCKS" size="4">
          <gui_name language="en">Data Cache Lockdown</gui_name>
          <alias_name>CP15_DCACHE_LOCKS</alias_name>
          <device_name type="rvi">CP15_DCACHE_LOCKS</device_name>
          <device_name type="cadi">CP15_CP15_DCACHE_LOCKS</device_name>
          <description language="en">Data Cache Lockdown</description>
          <!-- bitField conditional="false" name="-">
        <gui_name language="en">-</gui_name>
        <description language="en">UNP on reads, SBO on writes.</description>
        <definition>[31:4]</definition>
        </bitField -->
          <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_cache_way_3">
            <gui_name language="en">D_cache_way_3</gui_name>
            <description language="en">Locks cache way 3.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
            <definition>[3]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_cache_way_2">
            <gui_name language="en">D_cache_way_2</gui_name>
            <description language="en">Locks cache way 2.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_cache_way_1">
            <gui_name language="en">D_cache_way_1</gui_name>
            <description language="en">Locks cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
            <definition>[1]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_cache_way_0">
            <gui_name language="en">D_cache_way_0</gui_name>
            <description language="en">Locks cache way 0.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
            <definition>[0]</definition>
          </bitField>
        </register>
      </register_group>
      <!-- Bit Field Enumerations -->
      <tcf:enumeration name="E_DISABLE_ENABLE" values="Disable=0,Enable=1"/>
      <tcf:enumeration name="E_ENABLE_DISABLE" values="Enable=0,Disable=1"/>
      <tcf:enumeration name="E_FEATURE_SUPPORT" values="Not_supported=0,Supported=1"/>
      <tcf:enumeration name="E_NMFI" values="Normal=0,FIQ_as_NMFI=1"/>
      <tcf:enumeration name="E_T_BIT_STATUS" values="Yes=0,No=1"/>
      <tcf:enumeration name="E_REPLACEMENT_STRATEGY" values="Random_replacement=0,Round_robin_replacement=1"/>
      <tcf:enumeration name="E_EXC_VECT_LOC" values="Normal_exception_vectors=0,High_exception_vectors=1"/>
      <tcf:enumeration name="E_AMP_SMP" values="AMP=0,SMP=1"/>
      <tcf:enumeration name="E_CP_ACC_PERMISSION" values="Access_denied=0,Privileged_only=1,Reserved=2,Full_access=3"/>
      <tcf:enumeration name="E_TBR_PAGE_SIZE" values="_16KB=0,_8KB=1,_4KB=2,_2KB=3,_1KB=4,_512B=5,_256B=6,_128B=7"/>
      <tcf:enumeration name="E_DOMAIN_ACC_CTRL" values="No_access=0,Client=1,Reserved=2,Manager=3"/>
      <tcf:enumeration name="E_FAULT_STATUS" values="No_function=0,Alignment_fault=1,Debug_event_fault=2,Access_flag_fault_on_section=3,Cache_maintenance_operation_fault=4,Translation_fault_on_section=5,Access_flag_fault_on_page=6,Translation_fault_on_page=7,Precise_external_abort=8,Domain_fault_on_section=9,No_function=10,Domain_fault_on_page=11,External_abort_on_translation_first_level=12,Permission_fault_on_section=13,External_abort_on_translation_second_level=14,Permission_fault_on_page=15,No_function=16,Imprecise_external_abort=22"/>
      <tcf:enumeration name="E_PRIME_MEM_ENCODING" values="Strongly_ordered=0,Device=1,Normal=2,UNP=3"/>
      <tcf:enumeration name="E_NORM_MEM_ENCODING" values="Non_Cacheable=0,Write_back_allocate_on_write=1,Write_through_no_allocate_on_write=2,Write_back_no_allocate_on_write=3"/>
      <tcf:enumeration name="E_I_D_DMA_MEM_MAP_ENCODING" values="Noncacheable=0,Write_back_write_on_allocate=1,Write_through_no_write_on_allocate=2,Write_back_no_write_on_allocate=3"/>
      <tcf:enumeration name="E_I_D_DMA_INNER_MAP_ENCODING" values="Noncacheable=0,Strongly_ordered=1,Reserved=2,Device=3,Write_through=6,Write_back=7"/>
      <tcf:enumeration name="E_PERIPHERAL_MEM_MAP_SIZE" values="_0KB=0,_4KB=3,_8KB=4,_16KB=5,_32KB=6,_64KB=7,_128KB=8,_256KB=9,_512KB=10,_1MB=11,_2MB=12,_4MB=13,_8MB=14,_16MB=15,_32MB=16,_64MB=17,_128MB=18,_256MB=19,_512MB=20,_1GB=21,_2GB=22"/>
      <tcf:enumeration name="E_DMA_TCM" values="Data_TCM=0,Instr_TCM=1"/>
      <tcf:enumeration name="E_DMA_CHAN_STATUS" values="Idle=0,Queued=1,Running=2,Complete_Or_Error=3"/>
      <tcf:enumeration name="E_INTERNAL_ADDR_STATUS_ERR" values="TCM_out_of_range=8,Access_flag_fault_Section=19,Access_flag_fault_page=22,External_abort_on_translation_of_first_level_page_table=28,External_abort_on_translation_of_second_level_page_table=30,Translation_fault_section=21,Translation_fault_page=23,Domain_fault_section=25,Domain_fault_page=27,Permission_fault_section=29,Permission_fault_page=31"/>
      <tcf:enumeration name="E_EXT_ADDR_STATUS_ERR" values="No_Error=0,Unshared_data_error=9,Access_flag_fault_section=19,Access_flag_fault_page=22,External_abort=26,External_abort_on_translation_of_first_level_page_table=28,External_abort_on_translation_of_second_level_page_table=30,Translation_fault_section=21,Translation_fault_page=23,Domain_fault_section=25,Domain_fault_page=27,Permission_fault_section=29,Permission_fault_page=31"/>
      <tcf:enumeration name="E_OVR_FLAG_STATUS" values="Has_not_overflowed=0,Has_overflow_clear=1"/>
      <tcf:enumeration name="E_TCM_SIZE" values="_OKB=0,_4KB=3,_8KB=4,_16KB=5,_32KB=6,_64KB=7"/>
      <tcf:enumeration name="E_CACHE_TYPE" values="Write_back=0x0E"/>
      <tcf:enumeration name="E_CACHE_DIFFERENTIATION" values="Harvard_cache=1,Unified_cache=0"/>
      <tcf:enumeration name="E_CACHE_SIZE" values="_0K5B=0,_1KB=1,_2KB=2,_4KB=3,_8KB=4,_16KB=5,_32KB=6,_64KB=7,_128KB=8"/>
      <tcf:enumeration name="E_CACHE_ASSOCIATION" values="_4_Way=2"/>
      <tcf:enumeration name="E_CACHE_LINE_LENGTH" values="Reserved=0,Reserved=1,_8_Words=2,Reserved=3"/>
      <tcf:enumeration name="E_CACHE_DIRTY" values="Cache_is_clean=0,Cache_is_dirty=1"/>
      <tcf:enumeration name="E_BLOCK_PREFETCH" values="Prefetch_not_in_progress=0,Prefetch_is_in_progress=1"/>
      <tcf:enumeration name="E_CACHE_LOCK" values="Unlocked=0,Locked=1"/>
      <tcf:enumeration name="E_XRGN_TYPE" values="Outer_noncacheable=0,Outer_WB_allocate_on_write=1,Outer_WT_no_Allocate_on_write=2,Outer_WB_no_allocate_on_write=3"/>
      <tcf:enumeration name="E_VALID" values="Sub_pages_not_supported=0,Sub_pages_supported=1"/>
      <tcf:enumeration name="E_MICRO_TLB_RGN" values="Non_cacheable=0,Strongly_ordered=1,Reserved=2,Device=3,Reserved=4,Reserved=5,Inner_WT_no_allocate_on_write=6,Inner_WB_no_allocate_on_write=7"/>
      <tcf:enumeration name="E_EXT_ABT_QUAL" values="DECERR=0,SLVERR=1"/>
      <tcf:enumeration name="E_READ_WRITE" values="Read=0,Write=1"/>
      <tcf:enumeration name="E_CONTROL_EE" values="CPSR_E_bit_0_on_exception=0,CPSR_E_bit_1_on_exception=1"/>
      <tcf:enumeration name="E_TLB_TYPE" values="Unified=0,Separate=1"/>
    </register_list>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_list xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.arm.com/core_reg" name="ARM_1136_VFP" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd" xml:base="Registers/VFP/VFP11.xml">
      <register_group name="VFP11_Single_Precision">
        <gui_name language="en">VFP11 Single Precision</gui_name>
        <description language="en">VFP11 Single Precision Registers</description>
        <register access="RW" name="S0" size="4">
          <gui_name language="en">S0</gui_name>
          <description language="en">S0</description>
        </register>
        <register access="RW" name="S1" size="4">
          <gui_name language="en">S1</gui_name>
          <description language="en">S1</description>
        </register>
        <register access="RW" name="S2" size="4">
          <gui_name language="en">S2</gui_name>
          <description language="en">S2</description>
        </register>
        <register access="RW" name="S3" size="4">
          <gui_name language="en">S3</gui_name>
          <description language="en">S3</description>
        </register>
        <register access="RW" name="S4" size="4">
          <gui_name language="en">S4</gui_name>
          <description language="en">S4</description>
        </register>
        <register access="RW" name="S5" size="4">
          <gui_name language="en">S5</gui_name>
          <description language="en">S5</description>
        </register>
        <register access="RW" name="S6" size="4">
          <gui_name language="en">S6</gui_name>
          <description language="en">S6</description>
        </register>
        <register access="RW" name="S7" size="4">
          <gui_name language="en">S7</gui_name>
          <description language="en">S7</description>
        </register>
        <register access="RW" name="S8" size="4">
          <gui_name language="en">S8</gui_name>
          <description language="en">S8</description>
        </register>
        <register access="RW" name="S9" size="4">
          <gui_name language="en">S9</gui_name>
          <description language="en">S9</description>
        </register>
        <register access="RW" name="S10" size="4">
          <gui_name language="en">S10</gui_name>
          <description language="en">S10</description>
        </register>
        <register access="RW" name="S11" size="4">
          <gui_name language="en">S11</gui_name>
          <description language="en">S11</description>
        </register>
        <register access="RW" name="S12" size="4">
          <gui_name language="en">S12</gui_name>
          <description language="en">S12</description>
        </register>
        <register access="RW" name="S13" size="4">
          <gui_name language="en">S13</gui_name>
          <description language="en">S13</description>
        </register>
        <register access="RW" name="S14" size="4">
          <gui_name language="en">S14</gui_name>
          <description language="en">S14</description>
        </register>
        <register access="RW" name="S15" size="4">
          <gui_name language="en">S15</gui_name>
          <description language="en">S15</description>
        </register>
        <register access="RW" name="S16" size="4">
          <gui_name language="en">S16</gui_name>
          <description language="en">S16</description>
        </register>
        <register access="RW" name="S17" size="4">
          <gui_name language="en">S17</gui_name>
          <description language="en">S17</description>
        </register>
        <register access="RW" name="S18" size="4">
          <gui_name language="en">S18</gui_name>
          <description language="en">S18</description>
        </register>
        <register access="RW" name="S19" size="4">
          <gui_name language="en">S19</gui_name>
          <description language="en">S19</description>
        </register>
        <register access="RW" name="S20" size="4">
          <gui_name language="en">S20</gui_name>
          <description language="en">S20</description>
        </register>
        <register access="RW" name="S21" size="4">
          <gui_name language="en">S21</gui_name>
          <description language="en">S21</description>
        </register>
        <register access="RW" name="S22" size="4">
          <gui_name language="en">S22</gui_name>
          <description language="en">S22</description>
        </register>
        <register access="RW" name="S23" size="4">
          <gui_name language="en">S23</gui_name>
          <description language="en">S23</description>
        </register>
        <register access="RW" name="S24" size="4">
          <gui_name language="en">S24</gui_name>
          <description language="en">S24</description>
        </register>
        <register access="RW" name="S25" size="4">
          <gui_name language="en">S25</gui_name>
          <description language="en">S25</description>
        </register>
        <register access="RW" name="S26" size="4">
          <gui_name language="en">S26</gui_name>
          <description language="en">S26</description>
        </register>
        <register access="RW" name="S27" size="4">
          <gui_name language="en">S27</gui_name>
          <description language="en">S27</description>
        </register>
        <register access="RW" name="S28" size="4">
          <gui_name language="en">S28</gui_name>
          <description language="en">S28</description>
        </register>
        <register access="RW" name="S29" size="4">
          <gui_name language="en">S29</gui_name>
          <description language="en">S29</description>
        </register>
        <register access="RW" name="S30" size="4">
          <gui_name language="en">S30</gui_name>
          <description language="en">S30</description>
        </register>
        <register access="RW" name="S31" size="4">
          <gui_name language="en">S31</gui_name>
          <description language="en">S31</description>
        </register>
      </register_group>
      <!-- 64-bit Double Precision Registers -->
      <register_group name="VFP11_Double_Precision">
        <gui_name language="en">VFP11 Double Precision</gui_name>
        <description language="en">VFP11 Double Precision registers</description>
        <register access="RW" name="D0" size="8">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0</description>
        </register>
        <register access="RW" name="D1" size="8">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1</description>
        </register>
        <register access="RW" name="D2" size="8">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2</description>
        </register>
        <register access="RW" name="D3" size="8">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3</description>
        </register>
        <register access="RW" name="D4" size="8">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4</description>
        </register>
        <register access="RW" name="D5" size="8">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5</description>
        </register>
        <register access="RW" name="D6" size="8">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6</description>
        </register>
        <register access="RW" name="D7" size="8">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7</description>
        </register>
        <register access="RW" name="D8" size="8">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8</description>
        </register>
        <register access="RW" name="D9" size="8">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9</description>
        </register>
        <register access="RW" name="D10" size="8">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10</description>
        </register>
        <register access="RW" name="D11" size="8">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11</description>
        </register>
        <register access="RW" name="D12" size="8">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12</description>
        </register>
        <register access="RW" name="D13" size="8">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13</description>
        </register>
        <register access="RW" name="D14" size="8">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14</description>
        </register>
        <register access="RW" name="D15" size="8">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15</description>
        </register>
      </register_group>
      <register_group name="VFP11_Control">
        <gui_name language="en">VFP11 Control</gui_name>
        <description language="en">VFP11 Control and Status Registers</description>
        <register access="RO" name="FPSID" size="4">
          <gui_name language="en">FPSID</gui_name>
          <description language="en">Floating-Point System ID Register</description>
          <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
            <gui_name language="en">Implementor</gui_name>
            <description language="en">Indicates the implementor</description>
            <definition>[31:24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
            <gui_name language="en">SW</gui_name>
            <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
            <definition>[23]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_MX_FORMAT" high_bit="22" low_bit="21" name="Format">
            <gui_name language="en">Format</gui_name>
            <description language="en">FSTMX or FLDMX format</description>
            <definition>[22:21]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PREC_SUP" high_bit="20" low_bit="20" name="SNG">
            <gui_name language="en">SNG</gui_name>
            <description language="en">Precisions supported</description>
            <definition>[20]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_VFP_ARCH" high_bit="19" low_bit="16" name="Architecture">
            <gui_name language="en">Architecture</gui_name>
            <description language="en">Shows the VFP Coprocessor architecture version</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_PART_NUM" high_bit="15" low_bit="8" name="Part_num">
            <gui_name language="en">Part_num</gui_name>
            <description language="en">Part Number</description>
            <definition>[15:8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_VARIANT" high_bit="7" low_bit="4" name="Variant">
            <gui_name language="en">Variant</gui_name>
            <description language="en">Variant</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
            <gui_name language="en">Revision</gui_name>
            <description language="en">Revision</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RW" name="FPSCR" size="4">
          <gui_name language="en">FPSCR</gui_name>
          <description language="en">Floating-Point Status and Control Register</description>
          <bitField conditional="false" high_bit="31" low_bit="31" name="N">
            <gui_name language="en">N</gui_name>
            <description language="en">Set if comparison produces a less than result</description>
            <definition>[31]</definition>
          </bitField>
          <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
            <gui_name language="en">Z</gui_name>
            <description language="en">Set if comparison produces an equal result</description>
            <definition>[30]</definition>
          </bitField>
          <bitField conditional="false" high_bit="29" low_bit="29" name="C">
            <gui_name language="en">C</gui_name>
            <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
            <definition>[29]</definition>
          </bitField>
          <bitField conditional="false" high_bit="28" low_bit="28" name="V">
            <gui_name language="en">V</gui_name>
            <description language="en">Set if comparison produces an unordered result</description>
            <definition>[28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
            <gui_name language="en">DN</gui_name>
            <description language="en">Default NaN mode enable bit:</description>
            <definition>[25]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
            <gui_name language="en">FZ</gui_name>
            <description language="en">Flush-to-zero mode enable bit</description>
            <definition>[24]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
            <gui_name language="en">R_MODE</gui_name>
            <description language="en">Rounding mode control field</description>
            <definition>[23:22]</definition>
          </bitField>
          <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
            <gui_name language="en">Stride</gui_name>
            <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
            <definition>[21:20]</definition>
          </bitField>
          <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
            <gui_name language="en">LEN</gui_name>
            <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
            <definition>[18:16]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
            <gui_name language="en">IDE</gui_name>
            <description language="en">Input Subnormal exception enable bit</description>
            <definition>[15]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
            <gui_name language="en">IXE</gui_name>
            <description language="en">Inexact exception enable bit</description>
            <definition>[12]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
            <gui_name language="en">UFE</gui_name>
            <description language="en">Underflow exception enable bit</description>
            <definition>[11]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
            <gui_name language="en">OFE</gui_name>
            <description language="en">Overflow exception enable bit</description>
            <definition>[10]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
            <gui_name language="en">DZE</gui_name>
            <description language="en">Division by Zero exception enable bit</description>
            <definition>[9]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
            <gui_name language="en">IOE</gui_name>
            <description language="en">Invalid Operation exception enable bit</description>
            <definition>[8]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
            <gui_name language="en">IDC</gui_name>
            <description language="en">Input Subnormal cumulative flag</description>
            <definition>[7]</definition>
          </bitField>
          <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
            <gui_name language="en">IXC</gui_name>
            <description language="en">Inexact cumulative flag</description>
            <definition>[4]</definition>
          </bitField>
          <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
            <gui_name language="en">UFC</gui_name>
            <description language="en">Underflow cumulative flag</description>
            <definition>[3]</definition>
          </bitField>
          <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
            <gui_name language="en">OFC</gui_name>
            <description language="en">Overflow cumulative flag</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
            <gui_name language="en">DZC</gui_name>
            <description language="en">Division by Zero cumulative flag</description>
            <definition>[1]</definition>
          </bitField>
          <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
            <gui_name language="en">IOC</gui_name>
            <description language="en">Invalid Operation cumulative flag</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="FPEXC" size="4">
          <gui_name language="en">FPEXC</gui_name>
          <description language="en">Floating-Point Exception Register</description>
          <bitField conditional="false" high_bit="31" low_bit="31" name="EX">
            <gui_name language="en">EX</gui_name>
            <description language="en">Exception Flag</description>
            <definition>[31]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
            <gui_name language="en">VFP_EN</gui_name>
            <description language="en">VFP enable bit.</description>
            <definition>[30]</definition>
          </bitField>
          <bitField conditional="false" high_bit="28" low_bit="28" name="FP2V">
            <gui_name language="en">FP2V</gui_name>
            <description language="en">FPINST2 instruction valid flag</description>
            <definition>[28]</definition>
          </bitField>
          <bitField conditional="false" enumerationId="E_VECTR_ITER" high_bit="10" low_bit="8" name="VECITR">
            <gui_name language="en">VECITR</gui_name>
            <description language="en">VECITR contains the number of remaining short vector iterations after a potential exception was detected in one of the iterations</description>
            <definition>[10:8]</definition>
          </bitField>
          <bitField conditional="false" high_bit="7" low_bit="7" name="INV">
            <gui_name language="en">INV</gui_name>
            <description language="en">Input exception flag</description>
            <definition>[7]</definition>
          </bitField>
          <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
            <gui_name language="en">UFC</gui_name>
            <description language="en">Potential underflow flag</description>
            <definition>[3]</definition>
          </bitField>
          <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
            <gui_name language="en">OFC</gui_name>
            <description language="en">Potential overflow flag.</description>
            <definition>[2]</definition>
          </bitField>
          <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
            <gui_name language="en">IOC</gui_name>
            <description language="en">Potential invalid operation flag</description>
            <definition>[0]</definition>
          </bitField>
        </register>
        <register access="RW" name="FPINST" size="4">
          <gui_name language="en">FPINST</gui_name>
          <description language="en">Floating-Point Instruction Register</description>
        </register>
        <register access="RW" name="FPINST2" size="4">
          <gui_name language="en">FPINST2</gui_name>
          <description language="en">Floating-Point Instruction Register 2</description>
        </register>
        <register access="RO" name="MVFR0" size="4">
          <gui_name language="en">MVFR0</gui_name>
          <description language="en">Media and VFP Feature Register 0</description>
          <bitField conditional="false" high_bit="31" low_bit="28" name="VFP_HW_support_level">
            <gui_name language="en">VFP_HW_support_level</gui_name>
            <description language="en">Indicates the VFP hardware support level when user traps are disabled.</description>
            <definition>[31:28]</definition>
          </bitField>
          <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
            <gui_name language="en">Short_vectors_support</gui_name>
            <description language="en">Indicates support for short vectors.</description>
            <definition>[27:24]</definition>
          </bitField>
          <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
            <gui_name language="en">HW_square_root_support</gui_name>
            <description language="en">Indicates support for hardware square root</description>
            <definition>[23:20]</definition>
          </bitField>
          <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
            <gui_name language="en">HW_division_support</gui_name>
            <description language="en">Indicates support for hardware divide.</description>
            <definition>[19:16]</definition>
          </bitField>
          <bitField conditional="false" high_bit="15" low_bit="12" name="User_traps_support">
            <gui_name language="en">User_traps_support</gui_name>
            <description language="en">Indicates support for user traps.</description>
            <definition>[15:12]</definition>
          </bitField>
          <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
            <gui_name language="en">Double_precision_Support</gui_name>
            <description language="en">Indicates support for double precision VFP</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
            <gui_name language="en">Single_precision_Support</gui_name>
            <description language="en">Indicates support for single precision VFP.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
            <gui_name language="en">Media_reg_bank_support</gui_name>
            <description language="en">Indicates support for the media register bank.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
        <register access="RO" name="MVFR1" size="4">
          <gui_name language="en">MVFR1</gui_name>
          <description language="en">Media and VFP Feature Register 1</description>
          <bitField conditional="false" high_bit="11" low_bit="8" name="Media_ext_Single_precision_FP_instr_suport">
            <gui_name language="en">Media_ext_Single_precision_FP_instr_suport</gui_name>
            <description language="en">Indicates support for media extension, single precision floating point instructions.</description>
            <definition>[11:8]</definition>
          </bitField>
          <bitField conditional="false" high_bit="7" low_bit="4" name="Media_ext_integer_instr_support">
            <gui_name language="en">Media_ext_integer_instr_support</gui_name>
            <description language="en">Indicates support for media extension, integer instructions.</description>
            <definition>[7:4]</definition>
          </bitField>
          <bitField conditional="false" high_bit="3" low_bit="0" name="Media_ext_Load_store_support">
            <gui_name language="en">Media_ext_load_store_instr_support</gui_name>
            <description language="en">Indicates support for media extension, load/store instructions.</description>
            <definition>[3:0]</definition>
          </bitField>
        </register>
      </register_group>
      <tcf:enumeration name="E_MX_FORMAT" values="Format_1=0"/>
      <tcf:enumeration name="E_PREC_SUP" values="Single_Double_Support=0"/>
      <tcf:enumeration name="E_VFP_ARCH" values="VFPv2=1"/>
      <tcf:enumeration name="E_VECTR_ITER" values="_1_iteration=0,_2_iterations=1,_3_iterations=2,_4_iterations=3,_5_iterations=4,_6_iterations=5,_7_iterations=6,_8_iterations=7"/>
      <tcf:enumeration name="E_IMPLEMENTOR" values="ARM=0x41"/>
      <tcf:enumeration name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1"/>
      <tcf:enumeration name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20"/>
      <tcf:enumeration name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11"/>
      <tcf:enumeration name="E_DISABLE_ENABLE" values="Disable=0,Enable=1"/>
      <tcf:enumeration name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3"/>
    </register_list>

  </cr:register_list>
</core_definition>
