ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 11, 2022 at 23:32:51 CST
ncverilog
	testfixture.v
	LBP_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
file: testfixture.v
 #`End_CYCLE ;
           |
ncvlog: *W,INTOVF (testfixture.v,106|11): bit overflow during conversion from text [2.5(IEEE)] (32 bits).
(`define macro: End_CYCLE [testfixture.v line 4], file: testfixture.v line 106)
	module worklib.testfixture:v
		errors: 0, warnings: 1
	module worklib.lbp_mem:v
		errors: 0, warnings: 0
file: LBP_syn.v
	module worklib.LBP_DW01_inc_0_DW01_inc_1:v
		errors: 0, warnings: 0
	module worklib.LBP_DW01_inc_1_DW01_inc_2:v
		errors: 0, warnings: 0
	module worklib.LBP_DW01_inc_2_DW01_inc_3:v
		errors: 0, warnings: 0
	module worklib.LBP_DW01_inc_3_DW01_inc_4:v
		errors: 0, warnings: 0
	module worklib.LBP_DW01_inc_4_DW01_inc_5:v
		errors: 0, warnings: 0
	module worklib.LBP_DW01_inc_5_DW01_inc_6:v
		errors: 0, warnings: 0
	module worklib.LBP:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
  CMPR22X1 U1_1_12 ( .A(A[12]), .B(carry[12]), .CO(carry[13]), .S(SUM[12]) );
                 |
ncelab: *E,CUVMUR (./LBP_syn.v,63|17): instance 'testfixture.LBP@LBP<module>.add_82_G6@LBP_DW01_inc_2_DW01_inc_3<module>.U1_1_12' of design unit 'CMPR22X1' is unresolved in 'worklib.LBP_DW01_inc_2_DW01_inc_3:v'.
  CMPR22X1 U1_1_10 ( .A(A[10]), .B(carry[10]), .CO(carry[11]), .S(SUM[10]) );
                 |
ncelab: *E,CUVMUR (./LBP_syn.v,87|17): instance 'testfixture.LBP@LBP<module>.add_82_G5@LBP_DW01_inc_3_DW01_inc_4<module>.U1_1_10' of design unit 'CMPR22X1' is unresolved in 'worklib.LBP_DW01_inc_3_DW01_inc_4:v'.
  TLATX1 \nx_state_reg[0]  ( .G(N47), .D(N48), .Q(nx_state[0]) );
                         |
ncelab: *W,CUVWSP (./LBP_syn.v,539|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,26772): QN

  TLATX1 \nx_state_reg[1]  ( .G(N47), .D(N49), .Q(nx_state[1]) );
                         |
ncelab: *W,CUVWSP (./LBP_syn.v,540|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,26772): QN

  DFFRHQXL \gray_addr_reg[13]  ( .D(n256), .CK(clk), .RN(n419), .Q(n706) );
                             |
ncelab: *E,CUVMUR (./LBP_syn.v,554|29): instance 'testfixture.LBP@LBP<module>.\gray_addr_reg[13] ' of design unit 'DFFRHQXL' is unresolved in 'worklib.LBP:v'.
  CLKINVXL U386 ( .A(\addr[2][4] ), .Y(n391) );
              |
ncelab: *E,CUVMUR (./LBP_syn.v,651|14): instance 'testfixture.LBP@LBP<module>.U386' of design unit 'CLKINVXL' is unresolved in 'worklib.LBP:v'.
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	15.20-s039: Exiting on Feb 11, 2022 at 23:32:51 CST  (total: 00:00:00)
