Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 21 18:58:31 2026
| Host         : DESKTOP-0UNMQ8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_debug_system_timing_summary_routed.rpt -pb top_debug_system_timing_summary_routed.pb -rpx top_debug_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_debug_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  64          
TIMING-18  Warning   Missing input or output delay                              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.495        0.000                      0                 7405        0.031        0.000                      0                 7405        3.750        0.000                       0                  2162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.495        0.000                      0                 7405        0.031        0.000                      0                 7405        3.750        0.000                       0                  2162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 u_cpu/u_memwb/rd_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_exmem/alu_result_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.427ns (25.630%)  route 7.043ns (74.370%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.554     5.075    u_cpu/u_memwb/clk_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  u_cpu/u_memwb/rd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.419     5.494 f  u_cpu/u_memwb/rd_out_reg[0]/Q
                         net (fo=37, routed)          0.960     6.455    u_cpu/u_memwb/rd_mwb[0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I2_O)        0.299     6.754 f  u_cpu/u_memwb/i__carry_i_13/O
                         net (fo=4, routed)           0.686     7.439    u_cpu/u_memwb/u_fwd/p_4_in
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.563 f  u_cpu/u_memwb/rs2_pass_out[31]_i_3/O
                         net (fo=32, routed)          1.057     8.620    u_cpu/u_memwb/rs2_pass_out[31]_i_3_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  u_cpu/u_memwb/rs2_pass_out[30]_i_1/O
                         net (fo=3, routed)           1.013     9.758    u_cpu/u_idex/i__carry__6_i_4[30]
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.150     9.908 r  u_cpu/u_idex/lt_carry__2_i_11/O
                         net (fo=5, routed)           0.785    10.693    u_cpu/u_memwb/alu_b__0[20]
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.352    11.045 r  u_cpu/u_memwb/lt_carry__2_i_1/O
                         net (fo=1, routed)           0.628    11.672    u_cpu/u_ex/u_alu/alu_result_out[0]_i_6[3]
    SLICE_X36Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    12.259 r  u_cpu/u_ex/u_alu/lt_carry__2/CO[3]
                         net (fo=1, routed)           0.615    12.874    u_cpu/u_memwb/CO[0]
    SLICE_X36Y26         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  u_cpu/u_memwb/alu_result_out[0]_i_6/O
                         net (fo=1, routed)           0.640    13.638    u_cpu/u_idex/alu_result_out_reg[0]_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.762 r  u_cpu/u_idex/alu_result_out[0]_i_3/O
                         net (fo=1, routed)           0.659    14.421    u_cpu/u_idex/alu_result_out[0]_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.545 r  u_cpu/u_idex/alu_result_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.545    u_cpu/u_exmem/alu_result_out_reg[31]_0[0]
    SLICE_X31Y23         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.430    14.771    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[0]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.029    15.040    u_cpu/u_exmem/alu_result_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[16]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 2.397ns (27.040%)  route 6.468ns (72.960%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.192    13.942    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X7Y8           FDRE                                         r  u_cpu/u_ifid/instr_out_reg[16]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.516    14.857    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  u_cpu/u_ifid/instr_out_reg[16]_rep/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.653    u_cpu/u_ifid/instr_out_reg[16]_rep
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 2.397ns (27.040%)  route 6.468ns (72.960%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.192    13.942    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X7Y8           FDRE                                         r  u_cpu/u_ifid/instr_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.516    14.857    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  u_cpu/u_ifid/instr_out_reg[17]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDRE (Setup_fdre_C_R)       -0.429    14.653    u_cpu/u_ifid/instr_out_reg[17]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.397ns (27.205%)  route 6.414ns (72.795%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.138    13.888    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X7Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.512    14.853    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[30]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    u_cpu/u_ifid/instr_out_reg[30]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.397ns (27.205%)  route 6.414ns (72.795%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.138    13.888    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X7Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.512    14.853    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[31]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    u_cpu/u_ifid/instr_out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.397ns (27.205%)  route 6.414ns (72.795%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.138    13.888    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X7Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.512    14.853    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.649    u_cpu/u_ifid/instr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.397ns (27.526%)  route 6.311ns (72.474%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.035    13.785    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.445    14.786    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[24]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    u_cpu/u_ifid/instr_out_reg[24]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.397ns (27.526%)  route 6.311ns (72.474%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.035    13.785    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.445    14.786    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[25]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    u_cpu/u_ifid/instr_out_reg[25]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/instr_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.397ns (27.526%)  route 6.311ns (72.474%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.035    13.785    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.445    14.786    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/instr_out_reg[26]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    u_cpu/u_ifid/instr_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_ifid/pc_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.397ns (27.526%)  route 6.311ns (72.474%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.556     5.077    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  u_cpu/u_idex/rs1_out_reg[1]/Q
                         net (fo=2, routed)           0.673     6.206    u_cpu/u_exmem/i__carry_i_10[1]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.330 r  u_cpu/u_exmem/i__carry_i_17/O
                         net (fo=3, routed)           1.102     7.432    u_cpu/u_exmem/rd_out_reg[0]_0
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     7.584 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          0.870     8.454    u_cpu/u_memwb/alu_result_out[25]_i_10_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.780 r  u_cpu/u_memwb/i__carry__2_i_1/O
                         net (fo=16, routed)          1.315    10.095    u_cpu/u_memwb/rs1_fwd[15]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.219 r  u_cpu/u_memwb/pc[31]_i_29/O
                         net (fo=1, routed)           0.000    10.219    u_cpu/u_memwb/pc[31]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.769 r  u_cpu/u_memwb/pc_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.769    u_cpu/u_memwb/pc_reg[31]_i_22_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.997 r  u_cpu/u_memwb/pc_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.307    11.304    u_cpu/u_idex/CO[0]
    SLICE_X29Y19         LUT6 (Prop_lut6_I4_O)        0.313    11.617 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.009    12.626    u_dbg/pcsrc_ex
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.750 r  u_dbg/pc_out[31]_i_1__0/O
                         net (fo=108, routed)         1.035    13.785    u_cpu/u_ifid/instr_out_reg[21]_rep__1_1
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/pc_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.445    14.786    u_cpu/u_ifid/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  u_cpu/u_ifid/pc_out_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    u_cpu/u_ifid/pc_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_cpu/u_exmem/wb_sel_pc4_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_memwb/wb_sel_pc4_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.176%)  route 0.228ns (61.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.554     1.437    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  u_cpu/u_exmem/wb_sel_pc4_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u_cpu/u_exmem/wb_sel_pc4_out_reg/Q
                         net (fo=1, routed)           0.228     1.806    u_cpu/u_memwb/wb_sel_pc4_out_reg_0
    SLICE_X37Y19         FDRE                                         r  u_cpu/u_memwb/wb_sel_pc4_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.822     1.949    u_cpu/u_memwb/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  u_cpu/u_memwb/wb_sel_pc4_out_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.075     1.775    u_cpu/u_memwb/wb_sel_pc4_out_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.104     1.720    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD4
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.104     1.720    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD4
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.104     1.720    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD4
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.104     1.720    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD4
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMD/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_cpu/u_idex/pc_plus4_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_exmem/pc_plus4_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.295%)  route 0.190ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.557     1.440    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  u_cpu/u_idex/pc_plus4_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  u_cpu/u_idex/pc_plus4_out_reg[26]/Q
                         net (fo=1, routed)           0.190     1.758    u_cpu/u_exmem/pc_plus4_out_reg[31]_1[26]
    SLICE_X36Y17         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.824     1.951    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[26]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.016     1.718    u_cpu/u_exmem/pc_plus4_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_cpu/u_idex/pc_plus4_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_exmem/pc_plus4_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.148%)  route 0.191ns (59.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.559     1.442    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  u_cpu/u_idex/pc_plus4_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  u_cpu/u_idex/pc_plus4_out_reg[12]/Q
                         net (fo=1, routed)           0.191     1.761    u_cpu/u_exmem/pc_plus4_out_reg[31]_1[12]
    SLICE_X37Y16         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.825     1.952    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[12]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.017     1.720    u_cpu/u_exmem/pc_plus4_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.159     1.774    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD3
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.727    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.159     1.774    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD3
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.727    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.591     1.474    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.159     1.774    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/ADDRD3
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/WCLK
    SLICE_X2Y13          RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.727    u_cpu/u_if/u_imem/mem_reg_64_127_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y3     u_baud_tick/r_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y3     u_baud_tick/r_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y3     u_baud_tick/r_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y3     u_baud_tick/r_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y3     u_baud_tick/r_reg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y3     u_baud_tick/r_reg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y17    u_cpu/dbg_step_q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y16    u_cpu/halt_seen_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y23   u_cpu/u_exmem/alu_result_out_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y14    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.447ns  (logic 4.223ns (40.423%)  route 6.224ns (59.577%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.638     5.159    u_baud_tick/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  u_baud_tick/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  u_baud_tick/r_reg_reg[4]/Q
                         net (fo=4, routed)           0.901     6.479    u_baud_tick/r_reg_reg_n_0_[4]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.299     6.778 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.323    12.101    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.606 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000    15.606    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 3.974ns (42.349%)  route 5.410ns (57.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.626     5.147    u_uart_tx/clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           5.410    11.013    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.531 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.531    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.398ns  (logic 1.360ns (40.012%)  route 2.039ns (59.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.587     1.470    u_uart_tx/clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.141     1.611 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           2.039     3.650    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.869 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.869    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.392ns (39.928%)  route 2.094ns (60.072%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.595     1.478    u_baud_tick/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  u_baud_tick/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_baud_tick/r_reg_reg[0]/Q
                         net (fo=8, routed)           0.109     1.729    u_baud_tick/r_reg_reg_n_0_[0]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.985     3.759    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.965 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.965    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1825 Endpoints
Min Delay          1825 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[29][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.018ns  (logic 1.441ns (13.081%)  route 9.577ns (86.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.577    11.018    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X44Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[29][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.434     4.775    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[29][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[25][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.014ns  (logic 1.441ns (13.086%)  route 9.573ns (86.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.573    11.014    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X45Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.434     4.775    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[25][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.014ns  (logic 1.441ns (13.086%)  route 9.573ns (86.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.573    11.014    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X45Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.434     4.775    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[25][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.014ns  (logic 1.441ns (13.086%)  route 9.573ns (86.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.573    11.014    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X45Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.434     4.775    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.915ns  (logic 1.441ns (13.205%)  route 9.474ns (86.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.474    10.915    u_cpu/u_exmem/reset_IBUF
    SLICE_X35Y24         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.427     4.768    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.915ns  (logic 1.441ns (13.205%)  route 9.474ns (86.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.474    10.915    u_cpu/u_exmem/reset_IBUF
    SLICE_X35Y24         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.427     4.768    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/rs2_pass_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.915ns  (logic 1.441ns (13.205%)  route 9.474ns (86.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.474    10.915    u_cpu/u_exmem/reset_IBUF
    SLICE_X34Y24         FDRE                                         r  u_cpu/u_exmem/rs2_pass_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.427     4.768    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  u_cpu/u_exmem/rs2_pass_out_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[25][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.441ns (13.462%)  route 9.265ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.265    10.706    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X43Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.433     4.774    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[28][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.441ns (13.462%)  route 9.265ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.265    10.706    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X42Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[28][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.433     4.774    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[28][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[28][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.706ns  (logic 1.441ns (13.462%)  route 9.265ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        9.265    10.706    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X42Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[28][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        1.433     4.774    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[28][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_dbg/rx_addr_buf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.210ns (33.500%)  route 0.416ns (66.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.416     0.625    u_dbg/reset_IBUF
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.862     1.989    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_dbg/rx_addr_buf_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.210ns (33.500%)  route 0.416ns (66.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.416     0.625    u_dbg/reset_IBUF
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.862     1.989    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_dbg/rx_addr_buf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.210ns (33.500%)  route 0.416ns (66.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.416     0.625    u_dbg/reset_IBUF
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.862     1.989    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_dbg/rx_addr_buf_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.210ns (33.500%)  route 0.416ns (66.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.416     0.625    u_dbg/reset_IBUF
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.862     1.989    u_dbg/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  u_dbg/rx_addr_buf_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_uart_rx/b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.210ns (33.361%)  route 0.419ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.419     0.628    u_uart_rx/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_uart_rx/b_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.210ns (33.361%)  route 0.419ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.419     0.628    u_uart_rx/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_uart_rx/b_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.210ns (33.361%)  route 0.419ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.419     0.628    u_uart_rx/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_uart_rx/b_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.210ns (33.361%)  route 0.419ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.419     0.628    u_uart_rx/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_uart_rx/b_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.210ns (33.361%)  route 0.419ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.419     0.628    u_uart_rx/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_uart_rx/b_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.210ns (33.361%)  route 0.419ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1392, routed)        0.419     0.628    u_uart_rx/reset_IBUF
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2161, routed)        0.861     1.988    u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  u_uart_rx/b_reg_reg[7]/C





