// Seed: 785499323
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = !id_1;
  wire id_3, id_4;
  tri0 id_5;
  assign id_5 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1["">>1] = id_2;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  wire id_6;
  tri0 id_7 = 1 * 1;
  id_8(
      .id_0(id_1), .id_1(1)
  );
endmodule
