Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Oct 13 12:40:36 2016
| Host              : leftserv running 64-bit CentOS release 6.5 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file HighLevel_timing_summary_routed.rpt -rpx HighLevel_timing_summary_routed.rpx
| Design            : HighLevel
| Device            : 7vx485t-ffg1761
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 154 register/latch pins with no clock driven by root clock pin: PRIMARYCLOCK/clkout_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 302 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.584        0.000                      0                   53        0.204        0.000                      0                   53        1.100        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLOCK_P               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_P                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       97.584        0.000                      0                   53        0.204        0.000                      0                   53       49.650        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                   23.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_P
  To Clock:  CLOCK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_P
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { CLOCK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                     
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     5.000   3.929   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.584ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.634ns (34.049%)  route 1.228ns (65.951%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 98.211 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.501    -0.491    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y194       FDRE                                         r  PRIMARYCLOCK/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.093    98.211    PRIMARYCLOCK/clkin
    SLICE_X110Y194                                                    r  PRIMARYCLOCK/count_reg[12]/C
                         clock pessimism             -0.589    97.622    
                         clock uncertainty           -0.160    97.462    
    SLICE_X110Y194       FDRE (Setup_fdre_C_R)       -0.369    97.093    PRIMARYCLOCK/count_reg[12]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 97.584    

Slack (MET) :             97.584ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.634ns (34.049%)  route 1.228ns (65.951%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 98.211 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.501    -0.491    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y194       FDRE                                         r  PRIMARYCLOCK/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.093    98.211    PRIMARYCLOCK/clkin
    SLICE_X110Y194                                                    r  PRIMARYCLOCK/count_reg[13]/C
                         clock pessimism             -0.589    97.622    
                         clock uncertainty           -0.160    97.462    
    SLICE_X110Y194       FDRE (Setup_fdre_C_R)       -0.369    97.093    PRIMARYCLOCK/count_reg[13]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 97.584    

Slack (MET) :             97.584ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.634ns (34.049%)  route 1.228ns (65.951%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 98.211 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.501    -0.491    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y194       FDRE                                         r  PRIMARYCLOCK/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.093    98.211    PRIMARYCLOCK/clkin
    SLICE_X110Y194                                                    r  PRIMARYCLOCK/count_reg[14]/C
                         clock pessimism             -0.589    97.622    
                         clock uncertainty           -0.160    97.462    
    SLICE_X110Y194       FDRE (Setup_fdre_C_R)       -0.369    97.093    PRIMARYCLOCK/count_reg[14]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 97.584    

Slack (MET) :             97.584ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.634ns (34.049%)  route 1.228ns (65.951%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 98.211 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.501    -0.491    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y194       FDRE                                         r  PRIMARYCLOCK/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.093    98.211    PRIMARYCLOCK/clkin
    SLICE_X110Y194                                                    r  PRIMARYCLOCK/count_reg[15]/C
                         clock pessimism             -0.589    97.622    
                         clock uncertainty           -0.160    97.462    
    SLICE_X110Y194       FDRE (Setup_fdre_C_R)       -0.369    97.093    PRIMARYCLOCK/count_reg[15]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                 97.584    

Slack (MET) :             97.671ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.634ns (35.764%)  route 1.139ns (64.236%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 98.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.412    -0.580    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y191       FDRE                                         r  PRIMARYCLOCK/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.091    98.209    PRIMARYCLOCK/clkin
    SLICE_X110Y191                                                    r  PRIMARYCLOCK/count_reg[0]/C
                         clock pessimism             -0.589    97.620    
                         clock uncertainty           -0.160    97.460    
    SLICE_X110Y191       FDRE (Setup_fdre_C_R)       -0.369    97.091    PRIMARYCLOCK/count_reg[0]
  -------------------------------------------------------------------
                         required time                         97.091    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 97.671    

Slack (MET) :             97.671ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.634ns (35.764%)  route 1.139ns (64.236%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 98.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.412    -0.580    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y191       FDRE                                         r  PRIMARYCLOCK/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.091    98.209    PRIMARYCLOCK/clkin
    SLICE_X110Y191                                                    r  PRIMARYCLOCK/count_reg[1]/C
                         clock pessimism             -0.589    97.620    
                         clock uncertainty           -0.160    97.460    
    SLICE_X110Y191       FDRE (Setup_fdre_C_R)       -0.369    97.091    PRIMARYCLOCK/count_reg[1]
  -------------------------------------------------------------------
                         required time                         97.091    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 97.671    

Slack (MET) :             97.671ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.634ns (35.764%)  route 1.139ns (64.236%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 98.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.412    -0.580    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y191       FDRE                                         r  PRIMARYCLOCK/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.091    98.209    PRIMARYCLOCK/clkin
    SLICE_X110Y191                                                    r  PRIMARYCLOCK/count_reg[2]/C
                         clock pessimism             -0.589    97.620    
                         clock uncertainty           -0.160    97.460    
    SLICE_X110Y191       FDRE (Setup_fdre_C_R)       -0.369    97.091    PRIMARYCLOCK/count_reg[2]
  -------------------------------------------------------------------
                         required time                         97.091    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 97.671    

Slack (MET) :             97.671ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.634ns (35.764%)  route 1.139ns (64.236%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 98.209 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.412    -0.580    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y191       FDRE                                         r  PRIMARYCLOCK/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.091    98.209    PRIMARYCLOCK/clkin
    SLICE_X110Y191                                                    r  PRIMARYCLOCK/count_reg[3]/C
                         clock pessimism             -0.589    97.620    
                         clock uncertainty           -0.160    97.460    
    SLICE_X110Y191       FDRE (Setup_fdre_C_R)       -0.369    97.091    PRIMARYCLOCK/count_reg[3]
  -------------------------------------------------------------------
                         required time                         97.091    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                 97.671    

Slack (MET) :             97.685ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.634ns (36.008%)  route 1.127ns (63.992%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 98.211 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.400    -0.592    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y197       FDRE                                         r  PRIMARYCLOCK/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.093    98.211    PRIMARYCLOCK/clkin
    SLICE_X110Y197                                                    r  PRIMARYCLOCK/count_reg[24]/C
                         clock pessimism             -0.589    97.622    
                         clock uncertainty           -0.160    97.462    
    SLICE_X110Y197       FDRE (Setup_fdre_C_R)       -0.369    97.093    PRIMARYCLOCK/count_reg[24]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 97.685    

Slack (MET) :             97.685ns  (required time - arrival time)
  Source:                 PRIMARYCLOCK/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.634ns (36.008%)  route 1.127ns (63.992%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 98.211 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.992    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.807 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.136    -3.671    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.578 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.225    -2.353    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.259    -2.094 f  PRIMARYCLOCK/count_reg[23]/Q
                         net (fo=2, routed)           0.727    -1.367    PRIMARYCLOCK/count_reg[23]
    SLICE_X111Y193       LUT3 (Prop_lut3_I0_O)        0.043    -1.324 r  PRIMARYCLOCK/count[0]_i_10/O
                         net (fo=1, routed)           0.000    -1.324    PRIMARYCLOCK/n_0_count[0]_i_10
    SLICE_X111Y193       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -1.131 r  PRIMARYCLOCK/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -1.131    PRIMARYCLOCK/n_0_count_reg[0]_i_3
    SLICE_X111Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.992 r  PRIMARYCLOCK/count_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.400    -0.592    PRIMARYCLOCK/n_3_count_reg[0]_i_1
    SLICE_X110Y197       FDRE                                         r  PRIMARYCLOCK/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AK34                                              0.000   100.000 r  CLOCK_P
                         net (fo=0)                   0.000   100.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809   100.809 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.795    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771    95.024 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.011    97.035    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    97.118 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          1.093    98.211    PRIMARYCLOCK/clkin
    SLICE_X110Y197                                                    r  PRIMARYCLOCK/count_reg[25]/C
                         clock pessimism             -0.589    97.622    
                         clock uncertainty           -0.160    97.462    
    SLICE_X110Y197       FDRE (Setup_fdre_C_R)       -0.369    97.093    PRIMARYCLOCK/count_reg[25]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                 97.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.495%)  route 0.136ns (51.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X111Y196                                                    r  PRIMARYCLOCK/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y196       FDRE (Prop_fdre_C_Q)         0.100    -0.538 r  PRIMARYCLOCK/clkout_reg/Q
                         net (fo=2, routed)           0.136    -0.402    PRIMARYCLOCK/clkout
    SLICE_X111Y196       LUT2 (Prop_lut2_I1_O)        0.028    -0.374 r  PRIMARYCLOCK/clkout_i_1/O
                         net (fo=1, routed)           0.000    -0.374    PRIMARYCLOCK/n_0_clkout_i_1
    SLICE_X111Y196       FDRE                                         r  PRIMARYCLOCK/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X111Y196                                                    r  PRIMARYCLOCK/clkout_reg/C
                         clock pessimism              0.052    -0.638    
    SLICE_X111Y196       FDRE (Hold_fdre_C_D)         0.060    -0.578    PRIMARYCLOCK/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y195                                                    r  PRIMARYCLOCK/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[18]/Q
                         net (fo=2, routed)           0.114    -0.406    PRIMARYCLOCK/count_reg[18]
    SLICE_X110Y195       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.331 r  PRIMARYCLOCK/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    PRIMARYCLOCK/n_5_count_reg[16]_i_1
    SLICE_X110Y195       FDRE                                         r  PRIMARYCLOCK/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y195                                                    r  PRIMARYCLOCK/count_reg[18]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y195       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[22]/Q
                         net (fo=2, routed)           0.114    -0.406    PRIMARYCLOCK/count_reg[22]
    SLICE_X110Y196       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.331 r  PRIMARYCLOCK/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    PRIMARYCLOCK/n_5_count_reg[20]_i_1
    SLICE_X110Y196       FDRE                                         r  PRIMARYCLOCK/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[22]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y196       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y193                                                    r  PRIMARYCLOCK/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y193       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.405    PRIMARYCLOCK/count_reg[10]
    SLICE_X110Y193       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.330 r  PRIMARYCLOCK/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.330    PRIMARYCLOCK/n_5_count_reg[8]_i_1
    SLICE_X110Y193       FDRE                                         r  PRIMARYCLOCK/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y193                                                    r  PRIMARYCLOCK/count_reg[10]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y193       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y194                                                    r  PRIMARYCLOCK/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y194       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[14]/Q
                         net (fo=2, routed)           0.115    -0.405    PRIMARYCLOCK/count_reg[14]
    SLICE_X110Y194       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.330 r  PRIMARYCLOCK/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.330    PRIMARYCLOCK/n_5_count_reg[12]_i_1
    SLICE_X110Y194       FDRE                                         r  PRIMARYCLOCK/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y194                                                    r  PRIMARYCLOCK/count_reg[14]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y194       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.540    -0.639    PRIMARYCLOCK/clkin
    SLICE_X110Y191                                                    r  PRIMARYCLOCK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y191       FDRE (Prop_fdre_C_Q)         0.118    -0.521 r  PRIMARYCLOCK/count_reg[2]/Q
                         net (fo=2, routed)           0.115    -0.406    PRIMARYCLOCK/count_reg[2]
    SLICE_X110Y191       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.331 r  PRIMARYCLOCK/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.331    PRIMARYCLOCK/n_5_count_reg[0]_i_2
    SLICE_X110Y191       FDRE                                         r  PRIMARYCLOCK/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.740    -0.691    PRIMARYCLOCK/clkin
    SLICE_X110Y191                                                    r  PRIMARYCLOCK/count_reg[2]/C
                         clock pessimism              0.052    -0.639    
    SLICE_X110Y191       FDRE (Hold_fdre_C_D)         0.092    -0.547    PRIMARYCLOCK/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.540    -0.639    PRIMARYCLOCK/clkin
    SLICE_X110Y192                                                    r  PRIMARYCLOCK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y192       FDRE (Prop_fdre_C_Q)         0.118    -0.521 r  PRIMARYCLOCK/count_reg[6]/Q
                         net (fo=2, routed)           0.116    -0.404    PRIMARYCLOCK/count_reg[6]
    SLICE_X110Y192       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.329 r  PRIMARYCLOCK/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.329    PRIMARYCLOCK/n_5_count_reg[4]_i_1
    SLICE_X110Y192       FDRE                                         r  PRIMARYCLOCK/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.740    -0.691    PRIMARYCLOCK/clkin
    SLICE_X110Y192                                                    r  PRIMARYCLOCK/count_reg[6]/C
                         clock pessimism              0.052    -0.639    
    SLICE_X110Y192       FDRE (Hold_fdre_C_D)         0.092    -0.547    PRIMARYCLOCK/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.719%)  route 0.114ns (34.281%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y195                                                    r  PRIMARYCLOCK/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[18]/Q
                         net (fo=2, routed)           0.114    -0.406    PRIMARYCLOCK/count_reg[18]
    SLICE_X110Y195       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.305 r  PRIMARYCLOCK/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.305    PRIMARYCLOCK/n_4_count_reg[16]_i_1
    SLICE_X110Y195       FDRE                                         r  PRIMARYCLOCK/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y195                                                    r  PRIMARYCLOCK/count_reg[19]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y195       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.719%)  route 0.114ns (34.281%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y196       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[22]/Q
                         net (fo=2, routed)           0.114    -0.406    PRIMARYCLOCK/count_reg[22]
    SLICE_X110Y196       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.305 r  PRIMARYCLOCK/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.305    PRIMARYCLOCK/n_4_count_reg[20]_i_1
    SLICE_X110Y196       FDRE                                         r  PRIMARYCLOCK/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y196                                                    r  PRIMARYCLOCK/count_reg[23]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y196       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PRIMARYCLOCK/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PRIMARYCLOCK/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.897    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.149 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.205    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.179 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.541    -0.638    PRIMARYCLOCK/clkin
    SLICE_X110Y193                                                    r  PRIMARYCLOCK/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y193       FDRE (Prop_fdre_C_Q)         0.118    -0.520 r  PRIMARYCLOCK/count_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.405    PRIMARYCLOCK/count_reg[10]
    SLICE_X110Y193       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.304 r  PRIMARYCLOCK/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.304    PRIMARYCLOCK/n_4_count_reg[8]_i_1
    SLICE_X110Y193       FDRE                                         r  PRIMARYCLOCK/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLOCK_P
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  MASTER_CLOCK/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.028    MASTER_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.471 r  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.461    MASTER_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.431 r  MASTER_CLOCK/inst/clkout1_buf/O
                         net (fo=27, routed)          0.741    -0.690    PRIMARYCLOCK/clkin
    SLICE_X110Y193                                                    r  PRIMARYCLOCK/count_reg[11]/C
                         clock pessimism              0.052    -0.638    
    SLICE_X110Y193       FDRE (Hold_fdre_C_D)         0.092    -0.546    PRIMARYCLOCK/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                      
Min Period        n/a     BUFG/I              n/a            1.408     100.000  98.591   BUFGCTRL_X0Y1    MASTER_CLOCK/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     100.000  98.929   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X111Y196   PRIMARYCLOCK/clkout_reg/C                
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y191   PRIMARYCLOCK/count_reg[0]/C              
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y193   PRIMARYCLOCK/count_reg[10]/C             
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y193   PRIMARYCLOCK/count_reg[11]/C             
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y194   PRIMARYCLOCK/count_reg[12]/C             
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y194   PRIMARYCLOCK/count_reg[13]/C             
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y194   PRIMARYCLOCK/count_reg[14]/C             
Min Period        n/a     FDRE/C              n/a            0.700     100.000  99.300   SLICE_X110Y194   PRIMARYCLOCK/count_reg[15]/C             
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X111Y196   PRIMARYCLOCK/clkout_reg/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y191   PRIMARYCLOCK/count_reg[0]/C              
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y193   PRIMARYCLOCK/count_reg[10]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y193   PRIMARYCLOCK/count_reg[11]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[12]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[13]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[14]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[15]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y195   PRIMARYCLOCK/count_reg[16]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y195   PRIMARYCLOCK/count_reg[17]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X111Y196   PRIMARYCLOCK/clkout_reg/C                
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y191   PRIMARYCLOCK/count_reg[0]/C              
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[12]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[13]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[14]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y194   PRIMARYCLOCK/count_reg[15]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y195   PRIMARYCLOCK/count_reg[16]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y195   PRIMARYCLOCK/count_reg[17]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y195   PRIMARYCLOCK/count_reg[18]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X110Y195   PRIMARYCLOCK/count_reg[19]/C             



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { MASTER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                       
Min Period  n/a     BUFG/I               n/a            1.408     25.000  23.592   BUFGCTRL_X0Y2    MASTER_CLOCK/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     25.000  23.929   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     25.000  23.929   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   25.000  75.000   MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   25.000  188.360  MMCME2_ADV_X0Y1  MASTER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT  



