## University project
We have implemented a processor ARMv8 with pipeline and data hazard detection using VHDL and Quartus to make simulations.
