Fitter Status : Successful - Mon Jul 25 13:11:08 2016
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : FPGA_power_test
Top-level Entity Name : ComputeUnit
Family : Stratix V
Device : 5SGSMD4E3H29I4
Timing Models : Final
Logic utilization (in ALMs) : 11 / 135,840 ( < 1 % )
Total registers : 7
Total pins : 58 / 416 ( 14 % )
Total virtual pins : 0
Total block memory bits : 0 / 19,599,360 ( 0 % )
Total DSP Blocks : 1 / 1,044 ( < 1 % )
Total HSSI STD RX PCSs : 0 / 12 ( 0 % )
Total HSSI 10G RX PCSs : 0 / 12 ( 0 % )
Total HSSI GEN3 RX PCSs : 0 / 12 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 12 ( 0 % )
Total HSSI STD TX PCSs : 0 / 12 ( 0 % )
Total HSSI 10G TX PCSs : 0 / 12 ( 0 % )
Total HSSI GEN3 TX PCSs : 0 / 12 ( 0 % )
Total HSSI TX Channels : 0 / 12 ( 0 % )
Total HSSI PIPE GEN1_2s : 0 / 12 ( 0 % )
Total HSSI GEN3s : 0 / 12 ( 0 % )
Total PLLs : 0 / 40 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
