// Seed: 48690862
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  bit id_3;
  assign id_3 = 1;
  always @((id_1)) begin : LABEL_0
    id_3 = -1;
  end
endmodule
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    output wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    output wor id_13,
    input tri id_14,
    output tri1 id_15,
    output tri1 id_16,
    output wire id_17,
    input tri0 id_18,
    input supply0 id_19,
    input tri id_20,
    output tri id_21,
    input supply1 id_22,
    output wor module_1,
    input supply1 id_24
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_2,
      id_18
  );
  assign modCall_1.id_3 = 0;
endmodule
