# 2010 MICRO

- 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2010, 4-8 December 2010, Atlanta, Georgia, USA. IEEE Computer Society 2010, ISBN 978-0-7695-4299-7

## Transactional Systems

- [Hanjun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hanjun), [Arun Raman](http://dblp2.uni-trier.de/pers/hd/r/Raman:Arun), [Feng Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Feng), [Jae W. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jae_W=), [David I. August](http://dblp2.uni-trier.de/pers/hd/a/August:David_I=):
  Scalable Speculative Parallelization on Commodity Clusters. 3-14

- [Utku Aydonat](http://dblp2.uni-trier.de/pers/hd/a/Aydonat:Utku), [Tarek S. Abdelrahman](http://dblp2.uni-trier.de/pers/hd/a/Abdelrahman:Tarek_S=):
  Hardware Support for Relaxed Concurrency Control in Transactional Memory. 15-26

- [Marc Lupon](http://dblp2.uni-trier.de/pers/hd/l/Lupon:Marc), [Grigorios Magklis](http://dblp2.uni-trier.de/pers/hd/m/Magklis:Grigorios), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  A Dynamically Adaptable Hardware Transactional Memory. 27-38

- [Jae-Woong Chung](http://dblp2.uni-trier.de/pers/hd/c/Chung:Jae=Woong), [Luke Yen](http://dblp2.uni-trier.de/pers/hd/y/Yen:Luke), [Stephan Diestelhorst](http://dblp2.uni-trier.de/pers/hd/d/Diestelhorst:Stephan), [Martin Pohlack](http://dblp2.uni-trier.de/pers/hd/p/Pohlack:Martin), [Michael Hohmuth](http://dblp2.uni-trier.de/pers/hd/h/Hohmuth:Michael), [David Christie](http://dblp2.uni-trier.de/pers/hd/c/Christie:David), [Dan Grossman](http://dblp2.uni-trier.de/pers/hd/g/Grossman:Dan):
  ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory. 39-50

## Scheduling

- [Hsiang-Yun Cheng](http://dblp2.uni-trier.de/pers/hd/c/Cheng:Hsiang=Yun), [Chung-Hsiang Lin](http://dblp2.uni-trier.de/pers/hd/l/Lin:Chung=Hsiang), [Jian Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Jian), [Chia-Lin Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Chia=Lin):
  Memory Latency Reduction via Thread Throttling. 53-64

- [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Michael Papamichael](http://dblp2.uni-trier.de/pers/hd/p/Papamichael:Michael), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Mor Harchol-Balter](http://dblp2.uni-trier.de/pers/hd/h/Harchol=Balter:Mor):
  Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. 65-76

- [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa), [Svilen Kanev](http://dblp2.uni-trier.de/pers/hd/k/Kanev:Svilen), [Wonyoung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Wonyoung), [Simone Campanoni](http://dblp2.uni-trier.de/pers/hd/c/Campanoni:Simone), [Michael D. Smith](http://dblp2.uni-trier.de/pers/hd/s/Smith:Michael_D=), [Gu-Yeon Wei](http://dblp2.uni-trier.de/pers/hd/w/Wei:Gu=Yeon), [David M. Brooks](http://dblp2.uni-trier.de/pers/hd/b/Brooks:David_M=):
  Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling. 77-88

- [Yoav Etsion](http://dblp2.uni-trier.de/pers/hd/e/Etsion:Yoav), [Felipe Cabarcas](http://dblp2.uni-trier.de/pers/hd/c/Cabarcas:Felipe), [Alejandro Rico](http://dblp2.uni-trier.de/pers/hd/r/Rico:Alejandro), [Alex Ramírez](http://dblp2.uni-trier.de/pers/hd/r/Ram=iacute=rez:Alex), [Rosa M. Badia](http://dblp2.uni-trier.de/pers/hd/b/Badia:Rosa_M=), [Eduard Ayguadé](http://dblp2.uni-trier.de/pers/hd/a/Ayguad=eacute=:Eduard), [Jesús Labarta](http://dblp2.uni-trier.de/pers/hd/l/Labarta:Jes=uacute=s), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  Task Superscalar: An Out-of-Order Task Pipeline. 89-100

## Reliability/Scheduling

- [Erika Gunadi](http://dblp2.uni-trier.de/pers/hd/g/Gunadi:Erika), [Abhishek A. Sinkar](http://dblp2.uni-trier.de/pers/hd/s/Sinkar:Abhishek_A=), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Combating Aging with the Colt Duty Cycle Equalizer. 103-114

- [Nak Hee Seong](http://dblp2.uni-trier.de/pers/hd/s/Seong:Nak_Hee), [Dong Hyuk Woo](http://dblp2.uni-trier.de/pers/hd/w/Woo:Dong_Hyuk), [Vijayalakshmi Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Vijayalakshmi), [Jude A. Rivers](http://dblp2.uni-trier.de/pers/hd/r/Rivers:Jude_A=), [Hsien-Hsin S. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hsien=Hsin_S=):
  SAFER: Stuck-At-Fault Error Recovery for Memories. 115-124

- [Arun A. Nair](http://dblp2.uni-trier.de/pers/hd/n/Nair:Arun_A=), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian), [Lieven Eeckhout](http://dblp2.uni-trier.de/pers/hd/e/Eeckhout:Lieven):
  AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors. 125-136

- [Daniel Y. Deng](http://dblp2.uni-trier.de/pers/hd/d/Deng:Daniel_Y=), [Daniel Lo](http://dblp2.uni-trier.de/pers/hd/l/Lo:Daniel), [Greg Malysa](http://dblp2.uni-trier.de/pers/hd/m/Malysa:Greg), [Skyler Schneider](http://dblp2.uni-trier.de/pers/hd/s/Schneider:Skyler), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric. 137-148

## Caching

- [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Eric Borch](http://dblp2.uni-trier.de/pers/hd/b/Borch:Eric), [Malini Bhandaru](http://dblp2.uni-trier.de/pers/hd/b/Bhandaru:Malini), [Simon C. Steely Jr.](http://dblp2.uni-trier.de/pers/hd/s/Steely_Jr=:Simon_C=), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  **Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies**. 151-162

- [Dongyuan Zhan](http://dblp2.uni-trier.de/pers/hd/z/Zhan:Dongyuan), [Hong Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Hong), [Sharad C. Seth](http://dblp2.uni-trier.de/pers/hd/s/Seth:Sharad_C=):
  **STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches**. 163-174

- [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Yingying Tian](http://dblp2.uni-trier.de/pers/hd/t/Tian:Yingying), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  **Sampling Dead Block Prediction for Last-Level Caches**. 175-186

- [Daniel Sanchez](http://dblp2.uni-trier.de/pers/hd/s/Sanchez:Daniel), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos):
  **The ZCache: Decoupling Ways and Associativity**. 187-198

## Data Parallelism

- [Rajkishore Barik](http://dblp2.uni-trier.de/pers/hd/b/Barik:Rajkishore), [Jisheng Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Jisheng), [Vivek Sarkar](http://dblp2.uni-trier.de/pers/hd/s/Sarkar:Vivek):
  Efficient Selection of Vector Instructions Using Dynamic Programming. 201-212

- [Jaekyu Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaekyu), [Nagesh B. Lakshminarayana](http://dblp2.uni-trier.de/pers/hd/l/Lakshminarayana:Nagesh_B=), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon), [Richard W. Vuduc](http://dblp2.uni-trier.de/pers/hd/v/Vuduc:Richard_W=):
  Many-Thread Aware Prefetching Mechanisms for GPGPU Applications. 213-224

- [Eric S. Chung](http://dblp2.uni-trier.de/pers/hd/c/Chung:Eric_S=), [Peter A. Milder](http://dblp2.uni-trier.de/pers/hd/m/Milder:Peter_A=), [James C. Hoe](http://dblp2.uni-trier.de/pers/hd/h/Hoe:James_C=), [Ken Mai](http://dblp2.uni-trier.de/pers/hd/m/Mai:Ken):
  **Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?** 225-236

- [Michael Steffen](http://dblp2.uni-trier.de/pers/hd/s/Steffen:Michael), [Joseph Zambreno](http://dblp2.uni-trier.de/pers/hd/z/Zambreno:Joseph):
  Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels. 237-248

## Concurrency

- [Adrian Nistor](http://dblp2.uni-trier.de/pers/hd/n/Nistor:Adrian), [Darko Marinov](http://dblp2.uni-trier.de/pers/hd/m/Marinov:Darko), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing. 251-262

- [Jie Yu](http://dblp2.uni-trier.de/pers/hd/y/Yu:Jie), [Satish Narayanasamy](http://dblp2.uni-trier.de/pers/hd/n/Narayanasamy:Satish):
  Tolerating Concurrency Bugs Using Transactions as Lifeguards. 263-274

- [Enrique Vallejo](http://dblp2.uni-trier.de/pers/hd/v/Vallejo_0001:Enrique), [Ramón Beivide](http://dblp2.uni-trier.de/pers/hd/b/Beivide:Ram=oacute=n), [Adrián Cristal](http://dblp2.uni-trier.de/pers/hd/c/Cristal:Adri=aacute=n), [Tim Harris](http://dblp2.uni-trier.de/pers/hd/h/Harris_0001:Tim), [Fernando Vallejo](http://dblp2.uni-trier.de/pers/hd/v/Vallejo:Fernando), [Osman S. Unsal](http://dblp2.uni-trier.de/pers/hd/u/Unsal:Osman_S=), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  Architectural Support for Fair Reader-Writer Locking. 275-286

- [Abdullah Muzahid](http://dblp2.uni-trier.de/pers/hd/m/Muzahid:Abdullah), [Norimasa Otsuki](http://dblp2.uni-trier.de/pers/hd/o/Otsuki:Norimasa), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection. 287-297

## Microarchitecture I

- [Ryota Shioya](http://dblp2.uni-trier.de/pers/hd/s/Shioya:Ryota), [Kazuo Horio](http://dblp2.uni-trier.de/pers/hd/h/Horio:Kazuo), [Masahiro Goshima](http://dblp2.uni-trier.de/pers/hd/g/Goshima:Masahiro), [Shuichi Sakai](http://dblp2.uni-trier.de/pers/hd/s/Sakai:Shuichi):
  **Register Cache System Not for Latency Reduction Purpose**. 301-312

- [Shekhar Srikantaiah](http://dblp2.uni-trier.de/pers/hd/s/Srikantaiah:Shekhar), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=):
  **Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors**. 313-324

- [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Erasing Core Boundaries for Robust and Configurable Performance. 325-336

- [Guoping Long](http://dblp2.uni-trier.de/pers/hd/l/Long:Guoping), [Diana Franklin](http://dblp2.uni-trier.de/pers/hd/f/Franklin:Diana), [Susmit Biswas](http://dblp2.uni-trier.de/pers/hd/b/Biswas:Susmit), [Pablo J. Ortiz](http://dblp2.uni-trier.de/pers/hd/o/Ortiz:Pablo_J=), [Jason Oberg](http://dblp2.uni-trier.de/pers/hd/o/Oberg:Jason), [Dongrui Fan](http://dblp2.uni-trier.de/pers/hd/f/Fan:Dongrui), [Frederic T. Chong](http://dblp2.uni-trier.de/pers/hd/c/Chong:Frederic_T=):
  Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors. 337-348

## Memories

- [Timothy N. Miller](http://dblp2.uni-trier.de/pers/hd/m/Miller:Timothy_N=), [Renji Thomas](http://dblp2.uni-trier.de/pers/hd/t/Thomas:Renji), [James Dinan](http://dblp2.uni-trier.de/pers/hd/d/Dinan:James), [Bruce M. Adcock](http://dblp2.uni-trier.de/pers/hd/a/Adcock:Bruce_M=), [Radu Teodorescu](http://dblp2.uni-trier.de/pers/hd/t/Teodorescu:Radu):
  Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches. 351-362

- [Thomas Vogelsang](http://dblp2.uni-trier.de/pers/hd/v/Vogelsang:Thomas):
  **Understanding the Energy Consumption of Dynamic Random Access Memories**. 363-374

- [Jeffrey Stuecheli](http://dblp2.uni-trier.de/pers/hd/s/Stuecheli:Jeffrey), [Dimitris Kaseridis](http://dblp2.uni-trier.de/pers/hd/k/Kaseridis:Dimitris), [Hillery C. Hunter](http://dblp2.uni-trier.de/pers/hd/h/Hunter:Hillery_C=), [Lizy K. John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_K=):
  **Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory**. 375-384

- [Adrian M. Caulfield](http://dblp2.uni-trier.de/pers/hd/c/Caulfield:Adrian_M=), [Arup De](http://dblp2.uni-trier.de/pers/hd/d/De:Arup), [Joel Coburn](http://dblp2.uni-trier.de/pers/hd/c/Coburn:Joel), [Todor I. Mollow](http://dblp2.uni-trier.de/pers/hd/m/Mollow:Todor_I=), [Rajesh K. Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Rajesh_K=), [Steven Swanson](http://dblp2.uni-trier.de/pers/hd/s/Swanson:Steven):
  **Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories**. 385-395

## NoCs

- [Minseon Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Minseon), [Eun Jung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim_0001:Eun_Jung):
  Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks. 399-408

- [Jin Ouyang](http://dblp2.uni-trier.de/pers/hd/o/Ouyang:Jin), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan):
  LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support. 409-420

- [Ali Bakhoda](http://dblp2.uni-trier.de/pers/hd/b/Bakhoda:Ali), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Throughput-Effective On-Chip Networks for Manycore Accelerators. 421-432

- [Syed Ali Raza Jafri](http://dblp2.uni-trier.de/pers/hd/j/Jafri:Syed_Ali_Raza), [Yu-Ju Hong](http://dblp2.uni-trier.de/pers/hd/h/Hong:Yu=Ju), [Mithuna Thottethodi](http://dblp2.uni-trier.de/pers/hd/t/Thottethodi:Mithuna), [T. N. Vijaykumar](http://dblp2.uni-trier.de/pers/hd/v/Vijaykumar:T=_N=):
  Adaptive Flow Control for Robust Performance and Energy. 433-444

## Coherence

- [Xuehai Qian](http://dblp2.uni-trier.de/pers/hd/q/Qian:Xuehai), [Wonsun Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Wonsun), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  **ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment**. 447-458

- [Daehoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Daehoon), [Hwanju Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hwanju), [Jaehyuk Huh](http://dblp2.uni-trier.de/pers/hd/h/Huh:Jaehyuk):
  **Virtual Snooping: Filtering Snoops in Virtualized Multi-cores**. 459-470

- [Meng Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Meng), [Alvin R. Lebeck](http://dblp2.uni-trier.de/pers/hd/l/Lebeck:Alvin_R=), [Daniel J. Sorin](http://dblp2.uni-trier.de/pers/hd/s/Sorin:Daniel_J=):
  **Fractal Coherence: Scalably Verifiable Cache Coherence**. 471-482

## Microarchitecture II

- [Christophe Dubach](http://dblp2.uni-trier.de/pers/hd/d/Dubach:Christophe), [Timothy M. Jones](http://dblp2.uni-trier.de/pers/hd/j/Jones:Timothy_M=), [Edwin V. Bonilla](http://dblp2.uni-trier.de/pers/hd/b/Bonilla:Edwin_V=), [Michael F. P. O'Boyle](http://dblp2.uni-trier.de/pers/hd/o/O=Boyle:Michael_F=_P=):
  A Predictive Model for Dynamic Microarchitectural Adaptivity Control. 485-496

- [Matthew A. Watkins](http://dblp2.uni-trier.de/pers/hd/w/Watkins:Matthew_A=), [David H. Albonesi](http://dblp2.uni-trier.de/pers/hd/a/Albonesi:David_H=):
  ReMAP: A Reconfigurable Heterogeneous Multicore Architecture. 497-508

- [Michael Mihn-Jong Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Michael_Mihn=Jong), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John), [Dennis Abts](http://dblp2.uni-trier.de/pers/hd/a/Abts:Dennis), [Michael R. Marty](http://dblp2.uni-trier.de/pers/hd/m/Marty:Michael_R=), [Jae W. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jae_W=):
  Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs. 509-519

## Tools

- [Jianwei Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Jianwei), [Lakshmi Kumar Dabbiru](http://dblp2.uni-trier.de/pers/hd/d/Dabbiru:Lakshmi_Kumar), [Daniel Wong](http://dblp2.uni-trier.de/pers/hd/w/Wong_0001:Daniel), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali), [Michel Dubois](http://dblp2.uni-trier.de/pers/hd/d/Dubois:Michel):
  Adaptive and Speculative Slack Simulations of CMPs on CMPs. 523-534

- [Minjang Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Minjang), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon), [Chi-Keung Luk](http://dblp2.uni-trier.de/pers/hd/l/Luk:Chi=Keung):
  **SD3: A Scalable Approach to Dynamic Data-Dependence Profiling**. 535-546

- [Aparna Kotha](http://dblp2.uni-trier.de/pers/hd/k/Kotha:Aparna), [Kapil Anand](http://dblp2.uni-trier.de/pers/hd/a/Anand:Kapil), [Matthew Smithson](http://dblp2.uni-trier.de/pers/hd/s/Smithson:Matthew), [Greeshma Yellareddy](http://dblp2.uni-trier.de/pers/hd/y/Yellareddy:Greeshma), [Rajeev Barua](http://dblp2.uni-trier.de/pers/hd/b/Barua:Rajeev):
  Automatic Parallelization in a Binary Rewriter. 547-557