Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 14 17:17:29 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PCB16_16_timing_summary_routed.rpt -pb PCB16_16_timing_summary_routed.pb -rpx PCB16_16_timing_summary_routed.rpx -warn_on_violation
| Design       : PCB16_16
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: BTND (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: BTNR (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 22 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.882        0.000                      0                   33        0.116        0.000                      0                   33        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_1    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         20.882        0.000                      0                   33        0.203        0.000                      0                   33       12.000        0.000                       0                    24  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1       20.885        0.000                      0                   33        0.203        0.000                      0                   33       12.000        0.000                       0                    24  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         20.882        0.000                      0                   33        0.116        0.000                      0                   33  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       20.882        0.000                      0                   33        0.116        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       20.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.882ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.300ns (32.223%)  route 2.734ns (67.777%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.332     3.203 r  x_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.203    x_counter[10]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.087    24.057    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.029    24.086    x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 20.882    

Slack (MET) :             20.902ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.326ns (32.657%)  route 2.734ns (67.343%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.358     3.229 r  x_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.229    x_counter[9]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.087    24.057    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.075    24.132    x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.132    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 20.902    

Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.014ns (25.879%)  route 2.904ns (74.121%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.462     2.981    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     3.105 r  y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.105    y_counter[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                 20.999    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.118ns (28.890%)  route 2.752ns (71.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.820     2.932    y_counter[9]_i_2_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.056    y_counter[6]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.014ns (28.021%)  route 2.605ns (71.979%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.162     2.681    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.805    y_counter[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031    24.105    y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.465ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.940ns (27.784%)  route 2.443ns (72.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     1.984 r  x_counter[7]_i_1/O
                         net (fo=1, routed)           0.568     2.552    x_counter[7]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.043    24.017    x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 21.465    

Slack (MET) :             21.467ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.940ns (28.124%)  route 2.402ns (71.876%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.875     1.660    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I1_O)        0.332     1.992 r  x_counter[6]_i_1/O
                         net (fo=1, routed)           0.519     2.511    x_counter[6]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.081    23.979    x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.979    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 21.467    

Slack (MET) :             21.577ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.118ns (32.999%)  route 2.270ns (67.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.338     2.450    y_counter[9]_i_2_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.574 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.574    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.077    24.151    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.151    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                 21.577    

Slack (MET) :             21.608ns  (required time - arrival time)
  Source:                 x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.840ns (28.023%)  route 2.158ns (71.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  x_counter_reg[7]/Q
                         net (fo=19, routed)          1.225     0.813    x_counter_reg_n_0_[7]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.297     1.110 f  y_counter[10]_i_4/O
                         net (fo=1, routed)           0.149     1.259    y_counter[10]_i_4_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.124     1.383 r  y_counter[10]_i_1/O
                         net (fo=11, routed)          0.784     2.166    y_counter
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.205    23.774    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.774    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 21.608    

Slack (MET) :             21.681ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.118ns (34.547%)  route 2.118ns (65.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.186     2.298    y_counter[9]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.422    y_counter[5]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -2.422    
  -------------------------------------------------------------------
                         slack                                 21.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.441%)  route 0.122ns (39.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[6]/Q
                         net (fo=20, routed)          0.122    -0.303    x_counter_reg_n_0_[6]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    x_counter[8]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.461    x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.559%)  route 0.197ns (51.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.197    -0.221    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120    -0.423    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[4]/Q
                         net (fo=21, routed)          0.180    -0.245    x_counter_reg_n_0_[4]
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.042    -0.203 r  x_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    x_counter[4]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.123%)  route 0.178ns (48.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[8]/Q
                         net (fo=17, routed)          0.178    -0.247    x_counter_reg_n_0_[8]
    SLICE_X4Y102         LUT6 (Prop_lut6_I1_O)        0.045    -0.202 r  x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    x_counter[5]
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.461    x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.211    -0.208    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045    -0.163 r  y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[10]_i_2_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121    -0.422    y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.043    -0.165 r  y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    y_counter[1]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.131    -0.428    y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  x_counter_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.255    x_counter_reg_n_0_[0]
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x_counter[0]
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.474    x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.879%)  route 0.195ns (51.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[4]/Q
                         net (fo=13, routed)          0.195    -0.224    y_counter_reg_n_0_[4]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    y_counter[7]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.454    y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  y_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.439    y_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[2]/Q
                         net (fo=14, routed)          0.203    -0.216    y_counter_reg_n_0_[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.042    -0.174 r  y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    y_counter[3]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.452    y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clock1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   Clock1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y102     x_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y101     x_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y102     x_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y102     x_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y102     x_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y101     x_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y99      y_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y98      y_counter_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y99      y_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y98      y_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y99      y_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y98      y_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y98      y_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y98      y_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y97      y_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y98      y_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y98      y_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y98      y_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y101     x_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y102     x_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y102     x_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y101     x_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y102     x_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y101     x_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       20.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.885ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.300ns (32.223%)  route 2.734ns (67.777%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.332     3.203 r  x_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.203    x_counter[10]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.085    24.059    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.029    24.088    x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.088    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 20.885    

Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.326ns (32.657%)  route 2.734ns (67.343%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.358     3.229 r  x_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.229    x_counter[9]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.085    24.059    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.075    24.134    x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.134    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             21.001ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.014ns (25.879%)  route 2.904ns (74.121%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.462     2.981    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     3.105 r  y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.105    y_counter[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029    24.106    y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.106    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                 21.001    

Slack (MET) :             21.050ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.118ns (28.890%)  route 2.752ns (71.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.820     2.932    y_counter[9]_i_2_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.056    y_counter[6]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.029    24.106    y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.106    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 21.050    

Slack (MET) :             21.303ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.014ns (28.021%)  route 2.605ns (71.979%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.162     2.681    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.805    y_counter[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031    24.108    y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.108    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 21.303    

Slack (MET) :             21.467ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.940ns (27.784%)  route 2.443ns (72.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     1.984 r  x_counter[7]_i_1/O
                         net (fo=1, routed)           0.568     2.552    x_counter[7]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.085    24.062    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.043    24.019    x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.019    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 21.467    

Slack (MET) :             21.470ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.940ns (28.124%)  route 2.402ns (71.876%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.875     1.660    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I1_O)        0.332     1.992 r  x_counter[6]_i_1/O
                         net (fo=1, routed)           0.519     2.511    x_counter[6]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.085    24.062    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.081    23.981    x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.981    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 21.470    

Slack (MET) :             21.579ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.118ns (32.999%)  route 2.270ns (67.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.338     2.450    y_counter[9]_i_2_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.574 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.574    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.077    24.154    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.154    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                 21.579    

Slack (MET) :             21.610ns  (required time - arrival time)
  Source:                 x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.840ns (28.023%)  route 2.158ns (71.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  x_counter_reg[7]/Q
                         net (fo=19, routed)          1.225     0.813    x_counter_reg_n_0_[7]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.297     1.110 f  y_counter[10]_i_4/O
                         net (fo=1, routed)           0.149     1.259    y_counter[10]_i_4_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.124     1.383 r  y_counter[10]_i_1/O
                         net (fo=11, routed)          0.784     2.166    y_counter
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.085    23.982    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.205    23.777    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.777    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 21.610    

Slack (MET) :             21.683ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.118ns (34.547%)  route 2.118ns (65.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.186     2.298    y_counter[9]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.422    y_counter[5]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    24.106    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.106    
                         arrival time                          -2.422    
  -------------------------------------------------------------------
                         slack                                 21.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.441%)  route 0.122ns (39.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[6]/Q
                         net (fo=20, routed)          0.122    -0.303    x_counter_reg_n_0_[6]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    x_counter[8]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.461    x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.559%)  route 0.197ns (51.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.197    -0.221    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120    -0.423    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[4]/Q
                         net (fo=21, routed)          0.180    -0.245    x_counter_reg_n_0_[4]
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.042    -0.203 r  x_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    x_counter[4]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.123%)  route 0.178ns (48.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[8]/Q
                         net (fo=17, routed)          0.178    -0.247    x_counter_reg_n_0_[8]
    SLICE_X4Y102         LUT6 (Prop_lut6_I1_O)        0.045    -0.202 r  x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    x_counter[5]
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.461    x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.211    -0.208    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045    -0.163 r  y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[10]_i_2_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121    -0.422    y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.043    -0.165 r  y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    y_counter[1]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.131    -0.428    y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  x_counter_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.255    x_counter_reg_n_0_[0]
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x_counter[0]
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.474    x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.879%)  route 0.195ns (51.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[4]/Q
                         net (fo=13, routed)          0.195    -0.224    y_counter_reg_n_0_[4]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    y_counter[7]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.454    y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  y_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.439    y_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[2]/Q
                         net (fo=14, routed)          0.203    -0.216    y_counter_reg_n_0_[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.042    -0.174 r  y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    y_counter[3]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.452    y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clock1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   Clock1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y102     x_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y101     x_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y102     x_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y102     x_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y102     x_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y101     x_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y99      y_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y98      y_counter_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y99      y_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y98      y_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y99      y_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y98      y_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y98      y_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y98      y_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y97      y_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y98      y_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y98      y_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y98      y_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y101     x_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y102     x_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y102     x_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y101     x_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y102     x_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y102     x_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y101     x_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Clock1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       20.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.882ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.300ns (32.223%)  route 2.734ns (67.777%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.332     3.203 r  x_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.203    x_counter[10]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.087    24.057    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.029    24.086    x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 20.882    

Slack (MET) :             20.902ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.326ns (32.657%)  route 2.734ns (67.343%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.358     3.229 r  x_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.229    x_counter[9]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.087    24.057    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.075    24.132    x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.132    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 20.902    

Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.014ns (25.879%)  route 2.904ns (74.121%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.462     2.981    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     3.105 r  y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.105    y_counter[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                 20.999    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.118ns (28.890%)  route 2.752ns (71.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.820     2.932    y_counter[9]_i_2_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.056    y_counter[6]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.014ns (28.021%)  route 2.605ns (71.979%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.162     2.681    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.805    y_counter[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031    24.105    y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.465ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.940ns (27.784%)  route 2.443ns (72.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     1.984 r  x_counter[7]_i_1/O
                         net (fo=1, routed)           0.568     2.552    x_counter[7]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.043    24.017    x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 21.465    

Slack (MET) :             21.467ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.940ns (28.124%)  route 2.402ns (71.876%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.875     1.660    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I1_O)        0.332     1.992 r  x_counter[6]_i_1/O
                         net (fo=1, routed)           0.519     2.511    x_counter[6]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.081    23.979    x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.979    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 21.467    

Slack (MET) :             21.577ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.118ns (32.999%)  route 2.270ns (67.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.338     2.450    y_counter[9]_i_2_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.574 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.574    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.077    24.151    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.151    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                 21.577    

Slack (MET) :             21.608ns  (required time - arrival time)
  Source:                 x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.840ns (28.023%)  route 2.158ns (71.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  x_counter_reg[7]/Q
                         net (fo=19, routed)          1.225     0.813    x_counter_reg_n_0_[7]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.297     1.110 f  y_counter[10]_i_4/O
                         net (fo=1, routed)           0.149     1.259    y_counter[10]_i_4_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.124     1.383 r  y_counter[10]_i_1/O
                         net (fo=11, routed)          0.784     2.166    y_counter
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.205    23.774    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.774    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 21.608    

Slack (MET) :             21.681ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1 rise@25.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.118ns (34.547%)  route 2.118ns (65.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.186     2.298    y_counter[9]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.422    y_counter[5]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -2.422    
  -------------------------------------------------------------------
                         slack                                 21.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.441%)  route 0.122ns (39.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[6]/Q
                         net (fo=20, routed)          0.122    -0.303    x_counter_reg_n_0_[6]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    x_counter[8]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.374    x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.559%)  route 0.197ns (51.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.197    -0.221    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.087    -0.456    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120    -0.336    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[4]/Q
                         net (fo=21, routed)          0.180    -0.245    x_counter_reg_n_0_[4]
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.042    -0.203 r  x_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    x_counter[4]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.087    -0.479    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.374    x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.123%)  route 0.178ns (48.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[8]/Q
                         net (fo=17, routed)          0.178    -0.247    x_counter_reg_n_0_[8]
    SLICE_X4Y102         LUT6 (Prop_lut6_I1_O)        0.045    -0.202 r  x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    x_counter[5]
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.374    x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.211    -0.208    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045    -0.163 r  y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[10]_i_2_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.087    -0.456    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121    -0.335    y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.043    -0.165 r  y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    y_counter[1]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.131    -0.341    y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  x_counter_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.255    x_counter_reg_n_0_[0]
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x_counter[0]
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.087    -0.479    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.387    x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.879%)  route 0.195ns (51.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[4]/Q
                         net (fo=13, routed)          0.195    -0.224    y_counter_reg_n_0_[4]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    y_counter[7]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.087    -0.459    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.367    y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  y_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.352    y_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[2]/Q
                         net (fo=14, routed)          0.203    -0.216    y_counter_reg_n_0_[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.042    -0.174 r  y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    y_counter[3]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.365    y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       20.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.882ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.300ns (32.223%)  route 2.734ns (67.777%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.332     3.203 r  x_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.203    x_counter[10]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[10]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.087    24.057    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.029    24.086    x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 20.882    

Slack (MET) :             20.902ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.326ns (32.657%)  route 2.734ns (67.343%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I3_O)        0.360     2.012 r  x_counter[10]_i_3/O
                         net (fo=2, routed)           0.859     2.871    x_counter[10]_i_3_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.358     3.229 r  x_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.229    x_counter[9]
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y101         FDRE                                         r  x_counter_reg[9]/C
                         clock pessimism              0.577    24.144    
                         clock uncertainty           -0.087    24.057    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.075    24.132    x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.132    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 20.902    

Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.014ns (25.879%)  route 2.904ns (74.121%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.462     2.981    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     3.105 r  y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.105    y_counter[2]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                 20.999    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.118ns (28.890%)  route 2.752ns (71.110%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.820     2.932    y_counter[9]_i_2_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.056    y_counter[6]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.014ns (28.021%)  route 2.605ns (71.979%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.124     0.952 r  y_counter[5]_i_2/O
                         net (fo=2, routed)           0.775     1.727    y_counter[5]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124     1.851 r  y_counter[4]_i_3/O
                         net (fo=1, routed)           0.544     2.395    y_counter[4]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     2.519 r  y_counter[4]_i_2/O
                         net (fo=2, routed)           0.162     2.681    y_counter[4]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.805    y_counter[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031    24.105    y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.465ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.940ns (27.784%)  route 2.443ns (72.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.867     1.652    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     1.984 r  x_counter[7]_i_1/O
                         net (fo=1, routed)           0.568     2.552    x_counter[7]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.043    24.017    x_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 21.465    

Slack (MET) :             21.467ns  (required time - arrival time)
  Source:                 x_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.940ns (28.124%)  route 2.402ns (71.876%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 23.567 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  x_counter_reg[1]/Q
                         net (fo=11, routed)          1.008     0.633    x_counter_reg_n_0_[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.785 r  x_counter[8]_i_2/O
                         net (fo=6, routed)           0.875     1.660    x_counter[8]_i_2_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I1_O)        0.332     1.992 r  x_counter[6]_i_1/O
                         net (fo=1, routed)           0.519     2.511    x_counter[6]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.588    23.567    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
                         clock pessimism              0.580    24.147    
                         clock uncertainty           -0.087    24.060    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.081    23.979    x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.979    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 21.467    

Slack (MET) :             21.577ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.118ns (32.999%)  route 2.270ns (67.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.338     2.450    y_counter[9]_i_2_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.124     2.574 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.574    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.077    24.151    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.151    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                 21.577    

Slack (MET) :             21.608ns  (required time - arrival time)
  Source:                 x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.840ns (28.023%)  route 2.158ns (71.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.709    -0.831    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  x_counter_reg[7]/Q
                         net (fo=19, routed)          1.225     0.813    x_counter_reg_n_0_[7]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.297     1.110 f  y_counter[10]_i_4/O
                         net (fo=1, routed)           0.149     1.259    y_counter[10]_i_4_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.124     1.383 r  y_counter[10]_i_1/O
                         net (fo=11, routed)          0.784     2.166    y_counter
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.205    23.774    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.774    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                 21.608    

Slack (MET) :             21.681ns  (required time - arrival time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.118ns (34.547%)  route 2.118ns (65.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.726    -0.814    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          1.124     0.828    y_counter_reg_n_0_[0]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.150     0.978 r  y_counter[9]_i_3/O
                         net (fo=1, routed)           0.808     1.786    y_counter[9]_i_3_n_0
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.326     2.112 r  y_counter[9]_i_2/O
                         net (fo=3, routed)           0.186     2.298    y_counter[9]_i_2_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.422    y_counter[5]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          1.606    23.586    CLK40MHZ
    SLICE_X0Y97          FDRE                                         r  y_counter_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    24.103    y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                          -2.422    
  -------------------------------------------------------------------
                         slack                                 21.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.441%)  route 0.122ns (39.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[6]/Q
                         net (fo=20, routed)          0.122    -0.303    x_counter_reg_n_0_[6]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    x_counter[8]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.374    x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.559%)  route 0.197ns (51.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.197    -0.221    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    y_counter[9]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[9]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.087    -0.456    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120    -0.336    y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[4]/Q
                         net (fo=21, routed)          0.180    -0.245    x_counter_reg_n_0_[4]
    SLICE_X5Y101         LUT5 (Prop_lut5_I0_O)        0.042    -0.203 r  x_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    x_counter[4]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y101         FDRE                                         r  x_counter_reg[4]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.087    -0.479    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.374    x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.123%)  route 0.178ns (48.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  x_counter_reg[8]/Q
                         net (fo=17, routed)          0.178    -0.247    x_counter_reg_n_0_[8]
    SLICE_X4Y102         LUT6 (Prop_lut6_I1_O)        0.045    -0.202 r  x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    x_counter[5]
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X4Y102         FDRE                                         r  x_counter_reg[5]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.087    -0.466    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.374    x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.892%)  route 0.211ns (53.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[7]/Q
                         net (fo=13, routed)          0.211    -0.208    y_counter_reg_n_0_[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045    -0.163 r  y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[10]_i_2_n_0
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y98          FDRE                                         r  y_counter_reg[10]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.087    -0.456    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121    -0.335    y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.043    -0.165 r  y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    y_counter[1]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[1]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.131    -0.341    y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.598    -0.566    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  x_counter_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.255    x_counter_reg_n_0_[0]
    SLICE_X5Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x_counter[0]
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.868    -0.804    CLK40MHZ
    SLICE_X5Y102         FDRE                                         r  x_counter_reg[0]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.087    -0.479    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.092    -0.387    x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.879%)  route 0.195ns (51.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[4]/Q
                         net (fo=13, routed)          0.195    -0.224    y_counter_reg_n_0_[4]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    y_counter[7]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X0Y98          FDRE                                         r  y_counter_reg[7]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.087    -0.459    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.367    y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  y_counter_reg[0]/Q
                         net (fo=16, routed)          0.187    -0.208    y_counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  y_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    y_counter[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X2Y99          FDRE                                         r  y_counter_reg[0]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.352    y_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.605    -0.559    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  y_counter_reg[2]/Q
                         net (fo=14, routed)          0.203    -0.216    y_counter_reg_n_0_[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.042    -0.174 r  y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    y_counter[3]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock1/inst/clkout1_buf/O
                         net (fo=22, routed)          0.878    -0.795    CLK40MHZ
    SLICE_X1Y98          FDRE                                         r  y_counter_reg[3]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.365    y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    





