
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.52

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.04    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v _128_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.10    0.30 ^ _128_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _036_ (net)
                  0.17    0.00    0.30 ^ _202_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.07    0.05    0.36 v _202_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _024_ (net)
                  0.07    0.00    0.36 v state[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.31    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.27    0.54    0.54 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.27    0.00    0.54 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.04    0.21    0.17    0.71 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.21    0.00    0.71 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.01    0.11    0.29    1.00 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.11    0.00    1.00 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.19    1.19 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.07    0.00    1.19 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.17    0.36    1.55 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.17    0.00    1.55 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.12    0.10    1.65 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.12    0.00    1.65 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.10    0.25    1.90 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.10    0.00    1.90 v _173_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    2.14 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _067_ (net)
                  0.09    0.00    2.14 v _174_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.22    2.35 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _014_ (net)
                  0.05    0.00    2.35 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.31    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.27    0.54    0.54 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.27    0.00    0.54 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.04    0.21    0.17    0.71 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.21    0.00    0.71 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.01    0.11    0.29    1.00 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.11    0.00    1.00 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.19    1.19 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.07    0.00    1.19 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.17    0.36    1.55 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.17    0.00    1.55 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.12    0.10    1.65 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.12    0.00    1.65 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.10    0.25    1.90 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.10    0.00    1.90 v _173_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    2.14 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _067_ (net)
                  0.09    0.00    2.14 v _174_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.22    2.35 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _014_ (net)
                  0.05    0.00    2.35 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.22e-03   9.81e-07   2.00e-08   3.22e-03  97.4%
Combinational          3.18e-05   5.32e-05   2.56e-08   8.51e-05   2.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.25e-03   5.42e-05   4.56e-08   3.30e-03 100.0%
                          98.4%       1.6%       0.0%
