# SAP-1 implementation in VHDL

This is a VHDL implementation of the Simple As Possible (SAP-1) computer. The SAP-1 is a simple 8-bit computer with a 16-byte memory, designed by Albert Paul Malvino and Jerald A. Brown.

## Hardware

This repo uses the Sipeed Tang Nano 9k board and the Gowin EDA.