Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Fri Dec 10 15:37:25 2021
| Host         : ChoochieMan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_3verilog_timing_summary_routed.rpt -pb Lab8_3verilog_timing_summary_routed.pb -rpx Lab8_3verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8_3verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clkdiv/clk1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.008        0.000                      0                   60        0.280        0.000                      0                   60        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.008        0.000                      0                   60        0.280        0.000                      0                   60       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.008ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.966ns (22.902%)  route 3.252ns (77.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  clkdiv/counter_reg[29]/Q
                         net (fo=2, routed)           0.824     0.428    clkdiv/counter[29]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.299     0.727 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.512    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.636 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.223    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.347 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          1.057     3.403    clkdiv/clk1hz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.603   198.583    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[10]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   198.412    clkdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                195.008    

Slack (MET) :             195.008ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.966ns (22.902%)  route 3.252ns (77.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  clkdiv/counter_reg[29]/Q
                         net (fo=2, routed)           0.824     0.428    clkdiv/counter[29]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.299     0.727 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.512    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.636 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.223    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.347 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          1.057     3.403    clkdiv/clk1hz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.603   198.583    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[13]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   198.412    clkdiv/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                195.008    

Slack (MET) :             195.008ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.966ns (22.902%)  route 3.252ns (77.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  clkdiv/counter_reg[29]/Q
                         net (fo=2, routed)           0.824     0.428    clkdiv/counter[29]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.299     0.727 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.512    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.636 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.223    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.347 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          1.057     3.403    clkdiv/clk1hz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.603   198.583    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[15]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   198.412    clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                195.008    

Slack (MET) :             195.008ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.966ns (22.902%)  route 3.252ns (77.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  clkdiv/counter_reg[29]/Q
                         net (fo=2, routed)           0.824     0.428    clkdiv/counter[29]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.299     0.727 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.512    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.636 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.223    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.347 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          1.057     3.403    clkdiv/clk1hz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.603   198.583    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[16]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429   198.412    clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        198.412    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                195.008    

Slack (MET) :             195.155ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.021ns (25.051%)  route 3.055ns (74.948%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.723    -0.817    clkdiv/clk5mhz
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478    -0.339 f  clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.750     0.411    clkdiv/counter[12]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.295     0.706 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.491    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.615 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.202    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.326 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          0.933     3.259    clkdiv/clk1hz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[26]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                195.155    

Slack (MET) :             195.155ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.021ns (25.051%)  route 3.055ns (74.948%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.723    -0.817    clkdiv/clk5mhz
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478    -0.339 f  clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.750     0.411    clkdiv/counter[12]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.295     0.706 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.491    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.615 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.202    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.326 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          0.933     3.259    clkdiv/clk1hz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[27]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                195.155    

Slack (MET) :             195.155ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.021ns (25.051%)  route 3.055ns (74.948%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.723    -0.817    clkdiv/clk5mhz
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478    -0.339 f  clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.750     0.411    clkdiv/counter[12]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.295     0.706 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.491    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.615 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.202    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.326 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          0.933     3.259    clkdiv/clk1hz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    clkdiv/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                195.155    

Slack (MET) :             195.155ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.021ns (25.051%)  route 3.055ns (74.948%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.723    -0.817    clkdiv/clk5mhz
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478    -0.339 f  clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.750     0.411    clkdiv/counter[12]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.295     0.706 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.491    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.615 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.202    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.326 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          0.933     3.259    clkdiv/clk1hz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    clkdiv/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                195.155    

Slack (MET) :             195.237ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.966ns (24.805%)  route 2.928ns (75.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  clkdiv/counter_reg[29]/Q
                         net (fo=2, routed)           0.824     0.428    clkdiv/counter[29]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.299     0.727 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.512    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.636 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.223    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.347 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          0.733     3.080    clkdiv/clk1hz
    SLICE_X2Y90          FDRE                                         r  clkdiv/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.603   198.583    clkdiv/clk5mhz
    SLICE_X2Y90          FDRE                                         r  clkdiv/counter_reg[14]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524   198.317    clkdiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.317    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                195.237    

Slack (MET) :             195.237ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.966ns (24.805%)  route 2.928ns (75.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  clkdiv/counter_reg[29]/Q
                         net (fo=2, routed)           0.824     0.428    clkdiv/counter[29]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.299     0.727 f  clkdiv/counter[29]_i_10/O
                         net (fo=1, routed)           0.785     1.512    clkdiv/counter[29]_i_10_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     1.636 f  clkdiv/counter[29]_i_5/O
                         net (fo=2, routed)           0.587     2.223    clkdiv/counter[29]_i_5_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.347 r  clkdiv/counter[29]_i_1/O
                         net (fo=29, routed)          0.733     3.080    clkdiv/clk1hz
    SLICE_X2Y90          FDRE                                         r  clkdiv/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.603   198.583    clkdiv/clk5mhz
    SLICE_X2Y90          FDRE                                         r  clkdiv/counter_reg[17]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524   198.317    clkdiv/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        198.317    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                195.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clk1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/clk1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602    -0.562    clkdiv/clk5mhz
    SLICE_X0Y89          FDRE                                         r  clkdiv/clk1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  clkdiv/clk1hz_reg/Q
                         net (fo=5, routed)           0.185    -0.236    clkdiv/CLK
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045    -0.191 r  clkdiv/clk1hz_i_1/O
                         net (fo=1, routed)           0.000    -0.191    clkdiv/clk1hz_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  clkdiv/clk1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.875    -0.798    clkdiv/clk5mhz
    SLICE_X0Y89          FDRE                                         r  clkdiv/clk1hz_reg/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.091    -0.471    clkdiv/clk1hz_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.885%)  route 0.248ns (57.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602    -0.562    clkdiv/clk5mhz
    SLICE_X0Y89          FDRE                                         r  clkdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  clkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.248    -0.174    clkdiv/counter[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  clkdiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    clkdiv/counter_0[0]
    SLICE_X0Y89          FDRE                                         r  clkdiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.875    -0.798    clkdiv/clk5mhz
    SLICE_X0Y89          FDRE                                         r  clkdiv/counter_reg[0]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.092    -0.470    clkdiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clkdiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.358    clkdiv/counter[15]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  clkdiv/counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    clkdiv/counter0[15]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  clkdiv/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.022    clkdiv/counter[15]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[15]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.092    -0.469    clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    clkdiv/clk5mhz
    SLICE_X0Y92          FDRE                                         r  clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.358    clkdiv/counter[23]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  clkdiv/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    clkdiv/counter0[23]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  clkdiv/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.022    clkdiv/counter[23]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  clkdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    clkdiv/clk5mhz
    SLICE_X0Y92          FDRE                                         r  clkdiv/counter_reg[23]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092    -0.469    clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    clkdiv/clk5mhz
    SLICE_X0Y91          FDRE                                         r  clkdiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clkdiv/counter_reg[19]/Q
                         net (fo=2, routed)           0.063    -0.357    clkdiv/counter[19]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.246 r  clkdiv/counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.085    clkdiv/counter0[19]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.108     0.023 r  clkdiv/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.023    clkdiv/counter[19]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  clkdiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    clkdiv/clk5mhz
    SLICE_X0Y91          FDRE                                         r  clkdiv/counter_reg[19]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092    -0.469    clkdiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602    -0.562    clkdiv/clk5mhz
    SLICE_X0Y88          FDRE                                         r  clkdiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  clkdiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.063    -0.358    clkdiv/counter[7]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  clkdiv/counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    clkdiv/counter0[7]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  clkdiv/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.022    clkdiv/counter[7]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clkdiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.875    -0.798    clkdiv/clk5mhz
    SLICE_X0Y88          FDRE                                         r  clkdiv/counter_reg[7]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092    -0.470    clkdiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.360ns (61.381%)  route 0.227ns (38.619%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clkdiv/counter_reg[27]/Q
                         net (fo=2, routed)           0.065    -0.354    clkdiv/counter[27]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.243 r  clkdiv/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.082    clkdiv/counter0[27]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.108     0.026 r  clkdiv/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     0.026    clkdiv/counter[27]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.877    -0.796    clkdiv/clk5mhz
    SLICE_X0Y93          FDRE                                         r  clkdiv/counter_reg[27]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.092    -0.468    clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.383ns (56.417%)  route 0.296ns (43.583%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602    -0.562    clkdiv/clk5mhz
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.106    -0.292    clkdiv/counter[11]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.181 r  clkdiv/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.190     0.009    clkdiv/counter0[11]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.108     0.117 r  clkdiv/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.117    clkdiv/counter[11]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.875    -0.798    clkdiv/clk5mhz
    SLICE_X2Y89          FDRE                                         r  clkdiv/counter_reg[11]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120    -0.442    clkdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clkdiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.358    clkdiv/counter[15]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.214 r  clkdiv/counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.011    clkdiv/counter0[16]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.108     0.119 r  clkdiv/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.119    clkdiv/counter[16]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    clkdiv/clk5mhz
    SLICE_X0Y90          FDRE                                         r  clkdiv/counter_reg[16]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.107    -0.454    clkdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clkdiv/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    clkdiv/clk5mhz
    SLICE_X0Y92          FDRE                                         r  clkdiv/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clkdiv/counter_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.358    clkdiv/counter[23]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.214 r  clkdiv/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.011    clkdiv/counter0[24]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.108     0.119 r  clkdiv/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.119    clkdiv/counter[24]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  clkdiv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdiv/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdiv/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdiv/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdiv/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    clkdiv/clk5mhz
    SLICE_X0Y92          FDRE                                         r  clkdiv/counter_reg[24]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.107    -0.454    clkdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clkdiv/clk_ip/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      clkdiv/clk1hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      clkdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      clkdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      clkdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      clkdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      clkdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      clkdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      clkdiv/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/clk1hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/clk1hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      clkdiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      clkdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/clk1hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/clk1hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clkdiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      clkdiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      clkdiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clkdiv/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdiv/clk_ip/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdiv/clk_ip/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdiv/clk_ip/inst/mmcm_adv_inst/CLKFBOUT



