{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671975077638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671975077638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 16:31:17 2022 " "Processing started: Sun Dec 25 16:31:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671975077638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671975077638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671975077638 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671975078268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Found design unit 1: RegisterFile-RTL" {  } { { "RegisterFile.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/RegisterFile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgMem-RTL " "Found design unit 1: ProgMem-RTL" {  } { { "ProgMem.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ProgMem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgMem " "Found entity 1: ProgMem" {  } { { "ProgMem.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ProgMem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlFetch-RTL " "Found design unit 1: ControlFetch-RTL" {  } { { "ControlFetch.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ControlFetch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlFetch " "Found entity 1: ControlFetch" {  } { { "ControlFetch.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ControlFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control " "Found design unit 1: control_unit-control" {  } { { "control_unit.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/control_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671975078571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671975078602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_k core.vhd(93) " "Verilog HDL or VHDL warning at core.vhd(93): object \"op_k\" assigned a value but never read" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671975078602 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SREG core.vhd(100) " "Verilog HDL or VHDL warning at core.vhd(100): object \"SREG\" assigned a value but never read" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671975078602 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RX core.vhd(104) " "Verilog HDL or VHDL warning at core.vhd(104): object \"RX\" assigned a value but never read" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671975078602 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RY core.vhd(105) " "Verilog HDL or VHDL warning at core.vhd(105): object \"RY\" assigned a value but never read" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671975078602 "|core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RZ core.vhd(106) " "Verilog HDL or VHDL warning at core.vhd(106): object \"RZ\" assigned a value but never read" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671975078602 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_c " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_c\"" {  } { { "core.vhd" "alu_c" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671975078602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_s ALU.vhd(27) " "Verilog HDL or VHDL warning at ALU.vhd(27): object \"result_s\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ALU.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671975078602 "|core|ALU:alu_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_c " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_c\"" {  } { { "core.vhd" "control_unit_c" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671975078602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlFetch ControlFetch:control_fetch_c " "Elaborating entity \"ControlFetch\" for hierarchy \"ControlFetch:control_fetch_c\"" {  } { { "core.vhd" "control_fetch_c" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671975078602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgMem ProgMem:program_memory_c " "Elaborating entity \"ProgMem\" for hierarchy \"ProgMem:program_memory_c\"" {  } { { "core.vhd" "program_memory_c" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671975078602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:register_file_c " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:register_file_c\"" {  } { { "core.vhd" "register_file_c" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671975078602 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ProgMem:program_memory_c\|PM " "RAM logic \"ProgMem:program_memory_c\|PM\" is uninferred due to inappropriate RAM size" {  } { { "ProgMem.vhd" "PM" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/ProgMem.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1671975078729 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1671975078729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1671975078855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671975078921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671975078921 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671975078936 "|core|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "core.vhd" "" { Text "D:/Users/lolfa/Desktop/Study/Quartus/Projects/CPU/Core/core.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671975078936 "|core|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671975078936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671975078936 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671975078936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671975078936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671975078956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 16:31:18 2022 " "Processing ended: Sun Dec 25 16:31:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671975078956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671975078956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671975078956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671975078956 ""}
