instruction memory:
	instrMem[ 0 ] = 0x00810008 ( lw 0 1 8 )
	instrMem[ 1 ] = 0x00820009 ( lw 0 2 9 )
	instrMem[ 2 ] = 0x00090001 ( add 1 1 1 )
	instrMem[ 3 ] = 0x010A0002 ( beq 1 2 2 )
	instrMem[ 4 ] = 0x0100FFFD ( beq 0 0 -3 )
	instrMem[ 5 ] = 0x00000007 ( add 0 0 7 )
	instrMem[ 6 ] = 0x01800000 ( halt )
	instrMem[ 7 ] = 0x01800000 ( halt )
	instrMem[ 8 ] = 0x0000000C ( add 0 0 12 )
	instrMem[ 9 ] = 0x00000030 ( add 0 0 48 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00810008 ( lw 0 1 8 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00820009 ( lw 0 2 9 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00810008 ( lw 0 1 8 )
		pcPlus1 = 1
		valA = 0
		valB = 0 (Don't Care)
		offset = 8
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x00820009 ( lw 0 2 9 )
		pcPlus1 = 2
		valA = 0
		valB = 0 (Don't Care)
		offset = 9
	EX/MEM pipeline register:
		instruction = 0x00810008 ( lw 0 1 8 )
		branchTarget 9 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 3
		valA = 0
		valB = 0
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00820009 ( lw 0 2 9 )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 9
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00810008 ( lw 0 1 8 )
		writeData = 12
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		pcPlus1 = 4
		valA = 0
		valB = 0
		offset = 2
	EX/MEM pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 24
		valB = 12 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00820009 ( lw 0 2 9 )
		writeData = 48
	WB/END pipeline register:
		instruction = 0x00810008 ( lw 0 1 8 )
		writeData = 12
end state

@@@
state before cycle 6 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000007 ( add 0 0 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		pcPlus1 = 5
		valA = 0
		valB = 0
		offset = -3
	EX/MEM pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		branchTarget 6
		eq ? False
		aluResult = 0 (Don't Care)
		valB = 48 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		writeData = 24
	WB/END pipeline register:
		instruction = 0x00820009 ( lw 0 2 9 )
		writeData = 48
end state

@@@
state before cycle 7 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 24
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x00000007 ( add 0 0 7 )
		pcPlus1 = 6
		valA = 0
		valB = 0
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		branchTarget 2
		eq ? True
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		writeData = 24
end state

@@@
state before cycle 8 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 24
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 8 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 7 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 13 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 9 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 24
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 8 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 10 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 24
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		pcPlus1 = 3
		valA = 24
		valB = 24
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 8 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 11 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 24
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		pcPlus1 = 4
		valA = 24
		valB = 48
		offset = 2
	EX/MEM pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 48
		valB = 24 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 12 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 24
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000007 ( add 0 0 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x0100FFFD ( beq 0 0 -3 )
		pcPlus1 = 5
		valA = 0
		valB = 0
		offset = -3
	EX/MEM pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		branchTarget 6
		eq ? True
		aluResult = 0 (Don't Care)
		valB = 48 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		writeData = 48
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 13 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 48
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 7 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 6 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 2 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00090001 ( add 1 1 1 )
		writeData = 48
end state

@@@
state before cycle 14 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 48
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 7 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 13 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x010A0002 ( beq 1 2 2 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 15 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 48
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 16 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 48
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x0000000C ( add 0 0 12 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 8
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Machine halted
Total of 17 cycles executed
Final state of machine:

@@@
state before cycle 17 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 0x00810008
		dataMem[ 1 ] = 0x00820009
		dataMem[ 2 ] = 0x00090001
		dataMem[ 3 ] = 0x010A0002
		dataMem[ 4 ] = 0x0100FFFD
		dataMem[ 5 ] = 0x00000007
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x01800000
		dataMem[ 8 ] = 0x0000000C
		dataMem[ 9 ] = 0x00000030
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 48
		reg[ 2 ] = 48
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000030 ( add 0 0 48 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 0x0000000C ( add 0 0 12 )
		pcPlus1 = 9
		valA = 0
		valB = 0
		offset = 12 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 8 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
