Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 15 22:34:23 2019
| Host         : DESKTOP-OV0R6TO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chronopixel_timing_summary_routed.rpt -pb chronopixel_timing_summary_routed.pb -rpx chronopixel_timing_summary_routed.rpx -warn_on_violation
| Design       : chronopixel
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.479        0.000                      0                 3839        0.049        0.000                      0                 3811        3.334        0.000                       0                  1585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
devclk         {0.000 2.500}        5.000           200.000         
  clk_div8     {0.000 20.000}       40.000          25.000          
    clk_div64  {0.000 160.000}      320.000         3.125           
okHostClk      {0.000 10.415}       20.830          48.008          
  mmcm0_clk0   {0.260 10.675}       20.830          48.008          
  mmcm0_clkfb  {0.000 10.415}       20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
devclk                                                                                                                                                           3.334        0.000                       0                     1  
  clk_div8          31.447        0.000                      0                 1969        0.049        0.000                      0                 1969       19.020        0.000                       0                   834  
    clk_div64      315.055        0.000                      0                   64        0.280        0.000                      0                   64      159.500        0.000                       0                    33  
okHostClk                                                                                                                                                        5.415        0.000                       0                     1  
  mmcm0_clk0        11.100        0.000                      0                 1554        0.063        0.000                      0                 1554        9.165        0.000                       0                   713  
  mmcm0_clkfb                                                                                                                                                   18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    clk_div8           19.320        0.000                      0                   14                                                                        
mmcm0_clk0    okHostClk           6.479        0.000                      0                   17        9.781        0.000                      0                   17  
clk_div8      mmcm0_clk0         38.488        0.000                      0                   14                                                                        
okHostClk     mmcm0_clk0          6.980        0.000                      0                   66        0.582        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.786        0.000                      0                  103        0.364        0.000                      0                  103  
**async_default**  okHostClk          mmcm0_clk0               6.854        0.000                      0                  132        1.842        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  devclk
  To Clock:  devclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         devclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.666         5.000       3.334      BUFR_X1Y5  BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_div8
  To Clock:  clk_div8

Setup :            0  Failing Endpoints,  Worst Slack       31.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_0/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_0
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_1/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_1
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_10/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_10/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_10
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_11/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_11/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_11
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_12/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_12/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_12
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_13/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_13/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_13
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.447ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/latch_buf_reg_r_14/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.903ns (11.350%)  route 7.053ns (88.650%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 44.551 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          1.093    12.834    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.438    44.551    serial_inst/chrono_clock
    SLICE_X13Y52         FDRE                                         r  serial_inst/latch_buf_reg_r_14/C
                         clock pessimism              0.195    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    44.281    serial_inst/latch_buf_reg_r_14
  -------------------------------------------------------------------
                         required time                         44.281    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 31.447    

Slack (MET) :             31.602ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/RdClk_buf_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 0.903ns (11.573%)  route 6.900ns (88.427%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 44.569 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          0.940    12.681    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  serial_inst/RdClk_buf_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.455    44.569    serial_inst/chrono_clock
    SLICE_X10Y48         FDRE                                         r  serial_inst/RdClk_buf_reg[18]/C
                         clock pessimism              0.274    44.843    
                         clock uncertainty           -0.035    44.807    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    44.283    serial_inst/RdClk_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         44.283    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 31.602    

Slack (MET) :             31.602ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/RdClk_buf_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div8 rise@40.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 0.903ns (11.573%)  route 6.900ns (88.427%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 44.569 - 40.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, routed)           0.759     3.212    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.308 r  BUFG_inst/O
                         net (fo=832, routed)         1.570     4.879    serial_inst/chrono_clock
    SLICE_X8Y41          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.357 r  serial_inst/FSM_onehot_trcv_state_reg[2]/Q
                         net (fo=140, routed)         3.949     9.305    serial_inst/CKB_buf0
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.301     9.606 r  serial_inst/latch_buf[24]_i_1/O
                         net (fo=367, routed)         2.011    11.617    serial_inst/latch_buf[24]_i_1_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.741 r  serial_inst/TNIN_buf[27]_i_1/O
                         net (fo=27, routed)          0.940    12.681    serial_inst/TNIN_buf[27]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  serial_inst/RdClk_buf_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                     40.000    40.000 r  
    K4                                                0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    40.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459    41.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    42.304 r  BUFR_inst/O
                         net (fo=2, routed)           0.718    43.022    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.113 r  BUFG_inst/O
                         net (fo=832, routed)         1.455    44.569    serial_inst/chrono_clock
    SLICE_X10Y48         FDRE                                         r  serial_inst/RdClk_buf_reg[19]/C
                         clock pessimism              0.274    44.843    
                         clock uncertainty           -0.035    44.807    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    44.283    serial_inst/RdClk_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         44.283    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 31.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 serial_inst/TNIN_buf_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/TNIN_buf_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.230ns (53.254%)  route 0.202ns (46.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.563     1.712    serial_inst/chrono_clock
    SLICE_X11Y52         FDSE                                         r  serial_inst/TNIN_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDSE (Prop_fdse_C_Q)         0.128     1.840 r  serial_inst/TNIN_buf_reg[30]/Q
                         net (fo=1, routed)           0.202     2.042    serial_inst/in20[100]
    SLICE_X11Y49         LUT3 (Prop_lut3_I1_O)        0.102     2.144 r  serial_inst/TNIN_buf[29]_i_1/O
                         net (fo=1, routed)           0.000     2.144    serial_inst/TNIN_buf[29]_i_1_n_0
    SLICE_X11Y49         FDSE                                         r  serial_inst/TNIN_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.839     2.325    serial_inst/chrono_clock
    SLICE_X11Y49         FDSE                                         r  serial_inst/TNIN_buf_reg[29]/C
                         clock pessimism             -0.337     1.988    
    SLICE_X11Y49         FDSE (Hold_fdse_C_D)         0.107     2.095    serial_inst/TNIN_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 serial_inst/RdClk_buf_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/RdClk_buf_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.229ns (52.978%)  route 0.203ns (47.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.563     1.712    serial_inst/chrono_clock
    SLICE_X13Y51         FDSE                                         r  serial_inst/RdClk_buf_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDSE (Prop_fdse_C_Q)         0.128     1.840 r  serial_inst/RdClk_buf_reg[47]/Q
                         net (fo=1, routed)           0.203     2.044    serial_inst/in26[83]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.101     2.145 r  serial_inst/RdClk_buf[46]_i_1/O
                         net (fo=1, routed)           0.000     2.145    serial_inst/RdClk_buf[46]_i_1_n_0
    SLICE_X13Y49         FDSE                                         r  serial_inst/RdClk_buf_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.839     2.325    serial_inst/chrono_clock
    SLICE_X13Y49         FDSE                                         r  serial_inst/RdClk_buf_reg[46]/C
                         clock pessimism             -0.337     1.988    
    SLICE_X13Y49         FDSE (Hold_fdse_C_D)         0.107     2.095    serial_inst/RdClk_buf_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 serial_inst/CKC_buf_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/CKC_buf_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.156%)  route 0.200ns (46.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.569     1.718    serial_inst/chrono_clock
    SLICE_X9Y48          FDSE                                         r  serial_inst/CKC_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDSE (Prop_fdse_C_Q)         0.128     1.846 r  serial_inst/CKC_buf_reg[12]/Q
                         net (fo=1, routed)           0.200     2.046    serial_inst/in12[118]
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.099     2.145 r  serial_inst/CKC_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     2.145    serial_inst/CKC_buf[11]_i_1_n_0
    SLICE_X9Y50          FDSE                                         r  serial_inst/CKC_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.833     2.319    serial_inst/chrono_clock
    SLICE_X9Y50          FDSE                                         r  serial_inst/CKC_buf_reg[11]/C
                         clock pessimism             -0.337     1.982    
    SLICE_X9Y50          FDSE (Hold_fdse_C_D)         0.107     2.089    serial_inst/CKC_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 serial_inst/RdClk_buf_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/RdClk_buf_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.230ns (53.372%)  route 0.201ns (46.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.569     1.718    serial_inst/chrono_clock
    SLICE_X11Y49         FDRE                                         r  serial_inst/RdClk_buf_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.846 r  serial_inst/RdClk_buf_reg[49]/Q
                         net (fo=1, routed)           0.201     2.047    serial_inst/in26[81]
    SLICE_X11Y51         LUT3 (Prop_lut3_I1_O)        0.102     2.149 r  serial_inst/RdClk_buf[48]_i_1/O
                         net (fo=1, routed)           0.000     2.149    serial_inst/RdClk_buf[48]_i_1_n_0
    SLICE_X11Y51         FDSE                                         r  serial_inst/RdClk_buf_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.833     2.319    serial_inst/chrono_clock
    SLICE_X11Y51         FDSE                                         r  serial_inst/RdClk_buf_reg[48]/C
                         clock pessimism             -0.337     1.982    
    SLICE_X11Y51         FDSE (Hold_fdse_C_D)         0.107     2.089    serial_inst/RdClk_buf_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 serial_inst/TIN_buf_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/TIN_buf_reg[2]_srl3___serial_inst_latch_buf_reg_r_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.795%)  route 0.167ns (54.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.569     1.718    serial_inst/chrono_clock
    SLICE_X9Y49          FDSE                                         r  serial_inst/TIN_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDSE (Prop_fdse_C_Q)         0.141     1.859 r  serial_inst/TIN_buf_reg[5]/Q
                         net (fo=1, routed)           0.167     2.026    serial_inst/in17[125]
    SLICE_X10Y47         SRL16E                                       r  serial_inst/TIN_buf_reg[2]_srl3___serial_inst_latch_buf_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.839     2.325    serial_inst/chrono_clock
    SLICE_X10Y47         SRL16E                                       r  serial_inst/TIN_buf_reg[2]_srl3___serial_inst_latch_buf_reg_r_1/CLK
                         clock pessimism             -0.571     1.754    
    SLICE_X10Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.937    serial_inst/TIN_buf_reg[2]_srl3___serial_inst_latch_buf_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 serial_inst/TIN_buf_reg[24]_serial_inst_latch_buf_reg_r_8/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/TIN_buf_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.246ns (53.879%)  route 0.211ns (46.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.569     1.718    serial_inst/chrono_clock
    SLICE_X10Y47         FDRE                                         r  serial_inst/TIN_buf_reg[24]_serial_inst_latch_buf_reg_r_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.148     1.866 r  serial_inst/TIN_buf_reg[24]_serial_inst_latch_buf_reg_r_8/Q
                         net (fo=1, routed)           0.211     2.077    serial_inst/TIN_buf_reg[24]_serial_inst_latch_buf_reg_r_8_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.098     2.175 r  serial_inst/TIN_buf_reg_gate__1/O
                         net (fo=1, routed)           0.000     2.175    serial_inst/TIN_buf_reg_gate__1_n_0
    SLICE_X9Y50          FDRE                                         r  serial_inst/TIN_buf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.833     2.319    serial_inst/chrono_clock
    SLICE_X9Y50          FDRE                                         r  serial_inst/TIN_buf_reg[23]/C
                         clock pessimism             -0.337     1.982    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     2.074    serial_inst/TIN_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 serial_inst/TNIN_buf_reg[112]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/D
                            (rising edge-triggered cell SRLC32E clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.596     1.745    serial_inst/chrono_clock
    SLICE_X4Y47          FDSE                                         r  serial_inst/TNIN_buf_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDSE (Prop_fdse_C_Q)         0.141     1.886 r  serial_inst/TNIN_buf_reg[112]/Q
                         net (fo=1, routed)           0.117     2.004    serial_inst/in20[18]
    SLICE_X2Y47          SRLC32E                                      r  serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.869     2.355    serial_inst/chrono_clock
    SLICE_X2Y47          SRLC32E                                      r  serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
                         clock pessimism             -0.571     1.784    
    SLICE_X2Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.899    serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 serial_inst/TNIN_buf_reg[84]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/D
                            (rising edge-triggered cell SRLC32E clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.598     1.747    serial_inst/chrono_clock
    SLICE_X1Y48          FDSE                                         r  serial_inst/TNIN_buf_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDSE (Prop_fdse_C_Q)         0.141     1.888 r  serial_inst/TNIN_buf_reg[84]/Q
                         net (fo=1, routed)           0.099     1.988    serial_inst/in20[46]
    SLICE_X2Y47          SRLC32E                                      r  serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.869     2.355    serial_inst/chrono_clock
    SLICE_X2Y47          SRLC32E                                      r  serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
                         clock pessimism             -0.592     1.763    
    SLICE_X2Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.880    serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 serial_inst/TNIN_buf_reg_r_23/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/TNIN_buf_reg_r_24/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.598     1.747    serial_inst/chrono_clock
    SLICE_X3Y48          FDRE                                         r  serial_inst/TNIN_buf_reg_r_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.888 r  serial_inst/TNIN_buf_reg_r_23/Q
                         net (fo=1, routed)           0.056     1.944    serial_inst/TNIN_buf_reg_r_23_n_0
    SLICE_X2Y48          FDRE                                         r  serial_inst/TNIN_buf_reg_r_24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.869     2.355    serial_inst/chrono_clock
    SLICE_X2Y48          FDRE                                         r  serial_inst/TNIN_buf_reg_r_24/C
                         clock pessimism             -0.595     1.760    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.075     1.835    serial_inst/TNIN_buf_reg_r_24
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 serial_inst/CKA_buf_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div8 rise@0.000ns - clk_div8 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, routed)           0.249     1.124    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  BUFG_inst/O
                         net (fo=832, routed)         0.568     1.717    serial_inst/chrono_clock
    SLICE_X11Y45         FDSE                                         r  serial_inst/CKA_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.141     1.858 r  serial_inst/CKA_buf_reg[20]/Q
                         net (fo=1, routed)           0.132     1.990    serial_inst/in9[110]
    SLICE_X12Y45         SRLC32E                                      r  serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div8 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, routed)           0.282     1.458    clk_div8
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.487 r  BUFG_inst/O
                         net (fo=832, routed)         0.838     2.324    serial_inst/chrono_clock
    SLICE_X12Y45         SRLC32E                                      r  serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/CLK
                         clock pessimism             -0.571     1.753    
    SLICE_X12Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.870    serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div8
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y14    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  BUFG_inst/I
Min Period        n/a     BUFR/I              n/a            1.666         40.000      38.334     BUFR_X0Y9       BUFR_inst2/I
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y49    serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y47    serial_inst/RdClk_buf_reg[2]_srl11___serial_inst_latch_buf_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y49    serial_inst/RdClk_buf_reg[35]_srl2___serial_inst_latch_buf_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y47    serial_inst/RdClk_buf_reg[43]_srl2___serial_inst_latch_buf_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y49    serial_inst/RdClk_buf_reg[51]_srl2___serial_inst_latch_buf_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y49    serial_inst/RdClk_buf_reg[59]_srl2___serial_inst_latch_buf_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y47    serial_inst/TIN_buf_reg[25]_srl9___serial_inst_latch_buf_reg_r_7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y47    serial_inst/TIN_buf_reg[2]_srl3___serial_inst_latch_buf_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y48     serial_inst/TNIN_buf_reg[34]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y23     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y46     serial_inst/TIN_buf_reg[42]_srl6___serial_inst_TNIN_buf_reg_r_26/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y49    serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y48     serial_inst/TNIN_buf_reg[34]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y46     serial_inst/TNIN_buf_reg[42]_srl14___serial_inst_TNIN_buf_reg_r_34/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X2Y47     serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y48     serial_inst/TNIN_buf_reg[6]_srl4___serial_inst_latch_buf_reg_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X2Y47     serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y51     serial_inst/latch_buf_reg[107]_srl5___serial_inst_latch_buf_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y51    serial_inst/latch_buf_reg[27]_srl5___serial_inst_latch_buf_reg_r_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div64
  To Clock:  clk_div64

Setup :            0  Failing Endpoints,  Worst Slack      315.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      159.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             315.055ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.828ns (18.589%)  route 3.626ns (81.411%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 323.933 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.328     8.638    heartbeat_inst/led_reg
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.711   323.933    heartbeat_inst/clk_div64
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[29]/C
                         clock pessimism              0.225   324.158    
                         clock uncertainty           -0.035   324.123    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   323.694    heartbeat_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        323.694    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                315.055    

Slack (MET) :             315.055ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.828ns (18.589%)  route 3.626ns (81.411%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 323.933 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.328     8.638    heartbeat_inst/led_reg
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.711   323.933    heartbeat_inst/clk_div64
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[30]/C
                         clock pessimism              0.225   324.158    
                         clock uncertainty           -0.035   324.123    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   323.694    heartbeat_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        323.694    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                315.055    

Slack (MET) :             315.055ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.828ns (18.589%)  route 3.626ns (81.411%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 323.933 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.328     8.638    heartbeat_inst/led_reg
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.711   323.933    heartbeat_inst/clk_div64
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[31]/C
                         clock pessimism              0.225   324.158    
                         clock uncertainty           -0.035   324.123    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   323.694    heartbeat_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        323.694    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                315.055    

Slack (MET) :             315.195ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.828ns (19.185%)  route 3.488ns (80.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.189     8.500    heartbeat_inst/led_reg
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[25]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                315.195    

Slack (MET) :             315.195ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.828ns (19.185%)  route 3.488ns (80.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.189     8.500    heartbeat_inst/led_reg
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[26]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                315.195    

Slack (MET) :             315.195ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.828ns (19.185%)  route 3.488ns (80.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.189     8.500    heartbeat_inst/led_reg
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[27]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                315.195    

Slack (MET) :             315.195ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.828ns (19.185%)  route 3.488ns (80.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.189     8.500    heartbeat_inst/led_reg
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[28]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                315.195    

Slack (MET) :             315.343ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.868%)  route 3.340ns (80.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.041     8.352    heartbeat_inst/led_reg
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[21]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                315.343    

Slack (MET) :             315.343ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.868%)  route 3.340ns (80.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.041     8.352    heartbeat_inst/led_reg
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[22]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                315.343    

Slack (MET) :             315.343ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_div64 rise@320.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.868%)  route 3.340ns (80.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 323.934 - 320.000 ) 
    Source Clock Delay      (SCD):    4.184ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.500     1.470    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.453 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     2.453    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.982     3.435 r  BUFR_inst2/O
                         net (fo=33, routed)          0.749     4.184    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     4.640 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.860     5.500    heartbeat_inst/counter[15]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.624 f  heartbeat_inst/counter[31]_i_5/O
                         net (fo=1, routed)           0.633     6.257    heartbeat_inst/counter[31]_i_5_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I4_O)        0.124     6.381 f  heartbeat_inst/counter[31]_i_2/O
                         net (fo=3, routed)           0.805     7.186    heartbeat_inst/counter[31]_i_2_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.310 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.041     8.352    heartbeat_inst/led_reg
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                    320.000   320.000 r  
    K4                                                0.000   320.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   320.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   320.926 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.459   321.385    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919   322.304 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000   322.304    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.918   323.222 r  BUFR_inst2/O
                         net (fo=33, routed)          0.712   323.934    heartbeat_inst/clk_div64
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[23]/C
                         clock pessimism              0.225   324.159    
                         clock uncertainty           -0.035   324.124    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429   323.695    heartbeat_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        323.695    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                315.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.266     1.411    heartbeat_inst/clk_div64
    SLICE_X0Y101         FDRE                                         r  heartbeat_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  heartbeat_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.684    heartbeat_inst/counter[7]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  heartbeat_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.795    heartbeat_inst/plusOp_carry__0_n_5
    SLICE_X0Y101         FDRE                                         r  heartbeat_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.299     1.906    heartbeat_inst/clk_div64
    SLICE_X0Y101         FDRE                                         r  heartbeat_inst/counter_reg[7]/C
                         clock pessimism             -0.495     1.411    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.516    heartbeat_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.265     1.410    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.684    heartbeat_inst/counter[15]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  heartbeat_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.795    heartbeat_inst/plusOp_carry__2_n_5
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.298     1.905    heartbeat_inst/clk_div64
    SLICE_X0Y103         FDRE                                         r  heartbeat_inst/counter_reg[15]/C
                         clock pessimism             -0.495     1.410    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.515    heartbeat_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.265     1.410    heartbeat_inst/clk_div64
    SLICE_X0Y104         FDRE                                         r  heartbeat_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  heartbeat_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.684    heartbeat_inst/counter[19]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  heartbeat_inst/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.795    heartbeat_inst/plusOp_carry__3_n_5
    SLICE_X0Y104         FDRE                                         r  heartbeat_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.298     1.905    heartbeat_inst/clk_div64
    SLICE_X0Y104         FDRE                                         r  heartbeat_inst/counter_reg[19]/C
                         clock pessimism             -0.495     1.410    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.515    heartbeat_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.265     1.410    heartbeat_inst/clk_div64
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  heartbeat_inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.684    heartbeat_inst/counter[23]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  heartbeat_inst/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.795    heartbeat_inst/plusOp_carry__4_n_5
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.298     1.905    heartbeat_inst/clk_div64
    SLICE_X0Y105         FDRE                                         r  heartbeat_inst/counter_reg[23]/C
                         clock pessimism             -0.495     1.410    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.515    heartbeat_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.265     1.410    heartbeat_inst/clk_div64
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.133     1.684    heartbeat_inst/counter[27]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  heartbeat_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.795    heartbeat_inst/plusOp_carry__5_n_5
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.298     1.905    heartbeat_inst/clk_div64
    SLICE_X0Y106         FDRE                                         r  heartbeat_inst/counter_reg[27]/C
                         clock pessimism             -0.495     1.410    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.515    heartbeat_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.266     1.411    heartbeat_inst/clk_div64
    SLICE_X0Y102         FDRE                                         r  heartbeat_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  heartbeat_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.685    heartbeat_inst/counter[11]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.796 r  heartbeat_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.796    heartbeat_inst/plusOp_carry__1_n_5
    SLICE_X0Y102         FDRE                                         r  heartbeat_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.299     1.906    heartbeat_inst/clk_div64
    SLICE_X0Y102         FDRE                                         r  heartbeat_inst/counter_reg[11]/C
                         clock pessimism             -0.495     1.411    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.516    heartbeat_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.266     1.411    heartbeat_inst/clk_div64
    SLICE_X0Y100         FDRE                                         r  heartbeat_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  heartbeat_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.685    heartbeat_inst/counter[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.796 r  heartbeat_inst/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.796    heartbeat_inst/plusOp_carry_n_5
    SLICE_X0Y100         FDRE                                         r  heartbeat_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.299     1.906    heartbeat_inst/clk_div64
    SLICE_X0Y100         FDRE                                         r  heartbeat_inst/counter_reg[3]/C
                         clock pessimism             -0.495     1.411    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.516    heartbeat_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.264     1.409    heartbeat_inst/clk_div64
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  heartbeat_inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.134     1.683    heartbeat_inst/counter[31]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.794 r  heartbeat_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.794    heartbeat_inst/plusOp_carry__6_n_5
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.297     1.904    heartbeat_inst/clk_div64
    SLICE_X0Y107         FDRE                                         r  heartbeat_inst/counter_reg[31]/C
                         clock pessimism             -0.495     1.409    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.514    heartbeat_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.288ns (69.231%)  route 0.128ns (30.769%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.266     1.411    heartbeat_inst/clk_div64
    SLICE_X1Y101         FDRE                                         r  heartbeat_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  heartbeat_inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.128     1.680    heartbeat_inst/counter[0]
    SLICE_X0Y100         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.827 r  heartbeat_inst/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.827    heartbeat_inst/plusOp_carry_n_7
    SLICE_X0Y100         FDRE                                         r  heartbeat_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.299     1.906    heartbeat_inst/clk_div64
    SLICE_X0Y100         FDRE                                         r  heartbeat_inst/counter_reg[1]/C
                         clock pessimism             -0.479     1.427    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.532    heartbeat_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            heartbeat_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_div64  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_div64
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div64 rise@0.000ns - clk_div64 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.206     0.604    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.875 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     0.875    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.270     1.145 r  BUFR_inst2/O
                         net (fo=33, routed)          0.266     1.411    heartbeat_inst/clk_div64
    SLICE_X0Y101         FDRE                                         r  heartbeat_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  heartbeat_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.684    heartbeat_inst/counter[7]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.828 r  heartbeat_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.828    heartbeat_inst/plusOp_carry__0_n_4
    SLICE_X0Y101         FDRE                                         r  heartbeat_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div64 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  sys_clk_IBUFDS/O
                         net (fo=1, routed)           0.311     0.744    sys_clk_IBUFDS_O
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.176 r  BUFR_inst/O
                         net (fo=2, estimated)        0.000     1.176    clk_div8
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.431     1.607 r  BUFR_inst2/O
                         net (fo=33, routed)          0.299     1.906    heartbeat_inst/clk_div64
    SLICE_X0Y101         FDRE                                         r  heartbeat_inst/counter_reg[8]/C
                         clock pessimism             -0.495     1.411    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.516    heartbeat_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div64
Waveform(ns):       { 0.000 160.000 }
Period(ns):         320.000
Sources:            { BUFR_inst2/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X1Y101  heartbeat_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y102  heartbeat_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y102  heartbeat_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y102  heartbeat_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y103  heartbeat_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y103  heartbeat_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y103  heartbeat_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y103  heartbeat_inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y104  heartbeat_inst/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         320.000     319.000    SLICE_X0Y104  heartbeat_inst/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X1Y101  heartbeat_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y102  heartbeat_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y102  heartbeat_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y102  heartbeat_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y104  heartbeat_inst/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y104  heartbeat_inst/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X1Y101  heartbeat_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y102  heartbeat_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y102  heartbeat_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y102  heartbeat_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         160.000     159.500    SLICE_X0Y103  heartbeat_inst/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.089ns  (logic 3.775ns (41.533%)  route 5.314ns (58.467%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.474     7.531    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.327     7.858 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.619     8.477    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.577    20.151    
                         clock uncertainty           -0.050    20.101    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    19.577    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.577    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.089ns  (logic 3.775ns (41.533%)  route 5.314ns (58.467%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.474     7.531    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.327     7.858 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.619     8.477    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.577    20.151    
                         clock uncertainty           -0.050    20.101    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    19.577    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.577    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.089ns  (logic 3.775ns (41.533%)  route 5.314ns (58.467%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.474     7.531    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.327     7.858 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.619     8.477    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.577    20.151    
                         clock uncertainty           -0.050    20.101    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    19.577    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.577    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.089ns  (logic 3.775ns (41.533%)  route 5.314ns (58.467%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.474     7.531    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.327     7.858 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.619     8.477    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.577    20.151    
                         clock uncertainty           -0.050    20.101    
    SLICE_X8Y18          FDRE (Setup_fdre_C_R)       -0.524    19.577    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.577    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/delays[13].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.126ns  (logic 2.950ns (36.305%)  route 5.176ns (63.695%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.668 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( -0.600 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.613    -0.600    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y0          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.854 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.550     3.404    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[6]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.528 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=1, routed)           1.268     4.796    pipe_out/ep_datain[13]
    SLICE_X7Y29          LUT4 (Prop_lut4_I3_O)        0.124     4.920 r  pipe_out/ok2[13]_INST_0/O
                         net (fo=1, routed)           0.824     5.744    okWO/ok2s[29]
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.124     5.868 r  okWO/core0_i_3/O
                         net (fo=1, routed)           0.593     6.461    okHost_inst/core0/core0/la1327f79b34bfbd40dd43a268139b612[13]
    SLICE_X2Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.585 r  okHost_inst/core0/core0/le78b033d3a3b15350c4085b407bdacef[13]_INST_0/O
                         net (fo=1, routed)           0.941     7.525    okHost_inst/okCH[16]
    OLOGIC_X0Y46         FDRE                                         r  okHost_inst/delays[13].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.534    19.668    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y46         FDRE                                         r  okHost_inst/delays[13].fdreout0/C
                         clock pessimism              0.563    20.231    
                         clock uncertainty           -0.050    20.180    
    OLOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.834    19.346    okHost_inst/delays[13].fdreout0
  -------------------------------------------------------------------
                         required time                         19.346    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/delays[12].fdreout0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.064ns  (logic 3.207ns (39.770%)  route 4.857ns (60.230%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 19.668 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( -0.615 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.598    -0.615    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.839 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.568     3.407    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_1[5]
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.531 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=1, routed)           0.926     4.457    pipe_out/ep_datain[12]
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.124     4.581 r  pipe_out/ok2[12]_INST_0/O
                         net (fo=1, routed)           0.890     5.471    okWO/ok2s[28]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.150     5.621 r  okWO/core0_i_4/O
                         net (fo=1, routed)           0.567     6.188    okHost_inst/core0/core0/la1327f79b34bfbd40dd43a268139b612[12]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.355     6.543 r  okHost_inst/core0/core0/le78b033d3a3b15350c4085b407bdacef[12]_INST_0/O
                         net (fo=1, routed)           0.906     7.449    okHost_inst/okCH[15]
    OLOGIC_X0Y45         FDRE                                         r  okHost_inst/delays[12].fdreout0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.534    19.668    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y45         FDRE                                         r  okHost_inst/delays[12].fdreout0/C
                         clock pessimism              0.563    20.231    
                         clock uncertainty           -0.050    20.180    
    OLOGIC_X0Y45         FDRE (Setup_fdre_C_D)       -0.834    19.346    okHost_inst/delays[12].fdreout0
  -------------------------------------------------------------------
                         required time                         19.346    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.824ns  (logic 3.775ns (42.780%)  route 5.049ns (57.220%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.829     7.885    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.327     8.212 r  okHost_inst/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     8.212    okHost_inst/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y20         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.081    20.167    okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.813ns  (logic 3.775ns (42.833%)  route 5.038ns (57.167%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.818     7.874    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.327     8.201 r  okHost_inst/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     8.201    okHost_inst/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y20         FDRE                                         r  okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.077    20.163    okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.371ns  (logic 3.448ns (41.189%)  route 4.923ns (58.811%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.702     7.759    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.577    20.151    
                         clock uncertainty           -0.050    20.101    
    SLICE_X8Y18          FDRE (Setup_fdre_C_CE)      -0.372    19.729    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.729    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 11.970    

Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.371ns  (logic 3.448ns (41.189%)  route 4.923ns (58.811%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( -0.612 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.601    -0.612    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y7          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.842 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.428     3.270    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.423 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.850     4.273    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y16         LUT5 (Prop_lut5_I0_O)        0.356     4.629 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.029     5.657    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.332     5.989 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.914     6.903    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.153     7.056 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.702     7.759    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y18          FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.577    20.151    
                         clock uncertainty           -0.050    20.101    
    SLICE_X8Y18          FDRE (Setup_fdre_C_CE)      -0.372    19.729    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.729    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 11.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.351%)  route 0.082ns (36.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( -0.323 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.561    -0.323    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y16         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  okHost_inst/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.082    -0.100    okHost_inst/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X14Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.252    -0.310    
    SLICE_X14Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.163    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( -0.567 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( -0.328 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.556    -0.328    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y21         FDRE                                         r  okHost_inst/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.187 r  okHost_inst/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.133    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[2]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.088 r  okHost_inst/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    okHost_inst/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[2]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  okHost_inst/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.824    -0.567    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y21         FDRE                                         r  okHost_inst/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]/C
                         clock pessimism              0.252    -0.315    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.121    -0.194    okHost_inst/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( -0.559 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( -0.321 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.563    -0.321    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y37         FDRE                                         r  okHost_inst/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  okHost_inst/core0/core0/a0/des0/lf2d689afa99d0d626f608c2120f93acd_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.124    okHost_inst/core0/core0/lf2d689afa99d0d626f608c2120f93acd[5]
    SLICE_X14Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  okHost_inst/core0/core0/lee850ccdc8e3a4cfe18e16eca8aa053c[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    okHost_inst/core0/core0/a0/lc51cc989dfe3deb69373fc00081012cc[38]
    SLICE_X14Y37         FDRE                                         r  okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.832    -0.559    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y37         FDRE                                         r  okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[5]/C
                         clock pessimism              0.251    -0.308    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120    -0.188    okHost_inst/core0/core0/a0/des0/lee850ccdc8e3a4cfe18e16eca8aa053c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.131%)  route 0.298ns (67.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( -0.562 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( -0.325 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.559    -0.325    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y18         FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298     0.114    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X12Y16         RAMS32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.829    -0.562    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X12Y16         RAMS32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
                         clock pessimism              0.253    -0.309    
    SLICE_X12Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.001    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHost_inst/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y6      okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y6      okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y8      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y5      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y4      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y0      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y2      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y1      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y14     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y17     okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y17     okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y17     okHost_inst/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y17     okHost_inst/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X12Y17     okHost_inst/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X12Y17     okHost_inst/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X12Y18     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X12Y18     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X12Y18     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X12Y18     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y17      okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y18     okHost_inst/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y18     okHost_inst/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHost_inst/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y1    okHost_inst/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_div8

Setup :            0  Failing Endpoints,  Worst Slack       19.320ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.320ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.244ns  (logic 0.478ns (38.431%)  route 0.766ns (61.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.766     1.244    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X13Y29         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.266    20.564    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         20.564    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 19.320    

Slack (MET) :             19.414ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.202ns  (logic 0.478ns (39.759%)  route 0.724ns (60.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.724     1.202    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X8Y30          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)       -0.214    20.616    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.616    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 19.414    

Slack (MET) :             19.501ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.057ns  (logic 0.478ns (45.214%)  route 0.579ns (54.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.579     1.057    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X9Y31          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.272    20.558    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.558    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 19.501    

Slack (MET) :             19.501ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.918%)  route 0.586ns (55.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.586     1.064    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X9Y31          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.265    20.565    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.565    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 19.501    

Slack (MET) :             19.592ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.226%)  route 0.627ns (54.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.627     1.145    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X15Y28         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X15Y28         FDRE (Setup_fdre_C_D)       -0.093    20.737    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 19.592    

Slack (MET) :             19.612ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.189%)  route 0.474ns (49.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.474     0.952    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X13Y28         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.266    20.564    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.564    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 19.612    

Slack (MET) :             19.625ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.671%)  route 0.592ns (53.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.592     1.110    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X15Y28         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X15Y28         FDRE (Setup_fdre_C_D)       -0.095    20.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.735    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 19.625    

Slack (MET) :             19.631ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.818%)  route 0.588ns (53.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.588     1.106    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X9Y30          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.093    20.737    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 19.631    

Slack (MET) :             19.657ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.126ns  (logic 0.518ns (45.987%)  route 0.608ns (54.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.608     1.126    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X8Y28          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.047    20.783    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 19.657    

Slack (MET) :             19.679ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.118%)  route 0.602ns (56.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.602     1.058    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X13Y29         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.093    20.737    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         20.737    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 19.679    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.905ns  (logic 4.087ns (69.207%)  route 1.819ns (30.793%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( -0.589 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.624    -0.589    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y31          FDRE                                         r  okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -0.071 r  okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.819     1.748    okHost_inst/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.569     5.317 r  okHost_inst/obuf0/O
                         net (fo=0)                   0.000     5.317    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 okHost_inst/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.147ns  (logic 4.146ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( -0.540 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.673    -0.540    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.012 f  okHost_inst/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.013    okHost_inst/delays[3].iobf0/T
    AA21                 OBUFT (TriStatE_obuft_T_O)
                                                      3.594     3.607 r  okHost_inst/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.607    hi_inout[3]
    AA21                                                              r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 okHost_inst/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.154ns  (logic 4.153ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( -0.547 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.666    -0.547    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.005 f  okHost_inst/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.006    okHost_inst/delays[0].iobf0/T
    AB22                 OBUFT (TriStatE_obuft_T_O)
                                                      3.601     3.607 r  okHost_inst/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.607    hi_inout[0]
    AB22                                                              r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 okHost_inst/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.150ns  (logic 4.149ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( -0.547 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.666    -0.547    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.005 f  okHost_inst/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.006    okHost_inst/delays[1].iobf0/T
    AB21                 OBUFT (TriStatE_obuft_T_O)
                                                      3.597     3.603 r  okHost_inst/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.603    hi_inout[1]
    AB21                                                              r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 okHost_inst/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.138ns  (logic 4.137ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( -0.540 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.673    -0.540    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.012 f  okHost_inst/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.013    okHost_inst/delays[4].iobf0/T
    AA20                 OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.598 r  okHost_inst/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.598    hi_inout[4]
    AA20                                                              r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 okHost_inst/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.138ns  (logic 4.137ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( -0.542 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.671    -0.542    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.552     0.010 f  okHost_inst/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001     0.011    okHost_inst/delays[2].iobf0/T
    Y22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.595 r  okHost_inst/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.595    hi_inout[2]
    Y22                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 okHost_inst/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.134ns  (logic 4.133ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( -0.539 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.674    -0.539    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.013 f  okHost_inst/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.014    okHost_inst/delays[6].iobf0/T
    W21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581     3.595 r  okHost_inst/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.595    hi_inout[6]
    W21                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 okHost_inst/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.132ns  (logic 4.131ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( -0.539 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.674    -0.539    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.013 f  okHost_inst/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.014    okHost_inst/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579     3.593 r  okHost_inst/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.593    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 okHost_inst/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.115ns  (logic 4.114ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( -0.533 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.680    -0.533    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y48         FDRE                                         r  okHost_inst/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552     0.019 f  okHost_inst/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001     0.020    okHost_inst/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     3.582 r  okHost_inst/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.582    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 okHost_inst/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.115ns  (logic 4.114ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( -0.533 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.680    -0.533    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y47         FDRE                                         r  okHost_inst/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552     0.019 f  okHost_inst/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001     0.020    okHost_inst/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     3.581 r  okHost_inst/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.581    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  7.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.781ns  (arrival time - required time)
  Source:                 okHost_inst/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.582    -0.302    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.110 r  okHost_inst/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.109    okHost_inst/delays[0].iobf0/T
    AB22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.715 r  okHost_inst/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.715    hi_inout[0]
    AB22                                                              r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.781ns  (arrival time - required time)
  Source:                 okHost_inst/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.582    -0.302    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.110 r  okHost_inst/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.109    okHost_inst/delays[1].iobf0/T
    AB21                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.715 r  okHost_inst/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.715    hi_inout[1]
    AB21                                                              r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.783ns  (arrival time - required time)
  Source:                 okHost_inst/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns = ( -0.300 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.584    -0.300    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.108 r  okHost_inst/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.107    okHost_inst/delays[2].iobf0/T
    Y22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.717 r  okHost_inst/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.717    hi_inout[2]
    Y22                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  9.783    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[3].iobf0/T
    AA21                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[3]
    AA21                                                              r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[4].iobf0/T
    AA20                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[4]
    AA20                                                              r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[5].iobf0/T
    W22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[6].iobf0/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[6]
    W21                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y42         FDRE                                         r  okHost_inst/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div8
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       38.488ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.409ns  (logic 0.456ns (32.362%)  route 0.953ns (67.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.953     1.409    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X4Y29          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.103    39.897    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         39.897    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.673ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.042%)  route 0.583ns (54.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.583     1.061    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y26          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.266    39.734    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 38.673    

Slack (MET) :             38.694ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.091ns  (logic 0.419ns (38.416%)  route 0.672ns (61.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.672     1.091    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X6Y28          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)       -0.215    39.785    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 38.694    

Slack (MET) :             38.733ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.998ns  (logic 0.478ns (47.918%)  route 0.520ns (52.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.520     0.998    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y28          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)       -0.269    39.731    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.731    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 38.733    

Slack (MET) :             38.768ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.014ns  (logic 0.478ns (47.132%)  route 0.536ns (52.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.536     1.014    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y25          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)       -0.218    39.782    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 38.768    

Slack (MET) :             38.772ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.802%)  route 0.665ns (56.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.665     1.183    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X6Y25          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)       -0.045    39.955    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 38.772    

Slack (MET) :             38.848ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.470%)  route 0.593ns (56.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.593     1.049    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X4Y25          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.103    39.897    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         39.897    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 38.848    

Slack (MET) :             38.853ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.546%)  route 0.449ns (48.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y27          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)       -0.220    39.780    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.780    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 38.853    

Slack (MET) :             38.868ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.867ns  (logic 0.478ns (55.150%)  route 0.389ns (44.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.389     0.867    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y26          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.265    39.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 38.868    

Slack (MET) :             38.870ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div8  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.035ns  (logic 0.518ns (50.055%)  route 0.517ns (49.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.517     1.035    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y26          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.095    39.905    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 38.870    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 1.531ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( -1.173 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.531    12.531 r  okHost_inst/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.531    okHost_inst/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.523    19.657    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdrein0/C
                         clock pessimism              0.000    19.657    
                         clock uncertainty           -0.134    19.523    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    19.512    okHost_inst/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( -1.173 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.527    12.527 r  okHost_inst/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.527    okHost_inst/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.523    19.657    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/C
                         clock pessimism              0.000    19.657    
                         clock uncertainty           -0.134    19.523    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    19.512    okHost_inst/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 1.524ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( -1.167 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.524    12.524 r  okHost_inst/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.524    okHost_inst/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.529    19.663    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/C
                         clock pessimism              0.000    19.663    
                         clock uncertainty           -0.134    19.529    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    19.518    okHost_inst/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.514ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( -1.169 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.514    12.514 r  okHost_inst/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.514    okHost_inst/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.527    19.661    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/C
                         clock pessimism              0.000    19.661    
                         clock uncertainty           -0.134    19.527    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    19.516    okHost_inst/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.515ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( -1.167 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.515    12.515 r  okHost_inst/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.515    okHost_inst/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.529    19.663    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/C
                         clock pessimism              0.000    19.663    
                         clock uncertainty           -0.134    19.529    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    19.518    okHost_inst/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( -1.166 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.511    12.511 r  okHost_inst/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.511    okHost_inst/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.530    19.664    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/C
                         clock pessimism              0.000    19.664    
                         clock uncertainty           -0.134    19.530    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    19.519    okHost_inst/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         19.519    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.509ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( -1.166 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.509    12.509 r  okHost_inst/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.509    okHost_inst/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.530    19.664    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/C
                         clock pessimism              0.000    19.664    
                         clock uncertainty           -0.134    19.530    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    19.519    okHost_inst/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         19.519    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.490    12.490 r  okHost_inst/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.490    okHost_inst/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.488    12.488 r  okHost_inst/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.488    okHost_inst/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 1.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.485    12.485 r  okHost_inst/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.485    okHost_inst/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  7.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 r  okHost_inst/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.082    okHost_inst/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHost_inst/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y40         FDRE                                         r  okHost_inst/delays[9].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.082    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 r  okHost_inst/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.082    okHost_inst/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.082    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.256    21.086 r  okHost_inst/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.086    okHost_inst/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.086    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHost_inst/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHost_inst/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.277ns  (logic 0.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.277    21.107 r  okHost_inst/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.107    okHost_inst/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.107    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.279ns  (logic 0.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.279    21.109 r  okHost_inst/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.109    okHost_inst/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.109    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.283ns  (logic 0.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.283    21.113 r  okHost_inst/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.113    okHost_inst/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.113    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.282ns  (logic 0.282ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.282    21.112 r  okHost_inst/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.112    okHost_inst/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.855    20.294    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty            0.134    20.428    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.496    okHost_inst/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.496    
                         arrival time                          21.112    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.292ns  (logic 0.292ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.292    21.122 r  okHost_inst/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.122    okHost_inst/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.122    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( -0.538 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.294    21.124 r  okHost_inst/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.124    okHost_inst/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.853    20.292    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/C
                         clock pessimism              0.000    20.292    
                         clock uncertainty            0.134    20.426    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.494    okHost_inst/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.494    
                         arrival time                          21.124    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.786ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.917%)  route 1.951ns (77.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 19.578 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.501     1.944    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y34         FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y34         FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.563    20.141    
                         clock uncertainty           -0.050    20.091    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.361    19.730    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 17.786    

Slack (MET) :             17.786ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.917%)  route 1.951ns (77.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 19.578 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.501     1.944    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y34         FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y34         FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.563    20.141    
                         clock uncertainty           -0.050    20.091    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.361    19.730    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 17.786    

Slack (MET) :             17.828ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.917%)  route 1.951ns (77.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 19.578 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.501     1.944    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y34         FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y34         FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/C
                         clock pessimism              0.563    20.141    
                         clock uncertainty           -0.050    20.091    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.319    19.772    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]
  -------------------------------------------------------------------
                         required time                         19.772    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 17.828    

Slack (MET) :             17.828ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.531ns  (logic 0.580ns (22.917%)  route 1.951ns (77.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 19.578 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.501     1.944    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y34         FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y34         FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.563    20.141    
                         clock uncertainty           -0.050    20.091    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.319    19.772    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                         19.772    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 17.828    

Slack (MET) :             17.860ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.414ns  (logic 0.580ns (24.025%)  route 1.834ns (75.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 19.579 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.384     1.827    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X15Y35         FDCE                                         f  okHost_inst/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y35         FDCE                                         r  okHost_inst/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg/C
                         clock pessimism              0.563    20.142    
                         clock uncertainty           -0.050    20.092    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.405    19.687    okHost_inst/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg
  -------------------------------------------------------------------
                         required time                         19.687    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 17.860    

Slack (MET) :             17.879ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.242%)  route 1.813ns (75.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.577 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.362     1.806    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y33         FDCE                                         f  okHost_inst/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.443    19.577    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDCE                                         r  okHost_inst/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.563    20.140    
                         clock uncertainty           -0.050    20.090    
    SLICE_X13Y33         FDCE (Recov_fdce_C_CLR)     -0.405    19.685    okHost_inst/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                         19.685    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 17.879    

Slack (MET) :             17.923ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.242%)  route 1.813ns (75.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.577 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.362     1.806    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y33         FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.443    19.577    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y33         FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.563    20.140    
                         clock uncertainty           -0.050    20.090    
    SLICE_X12Y33         FDPE (Recov_fdpe_C_PRE)     -0.361    19.729    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                         19.729    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 17.923    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.242%)  route 1.813ns (75.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.577 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.362     1.806    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y33         FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.443    19.577    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.563    20.140    
                         clock uncertainty           -0.050    20.090    
    SLICE_X13Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.731    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                         19.731    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.242%)  route 1.813ns (75.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.577 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.362     1.806    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y33         FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.443    19.577    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.563    20.140    
                         clock uncertainty           -0.050    20.090    
    SLICE_X13Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.731    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                         19.731    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 17.925    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.393ns  (logic 0.580ns (24.242%)  route 1.813ns (75.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.577 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.587 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.626    -0.587    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y30          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.450     0.320    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124     0.444 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.362     1.806    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y33         FDPE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.443    19.577    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y33         FDPE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.563    20.140    
                         clock uncertainty           -0.050    20.090    
    SLICE_X13Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.731    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                         19.731    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 17.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.976%)  route 0.187ns (57.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y15          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDPE (Prop_fdpe_C_Q)         0.141    -0.181 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.187     0.006    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X10Y14         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.273    -0.287    
    SLICE_X10Y14         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.358    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.976%)  route 0.187ns (57.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y15          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDPE (Prop_fdpe_C_Q)         0.141    -0.181 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.187     0.006    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X10Y14         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.273    -0.287    
    SLICE_X10Y14         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.358    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( -0.561 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.061    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X11Y15         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.830    -0.561    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y15         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.253    -0.308    
    SLICE_X11Y15         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.457    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( -0.561 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133    -0.061    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X11Y15         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.830    -0.561    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y15         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.253    -0.308    
    SLICE_X11Y15         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.457    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( -0.559 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.016    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X10Y12         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.832    -0.559    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y12         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.253    -0.306    
    SLICE_X10Y12         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.431    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.611%)  route 0.195ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     0.001    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y14         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.253    -0.307    
    SLICE_X11Y14         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.455    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.611%)  route 0.195ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     0.001    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y14         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.253    -0.307    
    SLICE_X11Y14         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.455    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.611%)  route 0.195ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     0.001    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y14         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y14         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.253    -0.307    
    SLICE_X11Y14         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.455    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.582%)  route 0.292ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y13          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.181 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.292     0.111    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]
    SLICE_X12Y14         FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y14         FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.273    -0.287    
    SLICE_X12Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.582%)  route 0.292ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y13          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.181 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.292     0.111    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]
    SLICE_X12Y14         FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y14         FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.273    -0.287    
    SLICE_X12Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.623ns (29.602%)  route 3.859ns (70.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.894    12.182    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y33         FDCE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y33         FDCE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405    19.035    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.623ns (29.602%)  route 3.859ns (70.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.894    12.182    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y33         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y33         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X28Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.081    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.623ns (29.602%)  route 3.859ns (70.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.894    12.182    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y33         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y33         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X28Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.081    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.623ns (29.602%)  route 3.859ns (70.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.894    12.182    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y33         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y33         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X28Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.081    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.623ns (29.602%)  route 3.859ns (70.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( -1.256 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.894    12.182    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y33         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y33         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/C
                         clock pessimism              0.000    19.574    
                         clock uncertainty           -0.134    19.440    
    SLICE_X28Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    19.081    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 1.623ns (29.869%)  route 3.810ns (70.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( -1.255 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.845    12.133    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y34         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.441    19.575    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y34         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/C
                         clock pessimism              0.000    19.575    
                         clock uncertainty           -0.134    19.441    
    SLICE_X28Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    19.082    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.623ns (30.718%)  route 3.660ns (69.282%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( -1.254 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.695    11.982    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y36         FDCE                                         f  okHost_inst/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y36         FDCE                                         r  okHost_inst/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.000    19.576    
                         clock uncertainty           -0.134    19.442    
    SLICE_X28Y36         FDCE (Recov_fdce_C_CLR)     -0.405    19.037    okHost_inst/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.623ns (31.623%)  route 3.509ns (68.377%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( -1.252 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.544    11.831    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y38         FDCE                                         f  okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y38         FDCE                                         r  okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                         clock pessimism              0.000    19.578    
                         clock uncertainty           -0.134    19.444    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405    19.039    okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.623ns (31.623%)  route 3.509ns (68.377%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( -1.252 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.965    10.163    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124    10.287 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.544    11.831    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y38         FDCE                                         f  okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y38         FDCE                                         r  okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                         clock pessimism              0.000    19.578    
                         clock uncertainty           -0.134    19.444    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405    19.039    okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.623ns (31.886%)  route 3.466ns (68.114%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( -1.252 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.966    10.164    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.288 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.501    11.789    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y34         FDCE                                         f  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.444    19.578    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y34         FDCE                                         r  okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/C
                         clock pessimism              0.000    19.578    
                         clock uncertainty           -0.134    19.444    
    SLICE_X12Y34         FDCE (Recov_fdce_C_CLR)     -0.361    19.083    okHost_inst/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  7.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[24]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[25]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[26]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[27]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[27]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[27]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[28]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.378ns  (logic 0.299ns (21.724%)  route 1.078ns (78.276%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.405    22.208    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.365    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[29]
  -------------------------------------------------------------------
                         required time                        -20.365    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.384ns  (logic 0.299ns (21.623%)  route 1.085ns (78.377%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( -0.529 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.411    22.214    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y38          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.862    20.301    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/C
                         clock pessimism              0.000    20.301    
                         clock uncertainty            0.134    20.435    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067    20.368    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]
  -------------------------------------------------------------------
                         required time                        -20.368    
                         arrival time                          22.214    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.384ns  (logic 0.299ns (21.623%)  route 1.085ns (78.377%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( -0.529 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W17                                               0.000    20.830 f  hi_in[4] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[4]
    W17                  IBUF (Prop_ibuf_I_O)         0.254    21.084 f  hi_in_IBUF[4]_inst/O
                         net (fo=13, routed)          0.674    21.758    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045    21.803 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.411    22.214    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X6Y38          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.862    20.301    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/C
                         clock pessimism              0.000    20.301    
                         clock uncertainty            0.134    20.435    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067    20.368    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]
  -------------------------------------------------------------------
                         required time                        -20.368    
                         arrival time                          22.214    
  -------------------------------------------------------------------
                         slack                                  1.846    





