/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [37:0] celloutsig_0_0z;
  reg [5:0] celloutsig_0_12z;
  reg [8:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  reg [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_1z[1] ? celloutsig_1_1z[3] : celloutsig_1_2z[5];
  assign celloutsig_0_2z = celloutsig_0_1z[0] ? in_data[5] : celloutsig_0_0z[37];
  assign celloutsig_1_6z = celloutsig_1_0z ? in_data[148] : in_data[150];
  assign celloutsig_1_14z = ~((in_data[178] | celloutsig_1_11z[2]) & (celloutsig_1_6z | celloutsig_1_10z));
  assign celloutsig_1_18z = ~((celloutsig_1_4z[0] | celloutsig_1_14z) & (celloutsig_1_7z[2] | celloutsig_1_3z[2]));
  assign celloutsig_1_0z = ~((in_data[145] | in_data[184]) & (in_data[127] | in_data[112]));
  assign celloutsig_0_4z = { in_data[75:70], celloutsig_0_2z } & in_data[14:8];
  assign celloutsig_0_1z = in_data[14:10] & celloutsig_0_0z[9:5];
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_1z;
  assign celloutsig_1_11z = { in_data[112], celloutsig_1_4z } & { celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_5z = { celloutsig_0_3z[15:10], celloutsig_0_4z } | { celloutsig_0_4z[5:0], celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_5z[6:3] | celloutsig_0_4z[4:1];
  assign celloutsig_1_3z = in_data[162:158] | celloutsig_1_1z[5:1];
  assign celloutsig_1_7z = celloutsig_1_2z[4:0] | celloutsig_1_3z;
  assign celloutsig_1_10z = celloutsig_1_9z[4] & celloutsig_1_9z[1];
  assign celloutsig_0_0z = in_data[81:44] >>> in_data[95:58];
  assign celloutsig_0_3z = { celloutsig_0_0z[31:21], celloutsig_0_1z, celloutsig_0_2z } >>> { celloutsig_0_0z[21:6], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[120:115] >>> { in_data[148:144], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_12z = celloutsig_0_4z[6:1];
  always_latch
    if (clkin_data[96]) celloutsig_0_14z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_5z[5:3], celloutsig_0_12z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_9z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_9z = { in_data[113:111], celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
