
IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (4 8)  (832 536)  (832 536)  routing T_16_33.span4_vert_8 <X> T_16_33.lc_trk_g1_0
 (4 9)  (832 537)  (832 537)  routing T_16_33.span4_vert_8 <X> T_16_33.lc_trk_g1_0
 (6 9)  (834 537)  (834 537)  routing T_16_33.span4_vert_8 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_14_29

 (3 12)  (711 476)  (711 476)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_r_1
 (3 13)  (711 477)  (711 477)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_r_1


LogicTile_16_29

 (11 10)  (827 474)  (827 474)  routing T_16_29.sp4_h_r_2 <X> T_16_29.sp4_v_t_45
 (13 10)  (829 474)  (829 474)  routing T_16_29.sp4_h_r_2 <X> T_16_29.sp4_v_t_45
 (12 11)  (828 475)  (828 475)  routing T_16_29.sp4_h_r_2 <X> T_16_29.sp4_v_t_45


LogicTile_17_29

 (19 14)  (893 478)  (893 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (6 2)  (11 402)  (11 402)  routing T_0_25.span4_horz_11 <X> T_0_25.lc_trk_g0_3
 (7 2)  (10 402)  (10 402)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_11 lc_trk_g0_3
 (8 2)  (9 402)  (9 402)  routing T_0_25.span4_horz_11 <X> T_0_25.lc_trk_g0_3
 (8 3)  (9 403)  (9 403)  routing T_0_25.span4_horz_11 <X> T_0_25.lc_trk_g0_3
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_3 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (13 15)  (193 415)  (193 415)  routing T_4_25.sp4_v_b_6 <X> T_4_25.sp4_h_l_46


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 13)  (1463 397)  (1463 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1463 399)  (1463 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_29_24

 (7 13)  (1517 397)  (1517 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1517 399)  (1517 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_30_24

 (7 13)  (1571 397)  (1571 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1571 399)  (1571 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_31_24

 (7 15)  (1625 399)  (1625 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_32_24

 (7 11)  (1679 395)  (1679 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1679 399)  (1679 399)  Column buffer control bit: LH_colbuf_cntl_6



IO_Tile_33_24



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_5 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (9 357)  (9 357)  routing T_0_22.span4_vert_b_5 <X> T_0_22.lc_trk_g0_5
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


IO_Tile_0_21

 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (17 4)  (0 340)  (0 340)  IOB_0 IO Functioning bit
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_4_21

 (4 10)  (184 346)  (184 346)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_v_t_43
 (6 10)  (186 346)  (186 346)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_v_t_43
 (5 11)  (185 347)  (185 347)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_v_t_43


LogicTile_5_21

 (19 12)  (253 348)  (253 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_16_21

 (3 10)  (819 346)  (819 346)  routing T_16_21.sp12_h_r_1 <X> T_16_21.sp12_h_l_22
 (3 11)  (819 347)  (819 347)  routing T_16_21.sp12_h_r_1 <X> T_16_21.sp12_h_l_22


LogicTile_27_21

 (25 0)  (1427 336)  (1427 336)  routing T_27_21.sp4_h_l_7 <X> T_27_21.lc_trk_g0_2
 (22 1)  (1424 337)  (1424 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1425 337)  (1425 337)  routing T_27_21.sp4_h_l_7 <X> T_27_21.lc_trk_g0_2
 (24 1)  (1426 337)  (1426 337)  routing T_27_21.sp4_h_l_7 <X> T_27_21.lc_trk_g0_2
 (25 1)  (1427 337)  (1427 337)  routing T_27_21.sp4_h_l_7 <X> T_27_21.lc_trk_g0_2
 (22 6)  (1424 342)  (1424 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1425 342)  (1425 342)  routing T_27_21.sp4_h_r_7 <X> T_27_21.lc_trk_g1_7
 (24 6)  (1426 342)  (1426 342)  routing T_27_21.sp4_h_r_7 <X> T_27_21.lc_trk_g1_7
 (21 7)  (1423 343)  (1423 343)  routing T_27_21.sp4_h_r_7 <X> T_27_21.lc_trk_g1_7
 (29 14)  (1431 350)  (1431 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1433 350)  (1433 350)  routing T_27_21.lc_trk_g1_7 <X> T_27_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 350)  (1434 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1436 350)  (1436 350)  routing T_27_21.lc_trk_g1_7 <X> T_27_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1438 350)  (1438 350)  LC_7 Logic Functioning bit
 (38 14)  (1440 350)  (1440 350)  LC_7 Logic Functioning bit
 (40 14)  (1442 350)  (1442 350)  LC_7 Logic Functioning bit
 (41 14)  (1443 350)  (1443 350)  LC_7 Logic Functioning bit
 (42 14)  (1444 350)  (1444 350)  LC_7 Logic Functioning bit
 (43 14)  (1445 350)  (1445 350)  LC_7 Logic Functioning bit
 (48 14)  (1450 350)  (1450 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (30 15)  (1432 351)  (1432 351)  routing T_27_21.lc_trk_g0_2 <X> T_27_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1433 351)  (1433 351)  routing T_27_21.lc_trk_g1_7 <X> T_27_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1438 351)  (1438 351)  LC_7 Logic Functioning bit
 (38 15)  (1440 351)  (1440 351)  LC_7 Logic Functioning bit
 (40 15)  (1442 351)  (1442 351)  LC_7 Logic Functioning bit
 (41 15)  (1443 351)  (1443 351)  LC_7 Logic Functioning bit
 (42 15)  (1444 351)  (1444 351)  LC_7 Logic Functioning bit
 (43 15)  (1445 351)  (1445 351)  LC_7 Logic Functioning bit


LogicTile_28_21

 (14 0)  (1470 336)  (1470 336)  routing T_28_21.wire_logic_cluster/lc_0/out <X> T_28_21.lc_trk_g0_0
 (26 0)  (1482 336)  (1482 336)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1483 336)  (1483 336)  routing T_28_21.lc_trk_g1_2 <X> T_28_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 336)  (1485 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 336)  (1488 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 336)  (1492 336)  LC_0 Logic Functioning bit
 (37 0)  (1493 336)  (1493 336)  LC_0 Logic Functioning bit
 (38 0)  (1494 336)  (1494 336)  LC_0 Logic Functioning bit
 (40 0)  (1496 336)  (1496 336)  LC_0 Logic Functioning bit
 (41 0)  (1497 336)  (1497 336)  LC_0 Logic Functioning bit
 (43 0)  (1499 336)  (1499 336)  LC_0 Logic Functioning bit
 (45 0)  (1501 336)  (1501 336)  LC_0 Logic Functioning bit
 (17 1)  (1473 337)  (1473 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1482 337)  (1482 337)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1483 337)  (1483 337)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 337)  (1484 337)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 337)  (1485 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1486 337)  (1486 337)  routing T_28_21.lc_trk_g1_2 <X> T_28_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1488 337)  (1488 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1492 337)  (1492 337)  LC_0 Logic Functioning bit
 (37 1)  (1493 337)  (1493 337)  LC_0 Logic Functioning bit
 (40 1)  (1496 337)  (1496 337)  LC_0 Logic Functioning bit
 (43 1)  (1499 337)  (1499 337)  LC_0 Logic Functioning bit
 (49 1)  (1505 337)  (1505 337)  Carry_In_Mux bit 

 (53 1)  (1509 337)  (1509 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1456 338)  (1456 338)  routing T_28_21.glb_netwk_6 <X> T_28_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 338)  (1457 338)  routing T_28_21.glb_netwk_6 <X> T_28_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 338)  (1458 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1478 338)  (1478 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1480 338)  (1480 338)  routing T_28_21.bot_op_7 <X> T_28_21.lc_trk_g0_7
 (21 4)  (1477 340)  (1477 340)  routing T_28_21.wire_logic_cluster/lc_3/out <X> T_28_21.lc_trk_g1_3
 (22 4)  (1478 340)  (1478 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 340)  (1481 340)  routing T_28_21.sp4_h_l_7 <X> T_28_21.lc_trk_g1_2
 (32 4)  (1488 340)  (1488 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 340)  (1490 340)  routing T_28_21.lc_trk_g1_2 <X> T_28_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (1496 340)  (1496 340)  LC_2 Logic Functioning bit
 (41 4)  (1497 340)  (1497 340)  LC_2 Logic Functioning bit
 (42 4)  (1498 340)  (1498 340)  LC_2 Logic Functioning bit
 (43 4)  (1499 340)  (1499 340)  LC_2 Logic Functioning bit
 (46 4)  (1502 340)  (1502 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (1509 340)  (1509 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (1478 341)  (1478 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1479 341)  (1479 341)  routing T_28_21.sp4_h_l_7 <X> T_28_21.lc_trk_g1_2
 (24 5)  (1480 341)  (1480 341)  routing T_28_21.sp4_h_l_7 <X> T_28_21.lc_trk_g1_2
 (25 5)  (1481 341)  (1481 341)  routing T_28_21.sp4_h_l_7 <X> T_28_21.lc_trk_g1_2
 (31 5)  (1487 341)  (1487 341)  routing T_28_21.lc_trk_g1_2 <X> T_28_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (1496 341)  (1496 341)  LC_2 Logic Functioning bit
 (41 5)  (1497 341)  (1497 341)  LC_2 Logic Functioning bit
 (42 5)  (1498 341)  (1498 341)  LC_2 Logic Functioning bit
 (43 5)  (1499 341)  (1499 341)  LC_2 Logic Functioning bit
 (52 5)  (1508 341)  (1508 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (26 6)  (1482 342)  (1482 342)  routing T_28_21.lc_trk_g0_7 <X> T_28_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (1484 342)  (1484 342)  routing T_28_21.lc_trk_g2_2 <X> T_28_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 342)  (1485 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 342)  (1488 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 342)  (1490 342)  routing T_28_21.lc_trk_g1_3 <X> T_28_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 342)  (1492 342)  LC_3 Logic Functioning bit
 (37 6)  (1493 342)  (1493 342)  LC_3 Logic Functioning bit
 (38 6)  (1494 342)  (1494 342)  LC_3 Logic Functioning bit
 (39 6)  (1495 342)  (1495 342)  LC_3 Logic Functioning bit
 (45 6)  (1501 342)  (1501 342)  LC_3 Logic Functioning bit
 (26 7)  (1482 343)  (1482 343)  routing T_28_21.lc_trk_g0_7 <X> T_28_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 343)  (1485 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 343)  (1486 343)  routing T_28_21.lc_trk_g2_2 <X> T_28_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1487 343)  (1487 343)  routing T_28_21.lc_trk_g1_3 <X> T_28_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (1493 343)  (1493 343)  LC_3 Logic Functioning bit
 (39 7)  (1495 343)  (1495 343)  LC_3 Logic Functioning bit
 (41 7)  (1497 343)  (1497 343)  LC_3 Logic Functioning bit
 (43 7)  (1499 343)  (1499 343)  LC_3 Logic Functioning bit
 (25 8)  (1481 344)  (1481 344)  routing T_28_21.wire_logic_cluster/lc_2/out <X> T_28_21.lc_trk_g2_2
 (22 9)  (1478 345)  (1478 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (0 14)  (1456 350)  (1456 350)  routing T_28_21.glb_netwk_4 <X> T_28_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 350)  (1457 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1478 350)  (1478 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1479 350)  (1479 350)  routing T_28_21.sp4_h_r_31 <X> T_28_21.lc_trk_g3_7
 (24 14)  (1480 350)  (1480 350)  routing T_28_21.sp4_h_r_31 <X> T_28_21.lc_trk_g3_7
 (21 15)  (1477 351)  (1477 351)  routing T_28_21.sp4_h_r_31 <X> T_28_21.lc_trk_g3_7


LogicTile_29_21

 (25 0)  (1535 336)  (1535 336)  routing T_29_21.wire_logic_cluster/lc_2/out <X> T_29_21.lc_trk_g0_2
 (22 1)  (1532 337)  (1532 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1510 338)  (1510 338)  routing T_29_21.glb_netwk_6 <X> T_29_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 338)  (1511 338)  routing T_29_21.glb_netwk_6 <X> T_29_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 338)  (1512 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1524 338)  (1524 338)  routing T_29_21.wire_logic_cluster/lc_4/out <X> T_29_21.lc_trk_g0_4
 (17 3)  (1527 339)  (1527 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (8 4)  (1518 340)  (1518 340)  routing T_29_21.sp4_v_b_10 <X> T_29_21.sp4_h_r_4
 (9 4)  (1519 340)  (1519 340)  routing T_29_21.sp4_v_b_10 <X> T_29_21.sp4_h_r_4
 (10 4)  (1520 340)  (1520 340)  routing T_29_21.sp4_v_b_10 <X> T_29_21.sp4_h_r_4
 (21 4)  (1531 340)  (1531 340)  routing T_29_21.lft_op_3 <X> T_29_21.lc_trk_g1_3
 (22 4)  (1532 340)  (1532 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1534 340)  (1534 340)  routing T_29_21.lft_op_3 <X> T_29_21.lc_trk_g1_3
 (27 4)  (1537 340)  (1537 340)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1539 340)  (1539 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1541 340)  (1541 340)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1542 340)  (1542 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1543 340)  (1543 340)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1544 340)  (1544 340)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1546 340)  (1546 340)  LC_2 Logic Functioning bit
 (37 4)  (1547 340)  (1547 340)  LC_2 Logic Functioning bit
 (38 4)  (1548 340)  (1548 340)  LC_2 Logic Functioning bit
 (40 4)  (1550 340)  (1550 340)  LC_2 Logic Functioning bit
 (43 4)  (1553 340)  (1553 340)  LC_2 Logic Functioning bit
 (45 4)  (1555 340)  (1555 340)  LC_2 Logic Functioning bit
 (22 5)  (1532 341)  (1532 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1536 341)  (1536 341)  routing T_29_21.lc_trk_g2_2 <X> T_29_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1538 341)  (1538 341)  routing T_29_21.lc_trk_g2_2 <X> T_29_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1539 341)  (1539 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1540 341)  (1540 341)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1541 341)  (1541 341)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1542 341)  (1542 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1545 341)  (1545 341)  routing T_29_21.lc_trk_g0_2 <X> T_29_21.input_2_2
 (36 5)  (1546 341)  (1546 341)  LC_2 Logic Functioning bit
 (37 5)  (1547 341)  (1547 341)  LC_2 Logic Functioning bit
 (38 5)  (1548 341)  (1548 341)  LC_2 Logic Functioning bit
 (41 5)  (1551 341)  (1551 341)  LC_2 Logic Functioning bit
 (42 5)  (1552 341)  (1552 341)  LC_2 Logic Functioning bit
 (21 6)  (1531 342)  (1531 342)  routing T_29_21.wire_logic_cluster/lc_7/out <X> T_29_21.lc_trk_g1_7
 (22 6)  (1532 342)  (1532 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1535 342)  (1535 342)  routing T_29_21.wire_logic_cluster/lc_6/out <X> T_29_21.lc_trk_g1_6
 (22 7)  (1532 343)  (1532 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (12 8)  (1522 344)  (1522 344)  routing T_29_21.sp4_v_b_8 <X> T_29_21.sp4_h_r_8
 (14 8)  (1524 344)  (1524 344)  routing T_29_21.sp4_v_t_21 <X> T_29_21.lc_trk_g2_0
 (25 8)  (1535 344)  (1535 344)  routing T_29_21.bnl_op_2 <X> T_29_21.lc_trk_g2_2
 (26 8)  (1536 344)  (1536 344)  routing T_29_21.lc_trk_g0_4 <X> T_29_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1537 344)  (1537 344)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 344)  (1539 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 344)  (1541 344)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 344)  (1542 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1543 344)  (1543 344)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1544 344)  (1544 344)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1545 344)  (1545 344)  routing T_29_21.lc_trk_g2_4 <X> T_29_21.input_2_4
 (36 8)  (1546 344)  (1546 344)  LC_4 Logic Functioning bit
 (38 8)  (1548 344)  (1548 344)  LC_4 Logic Functioning bit
 (40 8)  (1550 344)  (1550 344)  LC_4 Logic Functioning bit
 (43 8)  (1553 344)  (1553 344)  LC_4 Logic Functioning bit
 (45 8)  (1555 344)  (1555 344)  LC_4 Logic Functioning bit
 (11 9)  (1521 345)  (1521 345)  routing T_29_21.sp4_v_b_8 <X> T_29_21.sp4_h_r_8
 (14 9)  (1524 345)  (1524 345)  routing T_29_21.sp4_v_t_21 <X> T_29_21.lc_trk_g2_0
 (16 9)  (1526 345)  (1526 345)  routing T_29_21.sp4_v_t_21 <X> T_29_21.lc_trk_g2_0
 (17 9)  (1527 345)  (1527 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1532 345)  (1532 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1535 345)  (1535 345)  routing T_29_21.bnl_op_2 <X> T_29_21.lc_trk_g2_2
 (29 9)  (1539 345)  (1539 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1540 345)  (1540 345)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1541 345)  (1541 345)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1542 345)  (1542 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1543 345)  (1543 345)  routing T_29_21.lc_trk_g2_4 <X> T_29_21.input_2_4
 (36 9)  (1546 345)  (1546 345)  LC_4 Logic Functioning bit
 (37 9)  (1547 345)  (1547 345)  LC_4 Logic Functioning bit
 (38 9)  (1548 345)  (1548 345)  LC_4 Logic Functioning bit
 (39 9)  (1549 345)  (1549 345)  LC_4 Logic Functioning bit
 (41 9)  (1551 345)  (1551 345)  LC_4 Logic Functioning bit
 (42 9)  (1552 345)  (1552 345)  LC_4 Logic Functioning bit
 (14 10)  (1524 346)  (1524 346)  routing T_29_21.bnl_op_4 <X> T_29_21.lc_trk_g2_4
 (21 10)  (1531 346)  (1531 346)  routing T_29_21.wire_logic_cluster/lc_7/out <X> T_29_21.lc_trk_g2_7
 (22 10)  (1532 346)  (1532 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1535 346)  (1535 346)  routing T_29_21.wire_logic_cluster/lc_6/out <X> T_29_21.lc_trk_g2_6
 (26 10)  (1536 346)  (1536 346)  routing T_29_21.lc_trk_g1_6 <X> T_29_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1539 346)  (1539 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 346)  (1540 346)  routing T_29_21.lc_trk_g0_4 <X> T_29_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1542 346)  (1542 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 346)  (1544 346)  routing T_29_21.lc_trk_g1_3 <X> T_29_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1545 346)  (1545 346)  routing T_29_21.lc_trk_g2_7 <X> T_29_21.input_2_5
 (40 10)  (1550 346)  (1550 346)  LC_5 Logic Functioning bit
 (14 11)  (1524 347)  (1524 347)  routing T_29_21.bnl_op_4 <X> T_29_21.lc_trk_g2_4
 (17 11)  (1527 347)  (1527 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1532 347)  (1532 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1536 347)  (1536 347)  routing T_29_21.lc_trk_g1_6 <X> T_29_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1537 347)  (1537 347)  routing T_29_21.lc_trk_g1_6 <X> T_29_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 347)  (1539 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1541 347)  (1541 347)  routing T_29_21.lc_trk_g1_3 <X> T_29_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1542 347)  (1542 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1543 347)  (1543 347)  routing T_29_21.lc_trk_g2_7 <X> T_29_21.input_2_5
 (35 11)  (1545 347)  (1545 347)  routing T_29_21.lc_trk_g2_7 <X> T_29_21.input_2_5
 (52 11)  (1562 347)  (1562 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (1536 348)  (1536 348)  routing T_29_21.lc_trk_g2_6 <X> T_29_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1537 348)  (1537 348)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 348)  (1539 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 348)  (1541 348)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 348)  (1542 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1543 348)  (1543 348)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1544 348)  (1544 348)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1545 348)  (1545 348)  routing T_29_21.lc_trk_g3_5 <X> T_29_21.input_2_6
 (36 12)  (1546 348)  (1546 348)  LC_6 Logic Functioning bit
 (38 12)  (1548 348)  (1548 348)  LC_6 Logic Functioning bit
 (40 12)  (1550 348)  (1550 348)  LC_6 Logic Functioning bit
 (43 12)  (1553 348)  (1553 348)  LC_6 Logic Functioning bit
 (45 12)  (1555 348)  (1555 348)  LC_6 Logic Functioning bit
 (26 13)  (1536 349)  (1536 349)  routing T_29_21.lc_trk_g2_6 <X> T_29_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1538 349)  (1538 349)  routing T_29_21.lc_trk_g2_6 <X> T_29_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 349)  (1539 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1540 349)  (1540 349)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1541 349)  (1541 349)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1542 349)  (1542 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1543 349)  (1543 349)  routing T_29_21.lc_trk_g3_5 <X> T_29_21.input_2_6
 (34 13)  (1544 349)  (1544 349)  routing T_29_21.lc_trk_g3_5 <X> T_29_21.input_2_6
 (36 13)  (1546 349)  (1546 349)  LC_6 Logic Functioning bit
 (37 13)  (1547 349)  (1547 349)  LC_6 Logic Functioning bit
 (38 13)  (1548 349)  (1548 349)  LC_6 Logic Functioning bit
 (39 13)  (1549 349)  (1549 349)  LC_6 Logic Functioning bit
 (41 13)  (1551 349)  (1551 349)  LC_6 Logic Functioning bit
 (42 13)  (1552 349)  (1552 349)  LC_6 Logic Functioning bit
 (0 14)  (1510 350)  (1510 350)  routing T_29_21.glb_netwk_4 <X> T_29_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1511 350)  (1511 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1527 350)  (1527 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1528 350)  (1528 350)  routing T_29_21.bnl_op_5 <X> T_29_21.lc_trk_g3_5
 (26 14)  (1536 350)  (1536 350)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (1538 350)  (1538 350)  routing T_29_21.lc_trk_g2_0 <X> T_29_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 350)  (1539 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1541 350)  (1541 350)  routing T_29_21.lc_trk_g1_7 <X> T_29_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1542 350)  (1542 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1544 350)  (1544 350)  routing T_29_21.lc_trk_g1_7 <X> T_29_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1546 350)  (1546 350)  LC_7 Logic Functioning bit
 (38 14)  (1548 350)  (1548 350)  LC_7 Logic Functioning bit
 (40 14)  (1550 350)  (1550 350)  LC_7 Logic Functioning bit
 (42 14)  (1552 350)  (1552 350)  LC_7 Logic Functioning bit
 (43 14)  (1553 350)  (1553 350)  LC_7 Logic Functioning bit
 (45 14)  (1555 350)  (1555 350)  LC_7 Logic Functioning bit
 (18 15)  (1528 351)  (1528 351)  routing T_29_21.bnl_op_5 <X> T_29_21.lc_trk_g3_5
 (22 15)  (1532 351)  (1532 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1536 351)  (1536 351)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1537 351)  (1537 351)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1538 351)  (1538 351)  routing T_29_21.lc_trk_g3_6 <X> T_29_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1539 351)  (1539 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1541 351)  (1541 351)  routing T_29_21.lc_trk_g1_7 <X> T_29_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1542 351)  (1542 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1544 351)  (1544 351)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.input_2_7
 (35 15)  (1545 351)  (1545 351)  routing T_29_21.lc_trk_g1_2 <X> T_29_21.input_2_7
 (36 15)  (1546 351)  (1546 351)  LC_7 Logic Functioning bit
 (37 15)  (1547 351)  (1547 351)  LC_7 Logic Functioning bit
 (38 15)  (1548 351)  (1548 351)  LC_7 Logic Functioning bit
 (39 15)  (1549 351)  (1549 351)  LC_7 Logic Functioning bit
 (42 15)  (1552 351)  (1552 351)  LC_7 Logic Functioning bit


LogicTile_30_21

 (15 0)  (1579 336)  (1579 336)  routing T_30_21.sp4_h_l_4 <X> T_30_21.lc_trk_g0_1
 (16 0)  (1580 336)  (1580 336)  routing T_30_21.sp4_h_l_4 <X> T_30_21.lc_trk_g0_1
 (17 0)  (1581 336)  (1581 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1582 336)  (1582 336)  routing T_30_21.sp4_h_l_4 <X> T_30_21.lc_trk_g0_1
 (25 0)  (1589 336)  (1589 336)  routing T_30_21.sp4_v_b_2 <X> T_30_21.lc_trk_g0_2
 (27 0)  (1591 336)  (1591 336)  routing T_30_21.lc_trk_g1_0 <X> T_30_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 336)  (1593 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1595 336)  (1595 336)  routing T_30_21.lc_trk_g1_6 <X> T_30_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1596 336)  (1596 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1598 336)  (1598 336)  routing T_30_21.lc_trk_g1_6 <X> T_30_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1599 336)  (1599 336)  routing T_30_21.lc_trk_g1_5 <X> T_30_21.input_2_0
 (36 0)  (1600 336)  (1600 336)  LC_0 Logic Functioning bit
 (38 0)  (1602 336)  (1602 336)  LC_0 Logic Functioning bit
 (40 0)  (1604 336)  (1604 336)  LC_0 Logic Functioning bit
 (43 0)  (1607 336)  (1607 336)  LC_0 Logic Functioning bit
 (45 0)  (1609 336)  (1609 336)  LC_0 Logic Functioning bit
 (18 1)  (1582 337)  (1582 337)  routing T_30_21.sp4_h_l_4 <X> T_30_21.lc_trk_g0_1
 (22 1)  (1586 337)  (1586 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1587 337)  (1587 337)  routing T_30_21.sp4_v_b_2 <X> T_30_21.lc_trk_g0_2
 (26 1)  (1590 337)  (1590 337)  routing T_30_21.lc_trk_g0_2 <X> T_30_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 337)  (1593 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1595 337)  (1595 337)  routing T_30_21.lc_trk_g1_6 <X> T_30_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1596 337)  (1596 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1598 337)  (1598 337)  routing T_30_21.lc_trk_g1_5 <X> T_30_21.input_2_0
 (36 1)  (1600 337)  (1600 337)  LC_0 Logic Functioning bit
 (37 1)  (1601 337)  (1601 337)  LC_0 Logic Functioning bit
 (38 1)  (1602 337)  (1602 337)  LC_0 Logic Functioning bit
 (39 1)  (1603 337)  (1603 337)  LC_0 Logic Functioning bit
 (40 1)  (1604 337)  (1604 337)  LC_0 Logic Functioning bit
 (43 1)  (1607 337)  (1607 337)  LC_0 Logic Functioning bit
 (48 1)  (1612 337)  (1612 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1564 338)  (1564 338)  routing T_30_21.glb_netwk_6 <X> T_30_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 338)  (1565 338)  routing T_30_21.glb_netwk_6 <X> T_30_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 338)  (1566 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (1578 340)  (1578 340)  routing T_30_21.wire_logic_cluster/lc_0/out <X> T_30_21.lc_trk_g1_0
 (21 4)  (1585 340)  (1585 340)  routing T_30_21.wire_logic_cluster/lc_3/out <X> T_30_21.lc_trk_g1_3
 (22 4)  (1586 340)  (1586 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (1581 341)  (1581 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (1579 342)  (1579 342)  routing T_30_21.sp4_h_r_21 <X> T_30_21.lc_trk_g1_5
 (16 6)  (1580 342)  (1580 342)  routing T_30_21.sp4_h_r_21 <X> T_30_21.lc_trk_g1_5
 (17 6)  (1581 342)  (1581 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1582 342)  (1582 342)  routing T_30_21.sp4_h_r_21 <X> T_30_21.lc_trk_g1_5
 (28 6)  (1592 342)  (1592 342)  routing T_30_21.lc_trk_g2_4 <X> T_30_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 342)  (1593 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1594 342)  (1594 342)  routing T_30_21.lc_trk_g2_4 <X> T_30_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 342)  (1596 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1598 342)  (1598 342)  routing T_30_21.lc_trk_g1_3 <X> T_30_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1600 342)  (1600 342)  LC_3 Logic Functioning bit
 (37 6)  (1601 342)  (1601 342)  LC_3 Logic Functioning bit
 (38 6)  (1602 342)  (1602 342)  LC_3 Logic Functioning bit
 (39 6)  (1603 342)  (1603 342)  LC_3 Logic Functioning bit
 (45 6)  (1609 342)  (1609 342)  LC_3 Logic Functioning bit
 (53 6)  (1617 342)  (1617 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (1582 343)  (1582 343)  routing T_30_21.sp4_h_r_21 <X> T_30_21.lc_trk_g1_5
 (22 7)  (1586 343)  (1586 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1587 343)  (1587 343)  routing T_30_21.sp4_v_b_22 <X> T_30_21.lc_trk_g1_6
 (24 7)  (1588 343)  (1588 343)  routing T_30_21.sp4_v_b_22 <X> T_30_21.lc_trk_g1_6
 (29 7)  (1593 343)  (1593 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1595 343)  (1595 343)  routing T_30_21.lc_trk_g1_3 <X> T_30_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (1601 343)  (1601 343)  LC_3 Logic Functioning bit
 (39 7)  (1603 343)  (1603 343)  LC_3 Logic Functioning bit
 (41 7)  (1605 343)  (1605 343)  LC_3 Logic Functioning bit
 (43 7)  (1607 343)  (1607 343)  LC_3 Logic Functioning bit
 (10 10)  (1574 346)  (1574 346)  routing T_30_21.sp4_v_b_2 <X> T_30_21.sp4_h_l_42
 (14 10)  (1578 346)  (1578 346)  routing T_30_21.sp4_h_r_44 <X> T_30_21.lc_trk_g2_4
 (14 11)  (1578 347)  (1578 347)  routing T_30_21.sp4_h_r_44 <X> T_30_21.lc_trk_g2_4
 (15 11)  (1579 347)  (1579 347)  routing T_30_21.sp4_h_r_44 <X> T_30_21.lc_trk_g2_4
 (16 11)  (1580 347)  (1580 347)  routing T_30_21.sp4_h_r_44 <X> T_30_21.lc_trk_g2_4
 (17 11)  (1581 347)  (1581 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1564 350)  (1564 350)  routing T_30_21.glb_netwk_4 <X> T_30_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 350)  (1565 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_31_21

 (9 10)  (1627 346)  (1627 346)  routing T_31_21.sp4_v_b_7 <X> T_31_21.sp4_h_l_42


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 326)  (13 326)  routing T_0_20.span12_horz_6 <X> T_0_20.lc_trk_g0_6
 (4 7)  (13 327)  (13 327)  routing T_0_20.span12_horz_6 <X> T_0_20.lc_trk_g0_6
 (5 7)  (12 327)  (12 327)  routing T_0_20.span12_horz_6 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6


LogicTile_9_20

 (3 10)  (441 330)  (441 330)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_h_l_22
 (3 11)  (441 331)  (441 331)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_h_l_22


LogicTile_21_20

 (3 10)  (1093 330)  (1093 330)  routing T_21_20.sp12_h_r_1 <X> T_21_20.sp12_h_l_22
 (3 11)  (1093 331)  (1093 331)  routing T_21_20.sp12_h_r_1 <X> T_21_20.sp12_h_l_22


LogicTile_27_20

 (36 12)  (1438 332)  (1438 332)  LC_6 Logic Functioning bit
 (37 12)  (1439 332)  (1439 332)  LC_6 Logic Functioning bit
 (38 12)  (1440 332)  (1440 332)  LC_6 Logic Functioning bit
 (39 12)  (1441 332)  (1441 332)  LC_6 Logic Functioning bit
 (40 12)  (1442 332)  (1442 332)  LC_6 Logic Functioning bit
 (41 12)  (1443 332)  (1443 332)  LC_6 Logic Functioning bit
 (42 12)  (1444 332)  (1444 332)  LC_6 Logic Functioning bit
 (43 12)  (1445 332)  (1445 332)  LC_6 Logic Functioning bit
 (53 12)  (1455 332)  (1455 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (36 13)  (1438 333)  (1438 333)  LC_6 Logic Functioning bit
 (37 13)  (1439 333)  (1439 333)  LC_6 Logic Functioning bit
 (38 13)  (1440 333)  (1440 333)  LC_6 Logic Functioning bit
 (39 13)  (1441 333)  (1441 333)  LC_6 Logic Functioning bit
 (40 13)  (1442 333)  (1442 333)  LC_6 Logic Functioning bit
 (41 13)  (1443 333)  (1443 333)  LC_6 Logic Functioning bit
 (42 13)  (1444 333)  (1444 333)  LC_6 Logic Functioning bit
 (43 13)  (1445 333)  (1445 333)  LC_6 Logic Functioning bit


LogicTile_28_20

 (12 0)  (1468 320)  (1468 320)  routing T_28_20.sp4_v_b_2 <X> T_28_20.sp4_h_r_2
 (27 0)  (1483 320)  (1483 320)  routing T_28_20.lc_trk_g3_4 <X> T_28_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 320)  (1484 320)  routing T_28_20.lc_trk_g3_4 <X> T_28_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 320)  (1485 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 320)  (1486 320)  routing T_28_20.lc_trk_g3_4 <X> T_28_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 320)  (1488 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 320)  (1491 320)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.input_2_0
 (36 0)  (1492 320)  (1492 320)  LC_0 Logic Functioning bit
 (37 0)  (1493 320)  (1493 320)  LC_0 Logic Functioning bit
 (38 0)  (1494 320)  (1494 320)  LC_0 Logic Functioning bit
 (39 0)  (1495 320)  (1495 320)  LC_0 Logic Functioning bit
 (44 0)  (1500 320)  (1500 320)  LC_0 Logic Functioning bit
 (11 1)  (1467 321)  (1467 321)  routing T_28_20.sp4_v_b_2 <X> T_28_20.sp4_h_r_2
 (32 1)  (1488 321)  (1488 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1491 321)  (1491 321)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.input_2_0
 (36 1)  (1492 321)  (1492 321)  LC_0 Logic Functioning bit
 (37 1)  (1493 321)  (1493 321)  LC_0 Logic Functioning bit
 (38 1)  (1494 321)  (1494 321)  LC_0 Logic Functioning bit
 (39 1)  (1495 321)  (1495 321)  LC_0 Logic Functioning bit
 (49 1)  (1505 321)  (1505 321)  Carry_In_Mux bit 

 (25 2)  (1481 322)  (1481 322)  routing T_28_20.lft_op_6 <X> T_28_20.lc_trk_g0_6
 (27 2)  (1483 322)  (1483 322)  routing T_28_20.lc_trk_g3_1 <X> T_28_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 322)  (1484 322)  routing T_28_20.lc_trk_g3_1 <X> T_28_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 322)  (1485 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 322)  (1488 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1491 322)  (1491 322)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_1
 (36 2)  (1492 322)  (1492 322)  LC_1 Logic Functioning bit
 (37 2)  (1493 322)  (1493 322)  LC_1 Logic Functioning bit
 (38 2)  (1494 322)  (1494 322)  LC_1 Logic Functioning bit
 (39 2)  (1495 322)  (1495 322)  LC_1 Logic Functioning bit
 (44 2)  (1500 322)  (1500 322)  LC_1 Logic Functioning bit
 (22 3)  (1478 323)  (1478 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1480 323)  (1480 323)  routing T_28_20.lft_op_6 <X> T_28_20.lc_trk_g0_6
 (32 3)  (1488 323)  (1488 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1490 323)  (1490 323)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_1
 (35 3)  (1491 323)  (1491 323)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_1
 (36 3)  (1492 323)  (1492 323)  LC_1 Logic Functioning bit
 (37 3)  (1493 323)  (1493 323)  LC_1 Logic Functioning bit
 (38 3)  (1494 323)  (1494 323)  LC_1 Logic Functioning bit
 (39 3)  (1495 323)  (1495 323)  LC_1 Logic Functioning bit
 (22 4)  (1478 324)  (1478 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1480 324)  (1480 324)  routing T_28_20.top_op_3 <X> T_28_20.lc_trk_g1_3
 (27 4)  (1483 324)  (1483 324)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1484 324)  (1484 324)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 324)  (1485 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 324)  (1488 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1491 324)  (1491 324)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.input_2_2
 (36 4)  (1492 324)  (1492 324)  LC_2 Logic Functioning bit
 (37 4)  (1493 324)  (1493 324)  LC_2 Logic Functioning bit
 (38 4)  (1494 324)  (1494 324)  LC_2 Logic Functioning bit
 (39 4)  (1495 324)  (1495 324)  LC_2 Logic Functioning bit
 (44 4)  (1500 324)  (1500 324)  LC_2 Logic Functioning bit
 (21 5)  (1477 325)  (1477 325)  routing T_28_20.top_op_3 <X> T_28_20.lc_trk_g1_3
 (30 5)  (1486 325)  (1486 325)  routing T_28_20.lc_trk_g3_2 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1488 325)  (1488 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1491 325)  (1491 325)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.input_2_2
 (36 5)  (1492 325)  (1492 325)  LC_2 Logic Functioning bit
 (37 5)  (1493 325)  (1493 325)  LC_2 Logic Functioning bit
 (38 5)  (1494 325)  (1494 325)  LC_2 Logic Functioning bit
 (39 5)  (1495 325)  (1495 325)  LC_2 Logic Functioning bit
 (25 6)  (1481 326)  (1481 326)  routing T_28_20.lft_op_6 <X> T_28_20.lc_trk_g1_6
 (28 6)  (1484 326)  (1484 326)  routing T_28_20.lc_trk_g2_2 <X> T_28_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 326)  (1485 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 326)  (1488 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1491 326)  (1491 326)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_3
 (36 6)  (1492 326)  (1492 326)  LC_3 Logic Functioning bit
 (37 6)  (1493 326)  (1493 326)  LC_3 Logic Functioning bit
 (38 6)  (1494 326)  (1494 326)  LC_3 Logic Functioning bit
 (39 6)  (1495 326)  (1495 326)  LC_3 Logic Functioning bit
 (44 6)  (1500 326)  (1500 326)  LC_3 Logic Functioning bit
 (22 7)  (1478 327)  (1478 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1480 327)  (1480 327)  routing T_28_20.lft_op_6 <X> T_28_20.lc_trk_g1_6
 (30 7)  (1486 327)  (1486 327)  routing T_28_20.lc_trk_g2_2 <X> T_28_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1488 327)  (1488 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1490 327)  (1490 327)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_3
 (35 7)  (1491 327)  (1491 327)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_3
 (36 7)  (1492 327)  (1492 327)  LC_3 Logic Functioning bit
 (37 7)  (1493 327)  (1493 327)  LC_3 Logic Functioning bit
 (38 7)  (1494 327)  (1494 327)  LC_3 Logic Functioning bit
 (39 7)  (1495 327)  (1495 327)  LC_3 Logic Functioning bit
 (25 8)  (1481 328)  (1481 328)  routing T_28_20.rgt_op_2 <X> T_28_20.lc_trk_g2_2
 (27 8)  (1483 328)  (1483 328)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 328)  (1485 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 328)  (1486 328)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 328)  (1488 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 328)  (1491 328)  routing T_28_20.lc_trk_g2_4 <X> T_28_20.input_2_4
 (36 8)  (1492 328)  (1492 328)  LC_4 Logic Functioning bit
 (37 8)  (1493 328)  (1493 328)  LC_4 Logic Functioning bit
 (38 8)  (1494 328)  (1494 328)  LC_4 Logic Functioning bit
 (39 8)  (1495 328)  (1495 328)  LC_4 Logic Functioning bit
 (44 8)  (1500 328)  (1500 328)  LC_4 Logic Functioning bit
 (22 9)  (1478 329)  (1478 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1480 329)  (1480 329)  routing T_28_20.rgt_op_2 <X> T_28_20.lc_trk_g2_2
 (30 9)  (1486 329)  (1486 329)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1488 329)  (1488 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1489 329)  (1489 329)  routing T_28_20.lc_trk_g2_4 <X> T_28_20.input_2_4
 (36 9)  (1492 329)  (1492 329)  LC_4 Logic Functioning bit
 (37 9)  (1493 329)  (1493 329)  LC_4 Logic Functioning bit
 (38 9)  (1494 329)  (1494 329)  LC_4 Logic Functioning bit
 (39 9)  (1495 329)  (1495 329)  LC_4 Logic Functioning bit
 (22 10)  (1478 330)  (1478 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1480 330)  (1480 330)  routing T_28_20.tnr_op_7 <X> T_28_20.lc_trk_g2_7
 (28 10)  (1484 330)  (1484 330)  routing T_28_20.lc_trk_g2_6 <X> T_28_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 330)  (1485 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 330)  (1486 330)  routing T_28_20.lc_trk_g2_6 <X> T_28_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 330)  (1488 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 330)  (1491 330)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_5
 (36 10)  (1492 330)  (1492 330)  LC_5 Logic Functioning bit
 (37 10)  (1493 330)  (1493 330)  LC_5 Logic Functioning bit
 (38 10)  (1494 330)  (1494 330)  LC_5 Logic Functioning bit
 (39 10)  (1495 330)  (1495 330)  LC_5 Logic Functioning bit
 (44 10)  (1500 330)  (1500 330)  LC_5 Logic Functioning bit
 (15 11)  (1471 331)  (1471 331)  routing T_28_20.tnr_op_4 <X> T_28_20.lc_trk_g2_4
 (17 11)  (1473 331)  (1473 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1478 331)  (1478 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1480 331)  (1480 331)  routing T_28_20.tnr_op_6 <X> T_28_20.lc_trk_g2_6
 (30 11)  (1486 331)  (1486 331)  routing T_28_20.lc_trk_g2_6 <X> T_28_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1488 331)  (1488 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1490 331)  (1490 331)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_5
 (35 11)  (1491 331)  (1491 331)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_5
 (36 11)  (1492 331)  (1492 331)  LC_5 Logic Functioning bit
 (37 11)  (1493 331)  (1493 331)  LC_5 Logic Functioning bit
 (38 11)  (1494 331)  (1494 331)  LC_5 Logic Functioning bit
 (39 11)  (1495 331)  (1495 331)  LC_5 Logic Functioning bit
 (15 12)  (1471 332)  (1471 332)  routing T_28_20.rgt_op_1 <X> T_28_20.lc_trk_g3_1
 (17 12)  (1473 332)  (1473 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1474 332)  (1474 332)  routing T_28_20.rgt_op_1 <X> T_28_20.lc_trk_g3_1
 (28 12)  (1484 332)  (1484 332)  routing T_28_20.lc_trk_g2_7 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 332)  (1485 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 332)  (1486 332)  routing T_28_20.lc_trk_g2_7 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 332)  (1488 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 332)  (1491 332)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.input_2_6
 (36 12)  (1492 332)  (1492 332)  LC_6 Logic Functioning bit
 (37 12)  (1493 332)  (1493 332)  LC_6 Logic Functioning bit
 (38 12)  (1494 332)  (1494 332)  LC_6 Logic Functioning bit
 (39 12)  (1495 332)  (1495 332)  LC_6 Logic Functioning bit
 (44 12)  (1500 332)  (1500 332)  LC_6 Logic Functioning bit
 (22 13)  (1478 333)  (1478 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1480 333)  (1480 333)  routing T_28_20.tnr_op_2 <X> T_28_20.lc_trk_g3_2
 (30 13)  (1486 333)  (1486 333)  routing T_28_20.lc_trk_g2_7 <X> T_28_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (1488 333)  (1488 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1491 333)  (1491 333)  routing T_28_20.lc_trk_g0_6 <X> T_28_20.input_2_6
 (36 13)  (1492 333)  (1492 333)  LC_6 Logic Functioning bit
 (37 13)  (1493 333)  (1493 333)  LC_6 Logic Functioning bit
 (38 13)  (1494 333)  (1494 333)  LC_6 Logic Functioning bit
 (39 13)  (1495 333)  (1495 333)  LC_6 Logic Functioning bit
 (53 13)  (1509 333)  (1509 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (1470 334)  (1470 334)  routing T_28_20.rgt_op_4 <X> T_28_20.lc_trk_g3_4
 (27 14)  (1483 334)  (1483 334)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 334)  (1485 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 334)  (1488 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 334)  (1491 334)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_7
 (36 14)  (1492 334)  (1492 334)  LC_7 Logic Functioning bit
 (37 14)  (1493 334)  (1493 334)  LC_7 Logic Functioning bit
 (38 14)  (1494 334)  (1494 334)  LC_7 Logic Functioning bit
 (39 14)  (1495 334)  (1495 334)  LC_7 Logic Functioning bit
 (44 14)  (1500 334)  (1500 334)  LC_7 Logic Functioning bit
 (15 15)  (1471 335)  (1471 335)  routing T_28_20.rgt_op_4 <X> T_28_20.lc_trk_g3_4
 (17 15)  (1473 335)  (1473 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (1486 335)  (1486 335)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1488 335)  (1488 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1490 335)  (1490 335)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_7
 (35 15)  (1491 335)  (1491 335)  routing T_28_20.lc_trk_g1_6 <X> T_28_20.input_2_7
 (36 15)  (1492 335)  (1492 335)  LC_7 Logic Functioning bit
 (37 15)  (1493 335)  (1493 335)  LC_7 Logic Functioning bit
 (38 15)  (1494 335)  (1494 335)  LC_7 Logic Functioning bit
 (39 15)  (1495 335)  (1495 335)  LC_7 Logic Functioning bit


LogicTile_29_20

 (14 0)  (1524 320)  (1524 320)  routing T_29_20.lft_op_0 <X> T_29_20.lc_trk_g0_0
 (15 0)  (1525 320)  (1525 320)  routing T_29_20.lft_op_1 <X> T_29_20.lc_trk_g0_1
 (17 0)  (1527 320)  (1527 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1528 320)  (1528 320)  routing T_29_20.lft_op_1 <X> T_29_20.lc_trk_g0_1
 (21 0)  (1531 320)  (1531 320)  routing T_29_20.lft_op_3 <X> T_29_20.lc_trk_g0_3
 (22 0)  (1532 320)  (1532 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1534 320)  (1534 320)  routing T_29_20.lft_op_3 <X> T_29_20.lc_trk_g0_3
 (25 0)  (1535 320)  (1535 320)  routing T_29_20.wire_logic_cluster/lc_2/out <X> T_29_20.lc_trk_g0_2
 (29 0)  (1539 320)  (1539 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1540 320)  (1540 320)  routing T_29_20.lc_trk_g0_5 <X> T_29_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1542 320)  (1542 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1544 320)  (1544 320)  routing T_29_20.lc_trk_g1_0 <X> T_29_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1546 320)  (1546 320)  LC_0 Logic Functioning bit
 (37 0)  (1547 320)  (1547 320)  LC_0 Logic Functioning bit
 (38 0)  (1548 320)  (1548 320)  LC_0 Logic Functioning bit
 (39 0)  (1549 320)  (1549 320)  LC_0 Logic Functioning bit
 (45 0)  (1555 320)  (1555 320)  LC_0 Logic Functioning bit
 (48 0)  (1558 320)  (1558 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (1525 321)  (1525 321)  routing T_29_20.lft_op_0 <X> T_29_20.lc_trk_g0_0
 (17 1)  (1527 321)  (1527 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1532 321)  (1532 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1536 321)  (1536 321)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1538 321)  (1538 321)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 321)  (1539 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (1546 321)  (1546 321)  LC_0 Logic Functioning bit
 (38 1)  (1548 321)  (1548 321)  LC_0 Logic Functioning bit
 (40 1)  (1550 321)  (1550 321)  LC_0 Logic Functioning bit
 (42 1)  (1552 321)  (1552 321)  LC_0 Logic Functioning bit
 (0 2)  (1510 322)  (1510 322)  routing T_29_20.glb_netwk_6 <X> T_29_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 322)  (1511 322)  routing T_29_20.glb_netwk_6 <X> T_29_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 322)  (1512 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1526 322)  (1526 322)  routing T_29_20.sp4_v_b_13 <X> T_29_20.lc_trk_g0_5
 (17 2)  (1527 322)  (1527 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1528 322)  (1528 322)  routing T_29_20.sp4_v_b_13 <X> T_29_20.lc_trk_g0_5
 (21 2)  (1531 322)  (1531 322)  routing T_29_20.sp4_h_l_2 <X> T_29_20.lc_trk_g0_7
 (22 2)  (1532 322)  (1532 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1533 322)  (1533 322)  routing T_29_20.sp4_h_l_2 <X> T_29_20.lc_trk_g0_7
 (24 2)  (1534 322)  (1534 322)  routing T_29_20.sp4_h_l_2 <X> T_29_20.lc_trk_g0_7
 (28 2)  (1538 322)  (1538 322)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1539 322)  (1539 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1542 322)  (1542 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1543 322)  (1543 322)  routing T_29_20.lc_trk_g3_1 <X> T_29_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1544 322)  (1544 322)  routing T_29_20.lc_trk_g3_1 <X> T_29_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1546 322)  (1546 322)  LC_1 Logic Functioning bit
 (37 2)  (1547 322)  (1547 322)  LC_1 Logic Functioning bit
 (38 2)  (1548 322)  (1548 322)  LC_1 Logic Functioning bit
 (39 2)  (1549 322)  (1549 322)  LC_1 Logic Functioning bit
 (45 2)  (1555 322)  (1555 322)  LC_1 Logic Functioning bit
 (18 3)  (1528 323)  (1528 323)  routing T_29_20.sp4_v_b_13 <X> T_29_20.lc_trk_g0_5
 (29 3)  (1539 323)  (1539 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1540 323)  (1540 323)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (1547 323)  (1547 323)  LC_1 Logic Functioning bit
 (39 3)  (1549 323)  (1549 323)  LC_1 Logic Functioning bit
 (41 3)  (1551 323)  (1551 323)  LC_1 Logic Functioning bit
 (43 3)  (1553 323)  (1553 323)  LC_1 Logic Functioning bit
 (14 4)  (1524 324)  (1524 324)  routing T_29_20.wire_logic_cluster/lc_0/out <X> T_29_20.lc_trk_g1_0
 (15 4)  (1525 324)  (1525 324)  routing T_29_20.sp4_v_b_17 <X> T_29_20.lc_trk_g1_1
 (16 4)  (1526 324)  (1526 324)  routing T_29_20.sp4_v_b_17 <X> T_29_20.lc_trk_g1_1
 (17 4)  (1527 324)  (1527 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (1536 324)  (1536 324)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1538 324)  (1538 324)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1539 324)  (1539 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1540 324)  (1540 324)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1542 324)  (1542 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1546 324)  (1546 324)  LC_2 Logic Functioning bit
 (37 4)  (1547 324)  (1547 324)  LC_2 Logic Functioning bit
 (38 4)  (1548 324)  (1548 324)  LC_2 Logic Functioning bit
 (40 4)  (1550 324)  (1550 324)  LC_2 Logic Functioning bit
 (41 4)  (1551 324)  (1551 324)  LC_2 Logic Functioning bit
 (43 4)  (1553 324)  (1553 324)  LC_2 Logic Functioning bit
 (45 4)  (1555 324)  (1555 324)  LC_2 Logic Functioning bit
 (17 5)  (1527 325)  (1527 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1536 325)  (1536 325)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1537 325)  (1537 325)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1539 325)  (1539 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1540 325)  (1540 325)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1541 325)  (1541 325)  routing T_29_20.lc_trk_g0_3 <X> T_29_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1542 325)  (1542 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1545 325)  (1545 325)  routing T_29_20.lc_trk_g0_2 <X> T_29_20.input_2_2
 (36 5)  (1546 325)  (1546 325)  LC_2 Logic Functioning bit
 (37 5)  (1547 325)  (1547 325)  LC_2 Logic Functioning bit
 (41 5)  (1551 325)  (1551 325)  LC_2 Logic Functioning bit
 (42 5)  (1552 325)  (1552 325)  LC_2 Logic Functioning bit
 (14 6)  (1524 326)  (1524 326)  routing T_29_20.wire_logic_cluster/lc_4/out <X> T_29_20.lc_trk_g1_4
 (17 6)  (1527 326)  (1527 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1528 326)  (1528 326)  routing T_29_20.wire_logic_cluster/lc_5/out <X> T_29_20.lc_trk_g1_5
 (21 6)  (1531 326)  (1531 326)  routing T_29_20.bnr_op_7 <X> T_29_20.lc_trk_g1_7
 (22 6)  (1532 326)  (1532 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (1538 326)  (1538 326)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1539 326)  (1539 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1542 326)  (1542 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1544 326)  (1544 326)  routing T_29_20.lc_trk_g1_1 <X> T_29_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1546 326)  (1546 326)  LC_3 Logic Functioning bit
 (38 6)  (1548 326)  (1548 326)  LC_3 Logic Functioning bit
 (45 6)  (1555 326)  (1555 326)  LC_3 Logic Functioning bit
 (17 7)  (1527 327)  (1527 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1531 327)  (1531 327)  routing T_29_20.bnr_op_7 <X> T_29_20.lc_trk_g1_7
 (26 7)  (1536 327)  (1536 327)  routing T_29_20.lc_trk_g2_3 <X> T_29_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1538 327)  (1538 327)  routing T_29_20.lc_trk_g2_3 <X> T_29_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1539 327)  (1539 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1540 327)  (1540 327)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (1547 327)  (1547 327)  LC_3 Logic Functioning bit
 (39 7)  (1549 327)  (1549 327)  LC_3 Logic Functioning bit
 (40 7)  (1550 327)  (1550 327)  LC_3 Logic Functioning bit
 (41 7)  (1551 327)  (1551 327)  LC_3 Logic Functioning bit
 (42 7)  (1552 327)  (1552 327)  LC_3 Logic Functioning bit
 (43 7)  (1553 327)  (1553 327)  LC_3 Logic Functioning bit
 (48 7)  (1558 327)  (1558 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (1531 328)  (1531 328)  routing T_29_20.wire_logic_cluster/lc_3/out <X> T_29_20.lc_trk_g2_3
 (22 8)  (1532 328)  (1532 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1536 328)  (1536 328)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1538 328)  (1538 328)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 328)  (1539 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1540 328)  (1540 328)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 328)  (1541 328)  routing T_29_20.lc_trk_g1_4 <X> T_29_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 328)  (1542 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1544 328)  (1544 328)  routing T_29_20.lc_trk_g1_4 <X> T_29_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1546 328)  (1546 328)  LC_4 Logic Functioning bit
 (37 8)  (1547 328)  (1547 328)  LC_4 Logic Functioning bit
 (38 8)  (1548 328)  (1548 328)  LC_4 Logic Functioning bit
 (40 8)  (1550 328)  (1550 328)  LC_4 Logic Functioning bit
 (41 8)  (1551 328)  (1551 328)  LC_4 Logic Functioning bit
 (43 8)  (1553 328)  (1553 328)  LC_4 Logic Functioning bit
 (45 8)  (1555 328)  (1555 328)  LC_4 Logic Functioning bit
 (22 9)  (1532 329)  (1532 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1534 329)  (1534 329)  routing T_29_20.tnl_op_2 <X> T_29_20.lc_trk_g2_2
 (25 9)  (1535 329)  (1535 329)  routing T_29_20.tnl_op_2 <X> T_29_20.lc_trk_g2_2
 (26 9)  (1536 329)  (1536 329)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1537 329)  (1537 329)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 329)  (1539 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1540 329)  (1540 329)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1542 329)  (1542 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1546 329)  (1546 329)  LC_4 Logic Functioning bit
 (37 9)  (1547 329)  (1547 329)  LC_4 Logic Functioning bit
 (39 9)  (1549 329)  (1549 329)  LC_4 Logic Functioning bit
 (41 9)  (1551 329)  (1551 329)  LC_4 Logic Functioning bit
 (17 10)  (1527 330)  (1527 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1528 330)  (1528 330)  routing T_29_20.bnl_op_5 <X> T_29_20.lc_trk_g2_5
 (22 10)  (1532 330)  (1532 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1535 330)  (1535 330)  routing T_29_20.bnl_op_6 <X> T_29_20.lc_trk_g2_6
 (26 10)  (1536 330)  (1536 330)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1537 330)  (1537 330)  routing T_29_20.lc_trk_g1_5 <X> T_29_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1539 330)  (1539 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 330)  (1540 330)  routing T_29_20.lc_trk_g1_5 <X> T_29_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1541 330)  (1541 330)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 330)  (1542 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 330)  (1544 330)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1545 330)  (1545 330)  routing T_29_20.lc_trk_g2_5 <X> T_29_20.input_2_5
 (36 10)  (1546 330)  (1546 330)  LC_5 Logic Functioning bit
 (38 10)  (1548 330)  (1548 330)  LC_5 Logic Functioning bit
 (40 10)  (1550 330)  (1550 330)  LC_5 Logic Functioning bit
 (43 10)  (1553 330)  (1553 330)  LC_5 Logic Functioning bit
 (45 10)  (1555 330)  (1555 330)  LC_5 Logic Functioning bit
 (18 11)  (1528 331)  (1528 331)  routing T_29_20.bnl_op_5 <X> T_29_20.lc_trk_g2_5
 (22 11)  (1532 331)  (1532 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1535 331)  (1535 331)  routing T_29_20.bnl_op_6 <X> T_29_20.lc_trk_g2_6
 (26 11)  (1536 331)  (1536 331)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1538 331)  (1538 331)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 331)  (1539 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1541 331)  (1541 331)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1542 331)  (1542 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1543 331)  (1543 331)  routing T_29_20.lc_trk_g2_5 <X> T_29_20.input_2_5
 (36 11)  (1546 331)  (1546 331)  LC_5 Logic Functioning bit
 (37 11)  (1547 331)  (1547 331)  LC_5 Logic Functioning bit
 (38 11)  (1548 331)  (1548 331)  LC_5 Logic Functioning bit
 (39 11)  (1549 331)  (1549 331)  LC_5 Logic Functioning bit
 (40 11)  (1550 331)  (1550 331)  LC_5 Logic Functioning bit
 (43 11)  (1553 331)  (1553 331)  LC_5 Logic Functioning bit
 (17 12)  (1527 332)  (1527 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1528 332)  (1528 332)  routing T_29_20.wire_logic_cluster/lc_1/out <X> T_29_20.lc_trk_g3_1
 (26 12)  (1536 332)  (1536 332)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (1538 332)  (1538 332)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 332)  (1539 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 332)  (1540 332)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 332)  (1541 332)  routing T_29_20.lc_trk_g3_6 <X> T_29_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 332)  (1542 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1543 332)  (1543 332)  routing T_29_20.lc_trk_g3_6 <X> T_29_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1544 332)  (1544 332)  routing T_29_20.lc_trk_g3_6 <X> T_29_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1545 332)  (1545 332)  routing T_29_20.lc_trk_g2_6 <X> T_29_20.input_2_6
 (36 12)  (1546 332)  (1546 332)  LC_6 Logic Functioning bit
 (37 12)  (1547 332)  (1547 332)  LC_6 Logic Functioning bit
 (38 12)  (1548 332)  (1548 332)  LC_6 Logic Functioning bit
 (40 12)  (1550 332)  (1550 332)  LC_6 Logic Functioning bit
 (41 12)  (1551 332)  (1551 332)  LC_6 Logic Functioning bit
 (43 12)  (1553 332)  (1553 332)  LC_6 Logic Functioning bit
 (45 12)  (1555 332)  (1555 332)  LC_6 Logic Functioning bit
 (26 13)  (1536 333)  (1536 333)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1537 333)  (1537 333)  routing T_29_20.lc_trk_g1_7 <X> T_29_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 333)  (1539 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1540 333)  (1540 333)  routing T_29_20.lc_trk_g2_7 <X> T_29_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1541 333)  (1541 333)  routing T_29_20.lc_trk_g3_6 <X> T_29_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1542 333)  (1542 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1543 333)  (1543 333)  routing T_29_20.lc_trk_g2_6 <X> T_29_20.input_2_6
 (35 13)  (1545 333)  (1545 333)  routing T_29_20.lc_trk_g2_6 <X> T_29_20.input_2_6
 (36 13)  (1546 333)  (1546 333)  LC_6 Logic Functioning bit
 (37 13)  (1547 333)  (1547 333)  LC_6 Logic Functioning bit
 (39 13)  (1549 333)  (1549 333)  LC_6 Logic Functioning bit
 (41 13)  (1551 333)  (1551 333)  LC_6 Logic Functioning bit
 (0 14)  (1510 334)  (1510 334)  routing T_29_20.glb_netwk_4 <X> T_29_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1511 334)  (1511 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1531 334)  (1531 334)  routing T_29_20.wire_logic_cluster/lc_7/out <X> T_29_20.lc_trk_g3_7
 (22 14)  (1532 334)  (1532 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1535 334)  (1535 334)  routing T_29_20.wire_logic_cluster/lc_6/out <X> T_29_20.lc_trk_g3_6
 (26 14)  (1536 334)  (1536 334)  routing T_29_20.lc_trk_g0_7 <X> T_29_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1538 334)  (1538 334)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 334)  (1539 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1541 334)  (1541 334)  routing T_29_20.lc_trk_g3_7 <X> T_29_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1542 334)  (1542 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1543 334)  (1543 334)  routing T_29_20.lc_trk_g3_7 <X> T_29_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1544 334)  (1544 334)  routing T_29_20.lc_trk_g3_7 <X> T_29_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1546 334)  (1546 334)  LC_7 Logic Functioning bit
 (37 14)  (1547 334)  (1547 334)  LC_7 Logic Functioning bit
 (38 14)  (1548 334)  (1548 334)  LC_7 Logic Functioning bit
 (39 14)  (1549 334)  (1549 334)  LC_7 Logic Functioning bit
 (45 14)  (1555 334)  (1555 334)  LC_7 Logic Functioning bit
 (22 15)  (1532 335)  (1532 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1536 335)  (1536 335)  routing T_29_20.lc_trk_g0_7 <X> T_29_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1539 335)  (1539 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1540 335)  (1540 335)  routing T_29_20.lc_trk_g2_2 <X> T_29_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1541 335)  (1541 335)  routing T_29_20.lc_trk_g3_7 <X> T_29_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1547 335)  (1547 335)  LC_7 Logic Functioning bit
 (39 15)  (1549 335)  (1549 335)  LC_7 Logic Functioning bit
 (41 15)  (1551 335)  (1551 335)  LC_7 Logic Functioning bit
 (43 15)  (1553 335)  (1553 335)  LC_7 Logic Functioning bit
 (48 15)  (1558 335)  (1558 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_30_20

 (16 0)  (1580 320)  (1580 320)  routing T_30_20.sp4_v_b_9 <X> T_30_20.lc_trk_g0_1
 (17 0)  (1581 320)  (1581 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1582 320)  (1582 320)  routing T_30_20.sp4_v_b_9 <X> T_30_20.lc_trk_g0_1
 (22 0)  (1586 320)  (1586 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1588 320)  (1588 320)  routing T_30_20.top_op_3 <X> T_30_20.lc_trk_g0_3
 (29 0)  (1593 320)  (1593 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 320)  (1596 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1598 320)  (1598 320)  routing T_30_20.lc_trk_g1_0 <X> T_30_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1599 320)  (1599 320)  routing T_30_20.lc_trk_g1_7 <X> T_30_20.input_2_0
 (40 0)  (1604 320)  (1604 320)  LC_0 Logic Functioning bit
 (18 1)  (1582 321)  (1582 321)  routing T_30_20.sp4_v_b_9 <X> T_30_20.lc_trk_g0_1
 (21 1)  (1585 321)  (1585 321)  routing T_30_20.top_op_3 <X> T_30_20.lc_trk_g0_3
 (26 1)  (1590 321)  (1590 321)  routing T_30_20.lc_trk_g1_3 <X> T_30_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1591 321)  (1591 321)  routing T_30_20.lc_trk_g1_3 <X> T_30_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 321)  (1593 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1594 321)  (1594 321)  routing T_30_20.lc_trk_g0_3 <X> T_30_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1596 321)  (1596 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1598 321)  (1598 321)  routing T_30_20.lc_trk_g1_7 <X> T_30_20.input_2_0
 (35 1)  (1599 321)  (1599 321)  routing T_30_20.lc_trk_g1_7 <X> T_30_20.input_2_0
 (0 2)  (1564 322)  (1564 322)  routing T_30_20.glb_netwk_6 <X> T_30_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 322)  (1565 322)  routing T_30_20.glb_netwk_6 <X> T_30_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 322)  (1566 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1578 322)  (1578 322)  routing T_30_20.lft_op_4 <X> T_30_20.lc_trk_g0_4
 (17 2)  (1581 322)  (1581 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1582 322)  (1582 322)  routing T_30_20.wire_logic_cluster/lc_5/out <X> T_30_20.lc_trk_g0_5
 (15 3)  (1579 323)  (1579 323)  routing T_30_20.lft_op_4 <X> T_30_20.lc_trk_g0_4
 (17 3)  (1581 323)  (1581 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 4)  (1579 324)  (1579 324)  routing T_30_20.lft_op_1 <X> T_30_20.lc_trk_g1_1
 (17 4)  (1581 324)  (1581 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1582 324)  (1582 324)  routing T_30_20.lft_op_1 <X> T_30_20.lc_trk_g1_1
 (21 4)  (1585 324)  (1585 324)  routing T_30_20.lft_op_3 <X> T_30_20.lc_trk_g1_3
 (22 4)  (1586 324)  (1586 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1588 324)  (1588 324)  routing T_30_20.lft_op_3 <X> T_30_20.lc_trk_g1_3
 (25 4)  (1589 324)  (1589 324)  routing T_30_20.lft_op_2 <X> T_30_20.lc_trk_g1_2
 (26 4)  (1590 324)  (1590 324)  routing T_30_20.lc_trk_g2_6 <X> T_30_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1593 324)  (1593 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1595 324)  (1595 324)  routing T_30_20.lc_trk_g2_5 <X> T_30_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1596 324)  (1596 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1597 324)  (1597 324)  routing T_30_20.lc_trk_g2_5 <X> T_30_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (1599 324)  (1599 324)  routing T_30_20.lc_trk_g3_5 <X> T_30_20.input_2_2
 (37 4)  (1601 324)  (1601 324)  LC_2 Logic Functioning bit
 (41 4)  (1605 324)  (1605 324)  LC_2 Logic Functioning bit
 (42 4)  (1606 324)  (1606 324)  LC_2 Logic Functioning bit
 (43 4)  (1607 324)  (1607 324)  LC_2 Logic Functioning bit
 (14 5)  (1578 325)  (1578 325)  routing T_30_20.top_op_0 <X> T_30_20.lc_trk_g1_0
 (15 5)  (1579 325)  (1579 325)  routing T_30_20.top_op_0 <X> T_30_20.lc_trk_g1_0
 (17 5)  (1581 325)  (1581 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1586 325)  (1586 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1588 325)  (1588 325)  routing T_30_20.lft_op_2 <X> T_30_20.lc_trk_g1_2
 (26 5)  (1590 325)  (1590 325)  routing T_30_20.lc_trk_g2_6 <X> T_30_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1592 325)  (1592 325)  routing T_30_20.lc_trk_g2_6 <X> T_30_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 325)  (1593 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1596 325)  (1596 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1597 325)  (1597 325)  routing T_30_20.lc_trk_g3_5 <X> T_30_20.input_2_2
 (34 5)  (1598 325)  (1598 325)  routing T_30_20.lc_trk_g3_5 <X> T_30_20.input_2_2
 (36 5)  (1600 325)  (1600 325)  LC_2 Logic Functioning bit
 (37 5)  (1601 325)  (1601 325)  LC_2 Logic Functioning bit
 (40 5)  (1604 325)  (1604 325)  LC_2 Logic Functioning bit
 (42 5)  (1606 325)  (1606 325)  LC_2 Logic Functioning bit
 (43 5)  (1607 325)  (1607 325)  LC_2 Logic Functioning bit
 (15 6)  (1579 326)  (1579 326)  routing T_30_20.sp4_v_b_21 <X> T_30_20.lc_trk_g1_5
 (16 6)  (1580 326)  (1580 326)  routing T_30_20.sp4_v_b_21 <X> T_30_20.lc_trk_g1_5
 (17 6)  (1581 326)  (1581 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1585 326)  (1585 326)  routing T_30_20.lft_op_7 <X> T_30_20.lc_trk_g1_7
 (22 6)  (1586 326)  (1586 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1588 326)  (1588 326)  routing T_30_20.lft_op_7 <X> T_30_20.lc_trk_g1_7
 (25 6)  (1589 326)  (1589 326)  routing T_30_20.sp4_v_b_6 <X> T_30_20.lc_trk_g1_6
 (28 6)  (1592 326)  (1592 326)  routing T_30_20.lc_trk_g2_4 <X> T_30_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 326)  (1593 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1594 326)  (1594 326)  routing T_30_20.lc_trk_g2_4 <X> T_30_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 326)  (1596 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1597 326)  (1597 326)  routing T_30_20.lc_trk_g3_3 <X> T_30_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1598 326)  (1598 326)  routing T_30_20.lc_trk_g3_3 <X> T_30_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (1604 326)  (1604 326)  LC_3 Logic Functioning bit
 (42 6)  (1606 326)  (1606 326)  LC_3 Logic Functioning bit
 (22 7)  (1586 327)  (1586 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1587 327)  (1587 327)  routing T_30_20.sp4_v_b_6 <X> T_30_20.lc_trk_g1_6
 (31 7)  (1595 327)  (1595 327)  routing T_30_20.lc_trk_g3_3 <X> T_30_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (1604 327)  (1604 327)  LC_3 Logic Functioning bit
 (42 7)  (1606 327)  (1606 327)  LC_3 Logic Functioning bit
 (21 8)  (1585 328)  (1585 328)  routing T_30_20.sp4_v_t_22 <X> T_30_20.lc_trk_g2_3
 (22 8)  (1586 328)  (1586 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1587 328)  (1587 328)  routing T_30_20.sp4_v_t_22 <X> T_30_20.lc_trk_g2_3
 (25 8)  (1589 328)  (1589 328)  routing T_30_20.wire_logic_cluster/lc_2/out <X> T_30_20.lc_trk_g2_2
 (26 8)  (1590 328)  (1590 328)  routing T_30_20.lc_trk_g2_6 <X> T_30_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1591 328)  (1591 328)  routing T_30_20.lc_trk_g1_6 <X> T_30_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 328)  (1593 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 328)  (1594 328)  routing T_30_20.lc_trk_g1_6 <X> T_30_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 328)  (1596 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1597 328)  (1597 328)  routing T_30_20.lc_trk_g2_3 <X> T_30_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (1601 328)  (1601 328)  LC_4 Logic Functioning bit
 (38 8)  (1602 328)  (1602 328)  LC_4 Logic Functioning bit
 (39 8)  (1603 328)  (1603 328)  LC_4 Logic Functioning bit
 (50 8)  (1614 328)  (1614 328)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (1585 329)  (1585 329)  routing T_30_20.sp4_v_t_22 <X> T_30_20.lc_trk_g2_3
 (22 9)  (1586 329)  (1586 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1590 329)  (1590 329)  routing T_30_20.lc_trk_g2_6 <X> T_30_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1592 329)  (1592 329)  routing T_30_20.lc_trk_g2_6 <X> T_30_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1593 329)  (1593 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1594 329)  (1594 329)  routing T_30_20.lc_trk_g1_6 <X> T_30_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1595 329)  (1595 329)  routing T_30_20.lc_trk_g2_3 <X> T_30_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1600 329)  (1600 329)  LC_4 Logic Functioning bit
 (38 9)  (1602 329)  (1602 329)  LC_4 Logic Functioning bit
 (16 10)  (1580 330)  (1580 330)  routing T_30_20.sp12_v_t_10 <X> T_30_20.lc_trk_g2_5
 (17 10)  (1581 330)  (1581 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (1590 330)  (1590 330)  routing T_30_20.lc_trk_g0_5 <X> T_30_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1591 330)  (1591 330)  routing T_30_20.lc_trk_g1_5 <X> T_30_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 330)  (1593 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 330)  (1594 330)  routing T_30_20.lc_trk_g1_5 <X> T_30_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 330)  (1596 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1597 330)  (1597 330)  routing T_30_20.lc_trk_g2_2 <X> T_30_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (1601 330)  (1601 330)  LC_5 Logic Functioning bit
 (45 10)  (1609 330)  (1609 330)  LC_5 Logic Functioning bit
 (48 10)  (1612 330)  (1612 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1614 330)  (1614 330)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (1581 331)  (1581 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1586 331)  (1586 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1593 331)  (1593 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1595 331)  (1595 331)  routing T_30_20.lc_trk_g2_2 <X> T_30_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (1601 331)  (1601 331)  LC_5 Logic Functioning bit
 (39 11)  (1603 331)  (1603 331)  LC_5 Logic Functioning bit
 (40 11)  (1604 331)  (1604 331)  LC_5 Logic Functioning bit
 (21 12)  (1585 332)  (1585 332)  routing T_30_20.sp4_h_r_43 <X> T_30_20.lc_trk_g3_3
 (22 12)  (1586 332)  (1586 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1587 332)  (1587 332)  routing T_30_20.sp4_h_r_43 <X> T_30_20.lc_trk_g3_3
 (24 12)  (1588 332)  (1588 332)  routing T_30_20.sp4_h_r_43 <X> T_30_20.lc_trk_g3_3
 (26 12)  (1590 332)  (1590 332)  routing T_30_20.lc_trk_g0_4 <X> T_30_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1591 332)  (1591 332)  routing T_30_20.lc_trk_g1_2 <X> T_30_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 332)  (1593 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 332)  (1596 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1597 332)  (1597 332)  routing T_30_20.lc_trk_g3_2 <X> T_30_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1598 332)  (1598 332)  routing T_30_20.lc_trk_g3_2 <X> T_30_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (1604 332)  (1604 332)  LC_6 Logic Functioning bit
 (21 13)  (1585 333)  (1585 333)  routing T_30_20.sp4_h_r_43 <X> T_30_20.lc_trk_g3_3
 (22 13)  (1586 333)  (1586 333)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1588 333)  (1588 333)  routing T_30_20.tnl_op_2 <X> T_30_20.lc_trk_g3_2
 (25 13)  (1589 333)  (1589 333)  routing T_30_20.tnl_op_2 <X> T_30_20.lc_trk_g3_2
 (29 13)  (1593 333)  (1593 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 333)  (1594 333)  routing T_30_20.lc_trk_g1_2 <X> T_30_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1595 333)  (1595 333)  routing T_30_20.lc_trk_g3_2 <X> T_30_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1596 333)  (1596 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1598 333)  (1598 333)  routing T_30_20.lc_trk_g1_1 <X> T_30_20.input_2_6
 (15 14)  (1579 334)  (1579 334)  routing T_30_20.sp4_h_r_45 <X> T_30_20.lc_trk_g3_5
 (16 14)  (1580 334)  (1580 334)  routing T_30_20.sp4_h_r_45 <X> T_30_20.lc_trk_g3_5
 (17 14)  (1581 334)  (1581 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1582 334)  (1582 334)  routing T_30_20.sp4_h_r_45 <X> T_30_20.lc_trk_g3_5
 (18 15)  (1582 335)  (1582 335)  routing T_30_20.sp4_h_r_45 <X> T_30_20.lc_trk_g3_5


LogicTile_31_20

 (4 11)  (1622 331)  (1622 331)  routing T_31_20.sp4_v_b_1 <X> T_31_20.sp4_h_l_43
 (13 11)  (1631 331)  (1631 331)  routing T_31_20.sp4_v_b_3 <X> T_31_20.sp4_h_l_45


LogicTile_32_20

 (27 0)  (1699 320)  (1699 320)  routing T_32_20.lc_trk_g1_0 <X> T_32_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1701 320)  (1701 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1704 320)  (1704 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1709 320)  (1709 320)  LC_0 Logic Functioning bit
 (39 0)  (1711 320)  (1711 320)  LC_0 Logic Functioning bit
 (41 0)  (1713 320)  (1713 320)  LC_0 Logic Functioning bit
 (43 0)  (1715 320)  (1715 320)  LC_0 Logic Functioning bit
 (45 0)  (1717 320)  (1717 320)  LC_0 Logic Functioning bit
 (37 1)  (1709 321)  (1709 321)  LC_0 Logic Functioning bit
 (39 1)  (1711 321)  (1711 321)  LC_0 Logic Functioning bit
 (41 1)  (1713 321)  (1713 321)  LC_0 Logic Functioning bit
 (43 1)  (1715 321)  (1715 321)  LC_0 Logic Functioning bit
 (49 1)  (1721 321)  (1721 321)  Carry_In_Mux bit 

 (0 2)  (1672 322)  (1672 322)  routing T_32_20.glb_netwk_6 <X> T_32_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 322)  (1673 322)  routing T_32_20.glb_netwk_6 <X> T_32_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 322)  (1674 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (1686 324)  (1686 324)  routing T_32_20.wire_logic_cluster/lc_0/out <X> T_32_20.lc_trk_g1_0
 (17 5)  (1689 325)  (1689 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (1 14)  (1673 334)  (1673 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1672 335)  (1672 335)  routing T_32_20.glb_netwk_2 <X> T_32_20.wire_logic_cluster/lc_7/s_r


IO_Tile_0_19

 (12 2)  (5 306)  (5 306)  routing T_0_19.span4_horz_31 <X> T_0_19.span4_vert_t_13


LogicTile_2_19

 (9 10)  (81 314)  (81 314)  routing T_2_19.sp4_h_r_4 <X> T_2_19.sp4_h_l_42
 (10 10)  (82 314)  (82 314)  routing T_2_19.sp4_h_r_4 <X> T_2_19.sp4_h_l_42


LogicTile_3_19

 (1 3)  (127 307)  (127 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_10_19

 (3 10)  (495 314)  (495 314)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_h_l_22
 (3 11)  (495 315)  (495 315)  routing T_10_19.sp12_h_r_1 <X> T_10_19.sp12_h_l_22


LogicTile_22_19

 (3 10)  (1147 314)  (1147 314)  routing T_22_19.sp12_h_r_1 <X> T_22_19.sp12_h_l_22
 (3 11)  (1147 315)  (1147 315)  routing T_22_19.sp12_h_r_1 <X> T_22_19.sp12_h_l_22


LogicTile_28_19

 (27 0)  (1483 304)  (1483 304)  routing T_28_19.lc_trk_g1_6 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 304)  (1485 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 304)  (1486 304)  routing T_28_19.lc_trk_g1_6 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 304)  (1488 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 304)  (1491 304)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_0
 (36 0)  (1492 304)  (1492 304)  LC_0 Logic Functioning bit
 (37 0)  (1493 304)  (1493 304)  LC_0 Logic Functioning bit
 (38 0)  (1494 304)  (1494 304)  LC_0 Logic Functioning bit
 (39 0)  (1495 304)  (1495 304)  LC_0 Logic Functioning bit
 (44 0)  (1500 304)  (1500 304)  LC_0 Logic Functioning bit
 (30 1)  (1486 305)  (1486 305)  routing T_28_19.lc_trk_g1_6 <X> T_28_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1488 305)  (1488 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1489 305)  (1489 305)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_0
 (35 1)  (1491 305)  (1491 305)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_0
 (36 1)  (1492 305)  (1492 305)  LC_0 Logic Functioning bit
 (37 1)  (1493 305)  (1493 305)  LC_0 Logic Functioning bit
 (38 1)  (1494 305)  (1494 305)  LC_0 Logic Functioning bit
 (39 1)  (1495 305)  (1495 305)  LC_0 Logic Functioning bit
 (49 1)  (1505 305)  (1505 305)  Carry_In_Mux bit 

 (14 2)  (1470 306)  (1470 306)  routing T_28_19.bnr_op_4 <X> T_28_19.lc_trk_g0_4
 (27 2)  (1483 306)  (1483 306)  routing T_28_19.lc_trk_g1_7 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 306)  (1485 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 306)  (1486 306)  routing T_28_19.lc_trk_g1_7 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 306)  (1488 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 306)  (1492 306)  LC_1 Logic Functioning bit
 (37 2)  (1493 306)  (1493 306)  LC_1 Logic Functioning bit
 (38 2)  (1494 306)  (1494 306)  LC_1 Logic Functioning bit
 (39 2)  (1495 306)  (1495 306)  LC_1 Logic Functioning bit
 (44 2)  (1500 306)  (1500 306)  LC_1 Logic Functioning bit
 (14 3)  (1470 307)  (1470 307)  routing T_28_19.bnr_op_4 <X> T_28_19.lc_trk_g0_4
 (17 3)  (1473 307)  (1473 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (30 3)  (1486 307)  (1486 307)  routing T_28_19.lc_trk_g1_7 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1488 307)  (1488 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1489 307)  (1489 307)  routing T_28_19.lc_trk_g3_0 <X> T_28_19.input_2_1
 (34 3)  (1490 307)  (1490 307)  routing T_28_19.lc_trk_g3_0 <X> T_28_19.input_2_1
 (36 3)  (1492 307)  (1492 307)  LC_1 Logic Functioning bit
 (37 3)  (1493 307)  (1493 307)  LC_1 Logic Functioning bit
 (38 3)  (1494 307)  (1494 307)  LC_1 Logic Functioning bit
 (39 3)  (1495 307)  (1495 307)  LC_1 Logic Functioning bit
 (27 4)  (1483 308)  (1483 308)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1484 308)  (1484 308)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 308)  (1485 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 308)  (1486 308)  routing T_28_19.lc_trk_g3_4 <X> T_28_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 308)  (1488 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1491 308)  (1491 308)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_2
 (36 4)  (1492 308)  (1492 308)  LC_2 Logic Functioning bit
 (37 4)  (1493 308)  (1493 308)  LC_2 Logic Functioning bit
 (38 4)  (1494 308)  (1494 308)  LC_2 Logic Functioning bit
 (39 4)  (1495 308)  (1495 308)  LC_2 Logic Functioning bit
 (44 4)  (1500 308)  (1500 308)  LC_2 Logic Functioning bit
 (32 5)  (1488 309)  (1488 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1489 309)  (1489 309)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_2
 (35 5)  (1491 309)  (1491 309)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_2
 (36 5)  (1492 309)  (1492 309)  LC_2 Logic Functioning bit
 (37 5)  (1493 309)  (1493 309)  LC_2 Logic Functioning bit
 (38 5)  (1494 309)  (1494 309)  LC_2 Logic Functioning bit
 (39 5)  (1495 309)  (1495 309)  LC_2 Logic Functioning bit
 (21 6)  (1477 310)  (1477 310)  routing T_28_19.bnr_op_7 <X> T_28_19.lc_trk_g1_7
 (22 6)  (1478 310)  (1478 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (1481 310)  (1481 310)  routing T_28_19.bnr_op_6 <X> T_28_19.lc_trk_g1_6
 (29 6)  (1485 310)  (1485 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 310)  (1486 310)  routing T_28_19.lc_trk_g0_4 <X> T_28_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 310)  (1488 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 310)  (1492 310)  LC_3 Logic Functioning bit
 (37 6)  (1493 310)  (1493 310)  LC_3 Logic Functioning bit
 (38 6)  (1494 310)  (1494 310)  LC_3 Logic Functioning bit
 (39 6)  (1495 310)  (1495 310)  LC_3 Logic Functioning bit
 (44 6)  (1500 310)  (1500 310)  LC_3 Logic Functioning bit
 (21 7)  (1477 311)  (1477 311)  routing T_28_19.bnr_op_7 <X> T_28_19.lc_trk_g1_7
 (22 7)  (1478 311)  (1478 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1481 311)  (1481 311)  routing T_28_19.bnr_op_6 <X> T_28_19.lc_trk_g1_6
 (32 7)  (1488 311)  (1488 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1489 311)  (1489 311)  routing T_28_19.lc_trk_g3_0 <X> T_28_19.input_2_3
 (34 7)  (1490 311)  (1490 311)  routing T_28_19.lc_trk_g3_0 <X> T_28_19.input_2_3
 (36 7)  (1492 311)  (1492 311)  LC_3 Logic Functioning bit
 (37 7)  (1493 311)  (1493 311)  LC_3 Logic Functioning bit
 (38 7)  (1494 311)  (1494 311)  LC_3 Logic Functioning bit
 (39 7)  (1495 311)  (1495 311)  LC_3 Logic Functioning bit
 (28 8)  (1484 312)  (1484 312)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 312)  (1485 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 312)  (1486 312)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 312)  (1488 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 312)  (1491 312)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_4
 (36 8)  (1492 312)  (1492 312)  LC_4 Logic Functioning bit
 (37 8)  (1493 312)  (1493 312)  LC_4 Logic Functioning bit
 (38 8)  (1494 312)  (1494 312)  LC_4 Logic Functioning bit
 (39 8)  (1495 312)  (1495 312)  LC_4 Logic Functioning bit
 (44 8)  (1500 312)  (1500 312)  LC_4 Logic Functioning bit
 (30 9)  (1486 313)  (1486 313)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1488 313)  (1488 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1489 313)  (1489 313)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_4
 (35 9)  (1491 313)  (1491 313)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_4
 (36 9)  (1492 313)  (1492 313)  LC_4 Logic Functioning bit
 (37 9)  (1493 313)  (1493 313)  LC_4 Logic Functioning bit
 (38 9)  (1494 313)  (1494 313)  LC_4 Logic Functioning bit
 (39 9)  (1495 313)  (1495 313)  LC_4 Logic Functioning bit
 (52 9)  (1508 313)  (1508 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (1471 314)  (1471 314)  routing T_28_19.rgt_op_5 <X> T_28_19.lc_trk_g2_5
 (17 10)  (1473 314)  (1473 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1474 314)  (1474 314)  routing T_28_19.rgt_op_5 <X> T_28_19.lc_trk_g2_5
 (21 10)  (1477 314)  (1477 314)  routing T_28_19.rgt_op_7 <X> T_28_19.lc_trk_g2_7
 (22 10)  (1478 314)  (1478 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1480 314)  (1480 314)  routing T_28_19.rgt_op_7 <X> T_28_19.lc_trk_g2_7
 (27 10)  (1483 314)  (1483 314)  routing T_28_19.lc_trk_g3_5 <X> T_28_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 314)  (1484 314)  routing T_28_19.lc_trk_g3_5 <X> T_28_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 314)  (1485 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 314)  (1486 314)  routing T_28_19.lc_trk_g3_5 <X> T_28_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 314)  (1488 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 314)  (1492 314)  LC_5 Logic Functioning bit
 (37 10)  (1493 314)  (1493 314)  LC_5 Logic Functioning bit
 (38 10)  (1494 314)  (1494 314)  LC_5 Logic Functioning bit
 (39 10)  (1495 314)  (1495 314)  LC_5 Logic Functioning bit
 (44 10)  (1500 314)  (1500 314)  LC_5 Logic Functioning bit
 (22 11)  (1478 315)  (1478 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1480 315)  (1480 315)  routing T_28_19.tnl_op_6 <X> T_28_19.lc_trk_g2_6
 (25 11)  (1481 315)  (1481 315)  routing T_28_19.tnl_op_6 <X> T_28_19.lc_trk_g2_6
 (32 11)  (1488 315)  (1488 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1489 315)  (1489 315)  routing T_28_19.lc_trk_g3_0 <X> T_28_19.input_2_5
 (34 11)  (1490 315)  (1490 315)  routing T_28_19.lc_trk_g3_0 <X> T_28_19.input_2_5
 (36 11)  (1492 315)  (1492 315)  LC_5 Logic Functioning bit
 (37 11)  (1493 315)  (1493 315)  LC_5 Logic Functioning bit
 (38 11)  (1494 315)  (1494 315)  LC_5 Logic Functioning bit
 (39 11)  (1495 315)  (1495 315)  LC_5 Logic Functioning bit
 (27 12)  (1483 316)  (1483 316)  routing T_28_19.lc_trk_g3_6 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1484 316)  (1484 316)  routing T_28_19.lc_trk_g3_6 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 316)  (1485 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 316)  (1486 316)  routing T_28_19.lc_trk_g3_6 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 316)  (1488 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 316)  (1491 316)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_6
 (36 12)  (1492 316)  (1492 316)  LC_6 Logic Functioning bit
 (37 12)  (1493 316)  (1493 316)  LC_6 Logic Functioning bit
 (38 12)  (1494 316)  (1494 316)  LC_6 Logic Functioning bit
 (39 12)  (1495 316)  (1495 316)  LC_6 Logic Functioning bit
 (44 12)  (1500 316)  (1500 316)  LC_6 Logic Functioning bit
 (15 13)  (1471 317)  (1471 317)  routing T_28_19.sp4_v_t_29 <X> T_28_19.lc_trk_g3_0
 (16 13)  (1472 317)  (1472 317)  routing T_28_19.sp4_v_t_29 <X> T_28_19.lc_trk_g3_0
 (17 13)  (1473 317)  (1473 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (30 13)  (1486 317)  (1486 317)  routing T_28_19.lc_trk_g3_6 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1488 317)  (1488 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1489 317)  (1489 317)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_6
 (35 13)  (1491 317)  (1491 317)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.input_2_6
 (36 13)  (1492 317)  (1492 317)  LC_6 Logic Functioning bit
 (37 13)  (1493 317)  (1493 317)  LC_6 Logic Functioning bit
 (38 13)  (1494 317)  (1494 317)  LC_6 Logic Functioning bit
 (39 13)  (1495 317)  (1495 317)  LC_6 Logic Functioning bit
 (14 14)  (1470 318)  (1470 318)  routing T_28_19.rgt_op_4 <X> T_28_19.lc_trk_g3_4
 (15 14)  (1471 318)  (1471 318)  routing T_28_19.tnr_op_5 <X> T_28_19.lc_trk_g3_5
 (17 14)  (1473 318)  (1473 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (1484 318)  (1484 318)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 318)  (1485 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 318)  (1486 318)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 318)  (1488 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 318)  (1491 318)  routing T_28_19.lc_trk_g2_5 <X> T_28_19.input_2_7
 (36 14)  (1492 318)  (1492 318)  LC_7 Logic Functioning bit
 (37 14)  (1493 318)  (1493 318)  LC_7 Logic Functioning bit
 (38 14)  (1494 318)  (1494 318)  LC_7 Logic Functioning bit
 (39 14)  (1495 318)  (1495 318)  LC_7 Logic Functioning bit
 (44 14)  (1500 318)  (1500 318)  LC_7 Logic Functioning bit
 (15 15)  (1471 319)  (1471 319)  routing T_28_19.rgt_op_4 <X> T_28_19.lc_trk_g3_4
 (17 15)  (1473 319)  (1473 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1478 319)  (1478 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1480 319)  (1480 319)  routing T_28_19.tnr_op_6 <X> T_28_19.lc_trk_g3_6
 (30 15)  (1486 319)  (1486 319)  routing T_28_19.lc_trk_g2_6 <X> T_28_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1488 319)  (1488 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1489 319)  (1489 319)  routing T_28_19.lc_trk_g2_5 <X> T_28_19.input_2_7
 (36 15)  (1492 319)  (1492 319)  LC_7 Logic Functioning bit
 (37 15)  (1493 319)  (1493 319)  LC_7 Logic Functioning bit
 (38 15)  (1494 319)  (1494 319)  LC_7 Logic Functioning bit
 (39 15)  (1495 319)  (1495 319)  LC_7 Logic Functioning bit


LogicTile_29_19

 (16 0)  (1526 304)  (1526 304)  routing T_29_19.sp4_v_b_9 <X> T_29_19.lc_trk_g0_1
 (17 0)  (1527 304)  (1527 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1528 304)  (1528 304)  routing T_29_19.sp4_v_b_9 <X> T_29_19.lc_trk_g0_1
 (21 0)  (1531 304)  (1531 304)  routing T_29_19.wire_logic_cluster/lc_3/out <X> T_29_19.lc_trk_g0_3
 (22 0)  (1532 304)  (1532 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1537 304)  (1537 304)  routing T_29_19.lc_trk_g3_0 <X> T_29_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1538 304)  (1538 304)  routing T_29_19.lc_trk_g3_0 <X> T_29_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1539 304)  (1539 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1542 304)  (1542 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1544 304)  (1544 304)  routing T_29_19.lc_trk_g1_0 <X> T_29_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (1550 304)  (1550 304)  LC_0 Logic Functioning bit
 (18 1)  (1528 305)  (1528 305)  routing T_29_19.sp4_v_b_9 <X> T_29_19.lc_trk_g0_1
 (26 1)  (1536 305)  (1536 305)  routing T_29_19.lc_trk_g3_3 <X> T_29_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1537 305)  (1537 305)  routing T_29_19.lc_trk_g3_3 <X> T_29_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1538 305)  (1538 305)  routing T_29_19.lc_trk_g3_3 <X> T_29_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 305)  (1539 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1542 305)  (1542 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1544 305)  (1544 305)  routing T_29_19.lc_trk_g1_1 <X> T_29_19.input_2_0
 (0 2)  (1510 306)  (1510 306)  routing T_29_19.glb_netwk_6 <X> T_29_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 306)  (1511 306)  routing T_29_19.glb_netwk_6 <X> T_29_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 306)  (1512 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1537 306)  (1537 306)  routing T_29_19.lc_trk_g3_1 <X> T_29_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1538 306)  (1538 306)  routing T_29_19.lc_trk_g3_1 <X> T_29_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1539 306)  (1539 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1541 306)  (1541 306)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1542 306)  (1542 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1543 306)  (1543 306)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1544 306)  (1544 306)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1546 306)  (1546 306)  LC_1 Logic Functioning bit
 (37 2)  (1547 306)  (1547 306)  LC_1 Logic Functioning bit
 (38 2)  (1548 306)  (1548 306)  LC_1 Logic Functioning bit
 (39 2)  (1549 306)  (1549 306)  LC_1 Logic Functioning bit
 (41 2)  (1551 306)  (1551 306)  LC_1 Logic Functioning bit
 (43 2)  (1553 306)  (1553 306)  LC_1 Logic Functioning bit
 (45 2)  (1555 306)  (1555 306)  LC_1 Logic Functioning bit
 (22 3)  (1532 307)  (1532 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1534 307)  (1534 307)  routing T_29_19.top_op_6 <X> T_29_19.lc_trk_g0_6
 (25 3)  (1535 307)  (1535 307)  routing T_29_19.top_op_6 <X> T_29_19.lc_trk_g0_6
 (28 3)  (1538 307)  (1538 307)  routing T_29_19.lc_trk_g2_1 <X> T_29_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1539 307)  (1539 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (1550 307)  (1550 307)  LC_1 Logic Functioning bit
 (42 3)  (1552 307)  (1552 307)  LC_1 Logic Functioning bit
 (17 4)  (1527 308)  (1527 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1528 308)  (1528 308)  routing T_29_19.wire_logic_cluster/lc_1/out <X> T_29_19.lc_trk_g1_1
 (22 4)  (1532 308)  (1532 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1534 308)  (1534 308)  routing T_29_19.bot_op_3 <X> T_29_19.lc_trk_g1_3
 (25 4)  (1535 308)  (1535 308)  routing T_29_19.lft_op_2 <X> T_29_19.lc_trk_g1_2
 (14 5)  (1524 309)  (1524 309)  routing T_29_19.top_op_0 <X> T_29_19.lc_trk_g1_0
 (15 5)  (1525 309)  (1525 309)  routing T_29_19.top_op_0 <X> T_29_19.lc_trk_g1_0
 (17 5)  (1527 309)  (1527 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1532 309)  (1532 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1534 309)  (1534 309)  routing T_29_19.lft_op_2 <X> T_29_19.lc_trk_g1_2
 (14 6)  (1524 310)  (1524 310)  routing T_29_19.wire_logic_cluster/lc_4/out <X> T_29_19.lc_trk_g1_4
 (15 6)  (1525 310)  (1525 310)  routing T_29_19.top_op_5 <X> T_29_19.lc_trk_g1_5
 (17 6)  (1527 310)  (1527 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1531 310)  (1531 310)  routing T_29_19.lft_op_7 <X> T_29_19.lc_trk_g1_7
 (22 6)  (1532 310)  (1532 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1534 310)  (1534 310)  routing T_29_19.lft_op_7 <X> T_29_19.lc_trk_g1_7
 (31 6)  (1541 310)  (1541 310)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1542 310)  (1542 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1543 310)  (1543 310)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1544 310)  (1544 310)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1546 310)  (1546 310)  LC_3 Logic Functioning bit
 (39 6)  (1549 310)  (1549 310)  LC_3 Logic Functioning bit
 (41 6)  (1551 310)  (1551 310)  LC_3 Logic Functioning bit
 (43 6)  (1553 310)  (1553 310)  LC_3 Logic Functioning bit
 (45 6)  (1555 310)  (1555 310)  LC_3 Logic Functioning bit
 (17 7)  (1527 311)  (1527 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1528 311)  (1528 311)  routing T_29_19.top_op_5 <X> T_29_19.lc_trk_g1_5
 (26 7)  (1536 311)  (1536 311)  routing T_29_19.lc_trk_g0_3 <X> T_29_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1539 311)  (1539 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1542 311)  (1542 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1543 311)  (1543 311)  routing T_29_19.lc_trk_g2_3 <X> T_29_19.input_2_3
 (35 7)  (1545 311)  (1545 311)  routing T_29_19.lc_trk_g2_3 <X> T_29_19.input_2_3
 (37 7)  (1547 311)  (1547 311)  LC_3 Logic Functioning bit
 (38 7)  (1548 311)  (1548 311)  LC_3 Logic Functioning bit
 (40 7)  (1550 311)  (1550 311)  LC_3 Logic Functioning bit
 (42 7)  (1552 311)  (1552 311)  LC_3 Logic Functioning bit
 (17 8)  (1527 312)  (1527 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1528 312)  (1528 312)  routing T_29_19.wire_logic_cluster/lc_1/out <X> T_29_19.lc_trk_g2_1
 (21 8)  (1531 312)  (1531 312)  routing T_29_19.bnl_op_3 <X> T_29_19.lc_trk_g2_3
 (22 8)  (1532 312)  (1532 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (1536 312)  (1536 312)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1537 312)  (1537 312)  routing T_29_19.lc_trk_g1_2 <X> T_29_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 312)  (1539 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 312)  (1541 312)  routing T_29_19.lc_trk_g1_4 <X> T_29_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 312)  (1542 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1544 312)  (1544 312)  routing T_29_19.lc_trk_g1_4 <X> T_29_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1546 312)  (1546 312)  LC_4 Logic Functioning bit
 (37 8)  (1547 312)  (1547 312)  LC_4 Logic Functioning bit
 (38 8)  (1548 312)  (1548 312)  LC_4 Logic Functioning bit
 (39 8)  (1549 312)  (1549 312)  LC_4 Logic Functioning bit
 (45 8)  (1555 312)  (1555 312)  LC_4 Logic Functioning bit
 (21 9)  (1531 313)  (1531 313)  routing T_29_19.bnl_op_3 <X> T_29_19.lc_trk_g2_3
 (27 9)  (1537 313)  (1537 313)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1538 313)  (1538 313)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 313)  (1539 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1540 313)  (1540 313)  routing T_29_19.lc_trk_g1_2 <X> T_29_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1546 313)  (1546 313)  LC_4 Logic Functioning bit
 (38 9)  (1548 313)  (1548 313)  LC_4 Logic Functioning bit
 (40 9)  (1550 313)  (1550 313)  LC_4 Logic Functioning bit
 (42 9)  (1552 313)  (1552 313)  LC_4 Logic Functioning bit
 (17 10)  (1527 314)  (1527 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1528 314)  (1528 314)  routing T_29_19.wire_logic_cluster/lc_5/out <X> T_29_19.lc_trk_g2_5
 (21 10)  (1531 314)  (1531 314)  routing T_29_19.wire_logic_cluster/lc_7/out <X> T_29_19.lc_trk_g2_7
 (22 10)  (1532 314)  (1532 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1536 314)  (1536 314)  routing T_29_19.lc_trk_g2_5 <X> T_29_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1537 314)  (1537 314)  routing T_29_19.lc_trk_g1_7 <X> T_29_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1539 314)  (1539 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 314)  (1540 314)  routing T_29_19.lc_trk_g1_7 <X> T_29_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1541 314)  (1541 314)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 314)  (1542 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1543 314)  (1543 314)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1544 314)  (1544 314)  routing T_29_19.lc_trk_g3_5 <X> T_29_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1546 314)  (1546 314)  LC_5 Logic Functioning bit
 (37 10)  (1547 314)  (1547 314)  LC_5 Logic Functioning bit
 (38 10)  (1548 314)  (1548 314)  LC_5 Logic Functioning bit
 (39 10)  (1549 314)  (1549 314)  LC_5 Logic Functioning bit
 (41 10)  (1551 314)  (1551 314)  LC_5 Logic Functioning bit
 (43 10)  (1553 314)  (1553 314)  LC_5 Logic Functioning bit
 (45 10)  (1555 314)  (1555 314)  LC_5 Logic Functioning bit
 (28 11)  (1538 315)  (1538 315)  routing T_29_19.lc_trk_g2_5 <X> T_29_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 315)  (1539 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1540 315)  (1540 315)  routing T_29_19.lc_trk_g1_7 <X> T_29_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (1550 315)  (1550 315)  LC_5 Logic Functioning bit
 (42 11)  (1552 315)  (1552 315)  LC_5 Logic Functioning bit
 (5 12)  (1515 316)  (1515 316)  routing T_29_19.sp4_v_t_44 <X> T_29_19.sp4_h_r_9
 (14 12)  (1524 316)  (1524 316)  routing T_29_19.bnl_op_0 <X> T_29_19.lc_trk_g3_0
 (17 12)  (1527 316)  (1527 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1528 316)  (1528 316)  routing T_29_19.bnl_op_1 <X> T_29_19.lc_trk_g3_1
 (21 12)  (1531 316)  (1531 316)  routing T_29_19.wire_logic_cluster/lc_3/out <X> T_29_19.lc_trk_g3_3
 (22 12)  (1532 316)  (1532 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (1536 316)  (1536 316)  routing T_29_19.lc_trk_g0_6 <X> T_29_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1538 316)  (1538 316)  routing T_29_19.lc_trk_g2_5 <X> T_29_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1539 316)  (1539 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1540 316)  (1540 316)  routing T_29_19.lc_trk_g2_5 <X> T_29_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1541 316)  (1541 316)  routing T_29_19.lc_trk_g2_7 <X> T_29_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1542 316)  (1542 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1543 316)  (1543 316)  routing T_29_19.lc_trk_g2_7 <X> T_29_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1545 316)  (1545 316)  routing T_29_19.lc_trk_g1_5 <X> T_29_19.input_2_6
 (40 12)  (1550 316)  (1550 316)  LC_6 Logic Functioning bit
 (14 13)  (1524 317)  (1524 317)  routing T_29_19.bnl_op_0 <X> T_29_19.lc_trk_g3_0
 (17 13)  (1527 317)  (1527 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (1528 317)  (1528 317)  routing T_29_19.bnl_op_1 <X> T_29_19.lc_trk_g3_1
 (26 13)  (1536 317)  (1536 317)  routing T_29_19.lc_trk_g0_6 <X> T_29_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 317)  (1539 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1541 317)  (1541 317)  routing T_29_19.lc_trk_g2_7 <X> T_29_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1542 317)  (1542 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1544 317)  (1544 317)  routing T_29_19.lc_trk_g1_5 <X> T_29_19.input_2_6
 (0 14)  (1510 318)  (1510 318)  routing T_29_19.glb_netwk_4 <X> T_29_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1511 318)  (1511 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1525 318)  (1525 318)  routing T_29_19.sp4_v_t_32 <X> T_29_19.lc_trk_g3_5
 (16 14)  (1526 318)  (1526 318)  routing T_29_19.sp4_v_t_32 <X> T_29_19.lc_trk_g3_5
 (17 14)  (1527 318)  (1527 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1531 318)  (1531 318)  routing T_29_19.rgt_op_7 <X> T_29_19.lc_trk_g3_7
 (22 14)  (1532 318)  (1532 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1534 318)  (1534 318)  routing T_29_19.rgt_op_7 <X> T_29_19.lc_trk_g3_7
 (26 14)  (1536 318)  (1536 318)  routing T_29_19.lc_trk_g2_7 <X> T_29_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1537 318)  (1537 318)  routing T_29_19.lc_trk_g1_3 <X> T_29_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 318)  (1539 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1541 318)  (1541 318)  routing T_29_19.lc_trk_g3_7 <X> T_29_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1542 318)  (1542 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1543 318)  (1543 318)  routing T_29_19.lc_trk_g3_7 <X> T_29_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1544 318)  (1544 318)  routing T_29_19.lc_trk_g3_7 <X> T_29_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1546 318)  (1546 318)  LC_7 Logic Functioning bit
 (38 14)  (1548 318)  (1548 318)  LC_7 Logic Functioning bit
 (40 14)  (1550 318)  (1550 318)  LC_7 Logic Functioning bit
 (43 14)  (1553 318)  (1553 318)  LC_7 Logic Functioning bit
 (45 14)  (1555 318)  (1555 318)  LC_7 Logic Functioning bit
 (26 15)  (1536 319)  (1536 319)  routing T_29_19.lc_trk_g2_7 <X> T_29_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1538 319)  (1538 319)  routing T_29_19.lc_trk_g2_7 <X> T_29_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1539 319)  (1539 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1540 319)  (1540 319)  routing T_29_19.lc_trk_g1_3 <X> T_29_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1541 319)  (1541 319)  routing T_29_19.lc_trk_g3_7 <X> T_29_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1542 319)  (1542 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1546 319)  (1546 319)  LC_7 Logic Functioning bit
 (37 15)  (1547 319)  (1547 319)  LC_7 Logic Functioning bit
 (38 15)  (1548 319)  (1548 319)  LC_7 Logic Functioning bit
 (39 15)  (1549 319)  (1549 319)  LC_7 Logic Functioning bit
 (41 15)  (1551 319)  (1551 319)  LC_7 Logic Functioning bit
 (42 15)  (1552 319)  (1552 319)  LC_7 Logic Functioning bit


LogicTile_30_19

 (14 0)  (1578 304)  (1578 304)  routing T_30_19.lft_op_0 <X> T_30_19.lc_trk_g0_0
 (44 0)  (1608 304)  (1608 304)  LC_0 Logic Functioning bit
 (15 1)  (1579 305)  (1579 305)  routing T_30_19.lft_op_0 <X> T_30_19.lc_trk_g0_0
 (17 1)  (1581 305)  (1581 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (1596 305)  (1596 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (50 1)  (1614 305)  (1614 305)  Carry_In_Mux bit 

 (44 2)  (1608 306)  (1608 306)  LC_1 Logic Functioning bit
 (22 3)  (1586 307)  (1586 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1588 307)  (1588 307)  routing T_30_19.top_op_6 <X> T_30_19.lc_trk_g0_6
 (25 3)  (1589 307)  (1589 307)  routing T_30_19.top_op_6 <X> T_30_19.lc_trk_g0_6
 (32 3)  (1596 307)  (1596 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1598 307)  (1598 307)  routing T_30_19.lc_trk_g1_0 <X> T_30_19.input_2_1
 (35 4)  (1599 308)  (1599 308)  routing T_30_19.lc_trk_g3_5 <X> T_30_19.input_2_2
 (44 4)  (1608 308)  (1608 308)  LC_2 Logic Functioning bit
 (14 5)  (1578 309)  (1578 309)  routing T_30_19.top_op_0 <X> T_30_19.lc_trk_g1_0
 (15 5)  (1579 309)  (1579 309)  routing T_30_19.top_op_0 <X> T_30_19.lc_trk_g1_0
 (17 5)  (1581 309)  (1581 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 5)  (1596 309)  (1596 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1597 309)  (1597 309)  routing T_30_19.lc_trk_g3_5 <X> T_30_19.input_2_2
 (34 5)  (1598 309)  (1598 309)  routing T_30_19.lc_trk_g3_5 <X> T_30_19.input_2_2
 (14 6)  (1578 310)  (1578 310)  routing T_30_19.sp4_h_l_9 <X> T_30_19.lc_trk_g1_4
 (25 6)  (1589 310)  (1589 310)  routing T_30_19.lft_op_6 <X> T_30_19.lc_trk_g1_6
 (35 6)  (1599 310)  (1599 310)  routing T_30_19.lc_trk_g1_6 <X> T_30_19.input_2_3
 (44 6)  (1608 310)  (1608 310)  LC_3 Logic Functioning bit
 (14 7)  (1578 311)  (1578 311)  routing T_30_19.sp4_h_l_9 <X> T_30_19.lc_trk_g1_4
 (15 7)  (1579 311)  (1579 311)  routing T_30_19.sp4_h_l_9 <X> T_30_19.lc_trk_g1_4
 (16 7)  (1580 311)  (1580 311)  routing T_30_19.sp4_h_l_9 <X> T_30_19.lc_trk_g1_4
 (17 7)  (1581 311)  (1581 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1586 311)  (1586 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1588 311)  (1588 311)  routing T_30_19.lft_op_6 <X> T_30_19.lc_trk_g1_6
 (32 7)  (1596 311)  (1596 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1598 311)  (1598 311)  routing T_30_19.lc_trk_g1_6 <X> T_30_19.input_2_3
 (35 7)  (1599 311)  (1599 311)  routing T_30_19.lc_trk_g1_6 <X> T_30_19.input_2_3
 (35 8)  (1599 312)  (1599 312)  routing T_30_19.lc_trk_g0_6 <X> T_30_19.input_2_4
 (44 8)  (1608 312)  (1608 312)  LC_4 Logic Functioning bit
 (32 9)  (1596 313)  (1596 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1599 313)  (1599 313)  routing T_30_19.lc_trk_g0_6 <X> T_30_19.input_2_4
 (25 10)  (1589 314)  (1589 314)  routing T_30_19.wire_logic_cluster/lc_6/out <X> T_30_19.lc_trk_g2_6
 (27 10)  (1591 314)  (1591 314)  routing T_30_19.lc_trk_g3_3 <X> T_30_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1592 314)  (1592 314)  routing T_30_19.lc_trk_g3_3 <X> T_30_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 314)  (1593 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (44 10)  (1608 314)  (1608 314)  LC_5 Logic Functioning bit
 (22 11)  (1586 315)  (1586 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (1594 315)  (1594 315)  routing T_30_19.lc_trk_g3_3 <X> T_30_19.wire_logic_cluster/lc_5/in_1
 (21 12)  (1585 316)  (1585 316)  routing T_30_19.sp4_v_t_22 <X> T_30_19.lc_trk_g3_3
 (22 12)  (1586 316)  (1586 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1587 316)  (1587 316)  routing T_30_19.sp4_v_t_22 <X> T_30_19.lc_trk_g3_3
 (31 12)  (1595 316)  (1595 316)  routing T_30_19.lc_trk_g1_4 <X> T_30_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1596 316)  (1596 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1598 316)  (1598 316)  routing T_30_19.lc_trk_g1_4 <X> T_30_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1599 316)  (1599 316)  routing T_30_19.lc_trk_g2_6 <X> T_30_19.input_2_6
 (40 12)  (1604 316)  (1604 316)  LC_6 Logic Functioning bit
 (41 12)  (1605 316)  (1605 316)  LC_6 Logic Functioning bit
 (42 12)  (1606 316)  (1606 316)  LC_6 Logic Functioning bit
 (43 12)  (1607 316)  (1607 316)  LC_6 Logic Functioning bit
 (44 12)  (1608 316)  (1608 316)  LC_6 Logic Functioning bit
 (21 13)  (1585 317)  (1585 317)  routing T_30_19.sp4_v_t_22 <X> T_30_19.lc_trk_g3_3
 (32 13)  (1596 317)  (1596 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1597 317)  (1597 317)  routing T_30_19.lc_trk_g2_6 <X> T_30_19.input_2_6
 (35 13)  (1599 317)  (1599 317)  routing T_30_19.lc_trk_g2_6 <X> T_30_19.input_2_6
 (40 13)  (1604 317)  (1604 317)  LC_6 Logic Functioning bit
 (41 13)  (1605 317)  (1605 317)  LC_6 Logic Functioning bit
 (42 13)  (1606 317)  (1606 317)  LC_6 Logic Functioning bit
 (43 13)  (1607 317)  (1607 317)  LC_6 Logic Functioning bit
 (17 14)  (1581 318)  (1581 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1582 318)  (1582 318)  routing T_30_19.bnl_op_5 <X> T_30_19.lc_trk_g3_5
 (32 14)  (1596 318)  (1596 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 318)  (1600 318)  LC_7 Logic Functioning bit
 (37 14)  (1601 318)  (1601 318)  LC_7 Logic Functioning bit
 (38 14)  (1602 318)  (1602 318)  LC_7 Logic Functioning bit
 (39 14)  (1603 318)  (1603 318)  LC_7 Logic Functioning bit
 (51 14)  (1615 318)  (1615 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (1617 318)  (1617 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (1582 319)  (1582 319)  routing T_30_19.bnl_op_5 <X> T_30_19.lc_trk_g3_5
 (36 15)  (1600 319)  (1600 319)  LC_7 Logic Functioning bit
 (37 15)  (1601 319)  (1601 319)  LC_7 Logic Functioning bit
 (38 15)  (1602 319)  (1602 319)  LC_7 Logic Functioning bit
 (39 15)  (1603 319)  (1603 319)  LC_7 Logic Functioning bit
 (48 15)  (1612 319)  (1612 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_31_19

 (22 0)  (1640 304)  (1640 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1642 304)  (1642 304)  routing T_31_19.bot_op_3 <X> T_31_19.lc_trk_g0_3
 (22 1)  (1640 305)  (1640 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1642 305)  (1642 305)  routing T_31_19.bot_op_2 <X> T_31_19.lc_trk_g0_2
 (14 6)  (1632 310)  (1632 310)  routing T_31_19.sp4_v_t_1 <X> T_31_19.lc_trk_g1_4
 (21 6)  (1639 310)  (1639 310)  routing T_31_19.lft_op_7 <X> T_31_19.lc_trk_g1_7
 (22 6)  (1640 310)  (1640 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1642 310)  (1642 310)  routing T_31_19.lft_op_7 <X> T_31_19.lc_trk_g1_7
 (26 6)  (1644 310)  (1644 310)  routing T_31_19.lc_trk_g3_4 <X> T_31_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (1646 310)  (1646 310)  routing T_31_19.lc_trk_g2_0 <X> T_31_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1647 310)  (1647 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1649 310)  (1649 310)  routing T_31_19.lc_trk_g3_5 <X> T_31_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1650 310)  (1650 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1651 310)  (1651 310)  routing T_31_19.lc_trk_g3_5 <X> T_31_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1652 310)  (1652 310)  routing T_31_19.lc_trk_g3_5 <X> T_31_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1653 310)  (1653 310)  routing T_31_19.lc_trk_g3_6 <X> T_31_19.input_2_3
 (36 6)  (1654 310)  (1654 310)  LC_3 Logic Functioning bit
 (14 7)  (1632 311)  (1632 311)  routing T_31_19.sp4_v_t_1 <X> T_31_19.lc_trk_g1_4
 (16 7)  (1634 311)  (1634 311)  routing T_31_19.sp4_v_t_1 <X> T_31_19.lc_trk_g1_4
 (17 7)  (1635 311)  (1635 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (1645 311)  (1645 311)  routing T_31_19.lc_trk_g3_4 <X> T_31_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1646 311)  (1646 311)  routing T_31_19.lc_trk_g3_4 <X> T_31_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1647 311)  (1647 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1650 311)  (1650 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1651 311)  (1651 311)  routing T_31_19.lc_trk_g3_6 <X> T_31_19.input_2_3
 (34 7)  (1652 311)  (1652 311)  routing T_31_19.lc_trk_g3_6 <X> T_31_19.input_2_3
 (35 7)  (1653 311)  (1653 311)  routing T_31_19.lc_trk_g3_6 <X> T_31_19.input_2_3
 (15 9)  (1633 313)  (1633 313)  routing T_31_19.tnr_op_0 <X> T_31_19.lc_trk_g2_0
 (17 9)  (1635 313)  (1635 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 10)  (1644 314)  (1644 314)  routing T_31_19.lc_trk_g1_4 <X> T_31_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1647 314)  (1647 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1649 314)  (1649 314)  routing T_31_19.lc_trk_g1_7 <X> T_31_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1650 314)  (1650 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1652 314)  (1652 314)  routing T_31_19.lc_trk_g1_7 <X> T_31_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1654 314)  (1654 314)  LC_5 Logic Functioning bit
 (40 10)  (1658 314)  (1658 314)  LC_5 Logic Functioning bit
 (41 10)  (1659 314)  (1659 314)  LC_5 Logic Functioning bit
 (42 10)  (1660 314)  (1660 314)  LC_5 Logic Functioning bit
 (43 10)  (1661 314)  (1661 314)  LC_5 Logic Functioning bit
 (48 10)  (1666 314)  (1666 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1645 315)  (1645 315)  routing T_31_19.lc_trk_g1_4 <X> T_31_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1647 315)  (1647 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1648 315)  (1648 315)  routing T_31_19.lc_trk_g0_2 <X> T_31_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1649 315)  (1649 315)  routing T_31_19.lc_trk_g1_7 <X> T_31_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1650 315)  (1650 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1653 315)  (1653 315)  routing T_31_19.lc_trk_g0_3 <X> T_31_19.input_2_5
 (36 11)  (1654 315)  (1654 315)  LC_5 Logic Functioning bit
 (37 11)  (1655 315)  (1655 315)  LC_5 Logic Functioning bit
 (40 11)  (1658 315)  (1658 315)  LC_5 Logic Functioning bit
 (41 11)  (1659 315)  (1659 315)  LC_5 Logic Functioning bit
 (42 11)  (1660 315)  (1660 315)  LC_5 Logic Functioning bit
 (43 11)  (1661 315)  (1661 315)  LC_5 Logic Functioning bit
 (14 14)  (1632 318)  (1632 318)  routing T_31_19.rgt_op_4 <X> T_31_19.lc_trk_g3_4
 (15 14)  (1633 318)  (1633 318)  routing T_31_19.rgt_op_5 <X> T_31_19.lc_trk_g3_5
 (17 14)  (1635 318)  (1635 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1636 318)  (1636 318)  routing T_31_19.rgt_op_5 <X> T_31_19.lc_trk_g3_5
 (25 14)  (1643 318)  (1643 318)  routing T_31_19.rgt_op_6 <X> T_31_19.lc_trk_g3_6
 (15 15)  (1633 319)  (1633 319)  routing T_31_19.rgt_op_4 <X> T_31_19.lc_trk_g3_4
 (17 15)  (1635 319)  (1635 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1640 319)  (1640 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1642 319)  (1642 319)  routing T_31_19.rgt_op_6 <X> T_31_19.lc_trk_g3_6


LogicTile_32_19

 (27 0)  (1699 304)  (1699 304)  routing T_32_19.lc_trk_g3_0 <X> T_32_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1700 304)  (1700 304)  routing T_32_19.lc_trk_g3_0 <X> T_32_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1701 304)  (1701 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1704 304)  (1704 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1708 304)  (1708 304)  LC_0 Logic Functioning bit
 (37 0)  (1709 304)  (1709 304)  LC_0 Logic Functioning bit
 (38 0)  (1710 304)  (1710 304)  LC_0 Logic Functioning bit
 (39 0)  (1711 304)  (1711 304)  LC_0 Logic Functioning bit
 (44 0)  (1716 304)  (1716 304)  LC_0 Logic Functioning bit
 (45 0)  (1717 304)  (1717 304)  LC_0 Logic Functioning bit
 (40 1)  (1712 305)  (1712 305)  LC_0 Logic Functioning bit
 (41 1)  (1713 305)  (1713 305)  LC_0 Logic Functioning bit
 (42 1)  (1714 305)  (1714 305)  LC_0 Logic Functioning bit
 (43 1)  (1715 305)  (1715 305)  LC_0 Logic Functioning bit
 (49 1)  (1721 305)  (1721 305)  Carry_In_Mux bit 

 (0 2)  (1672 306)  (1672 306)  routing T_32_19.glb_netwk_6 <X> T_32_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 306)  (1673 306)  routing T_32_19.glb_netwk_6 <X> T_32_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 306)  (1674 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1699 306)  (1699 306)  routing T_32_19.lc_trk_g3_1 <X> T_32_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1700 306)  (1700 306)  routing T_32_19.lc_trk_g3_1 <X> T_32_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1701 306)  (1701 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1704 306)  (1704 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1708 306)  (1708 306)  LC_1 Logic Functioning bit
 (37 2)  (1709 306)  (1709 306)  LC_1 Logic Functioning bit
 (38 2)  (1710 306)  (1710 306)  LC_1 Logic Functioning bit
 (39 2)  (1711 306)  (1711 306)  LC_1 Logic Functioning bit
 (44 2)  (1716 306)  (1716 306)  LC_1 Logic Functioning bit
 (45 2)  (1717 306)  (1717 306)  LC_1 Logic Functioning bit
 (40 3)  (1712 307)  (1712 307)  LC_1 Logic Functioning bit
 (41 3)  (1713 307)  (1713 307)  LC_1 Logic Functioning bit
 (42 3)  (1714 307)  (1714 307)  LC_1 Logic Functioning bit
 (43 3)  (1715 307)  (1715 307)  LC_1 Logic Functioning bit
 (48 3)  (1720 307)  (1720 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (1693 308)  (1693 308)  routing T_32_19.wire_logic_cluster/lc_3/out <X> T_32_19.lc_trk_g1_3
 (22 4)  (1694 308)  (1694 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1697 308)  (1697 308)  routing T_32_19.wire_logic_cluster/lc_2/out <X> T_32_19.lc_trk_g1_2
 (27 4)  (1699 308)  (1699 308)  routing T_32_19.lc_trk_g1_2 <X> T_32_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 308)  (1701 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1704 308)  (1704 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1708 308)  (1708 308)  LC_2 Logic Functioning bit
 (37 4)  (1709 308)  (1709 308)  LC_2 Logic Functioning bit
 (38 4)  (1710 308)  (1710 308)  LC_2 Logic Functioning bit
 (39 4)  (1711 308)  (1711 308)  LC_2 Logic Functioning bit
 (44 4)  (1716 308)  (1716 308)  LC_2 Logic Functioning bit
 (45 4)  (1717 308)  (1717 308)  LC_2 Logic Functioning bit
 (22 5)  (1694 309)  (1694 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1702 309)  (1702 309)  routing T_32_19.lc_trk_g1_2 <X> T_32_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (1712 309)  (1712 309)  LC_2 Logic Functioning bit
 (41 5)  (1713 309)  (1713 309)  LC_2 Logic Functioning bit
 (42 5)  (1714 309)  (1714 309)  LC_2 Logic Functioning bit
 (43 5)  (1715 309)  (1715 309)  LC_2 Logic Functioning bit
 (17 6)  (1689 310)  (1689 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1690 310)  (1690 310)  routing T_32_19.wire_logic_cluster/lc_5/out <X> T_32_19.lc_trk_g1_5
 (25 6)  (1697 310)  (1697 310)  routing T_32_19.wire_logic_cluster/lc_6/out <X> T_32_19.lc_trk_g1_6
 (27 6)  (1699 310)  (1699 310)  routing T_32_19.lc_trk_g1_3 <X> T_32_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 310)  (1701 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1704 310)  (1704 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1708 310)  (1708 310)  LC_3 Logic Functioning bit
 (37 6)  (1709 310)  (1709 310)  LC_3 Logic Functioning bit
 (38 6)  (1710 310)  (1710 310)  LC_3 Logic Functioning bit
 (39 6)  (1711 310)  (1711 310)  LC_3 Logic Functioning bit
 (44 6)  (1716 310)  (1716 310)  LC_3 Logic Functioning bit
 (45 6)  (1717 310)  (1717 310)  LC_3 Logic Functioning bit
 (22 7)  (1694 311)  (1694 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1702 311)  (1702 311)  routing T_32_19.lc_trk_g1_3 <X> T_32_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (1712 311)  (1712 311)  LC_3 Logic Functioning bit
 (41 7)  (1713 311)  (1713 311)  LC_3 Logic Functioning bit
 (42 7)  (1714 311)  (1714 311)  LC_3 Logic Functioning bit
 (43 7)  (1715 311)  (1715 311)  LC_3 Logic Functioning bit
 (27 8)  (1699 312)  (1699 312)  routing T_32_19.lc_trk_g3_4 <X> T_32_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1700 312)  (1700 312)  routing T_32_19.lc_trk_g3_4 <X> T_32_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1701 312)  (1701 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1702 312)  (1702 312)  routing T_32_19.lc_trk_g3_4 <X> T_32_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1704 312)  (1704 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1708 312)  (1708 312)  LC_4 Logic Functioning bit
 (37 8)  (1709 312)  (1709 312)  LC_4 Logic Functioning bit
 (38 8)  (1710 312)  (1710 312)  LC_4 Logic Functioning bit
 (39 8)  (1711 312)  (1711 312)  LC_4 Logic Functioning bit
 (44 8)  (1716 312)  (1716 312)  LC_4 Logic Functioning bit
 (45 8)  (1717 312)  (1717 312)  LC_4 Logic Functioning bit
 (40 9)  (1712 313)  (1712 313)  LC_4 Logic Functioning bit
 (41 9)  (1713 313)  (1713 313)  LC_4 Logic Functioning bit
 (42 9)  (1714 313)  (1714 313)  LC_4 Logic Functioning bit
 (43 9)  (1715 313)  (1715 313)  LC_4 Logic Functioning bit
 (27 10)  (1699 314)  (1699 314)  routing T_32_19.lc_trk_g1_5 <X> T_32_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1701 314)  (1701 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1702 314)  (1702 314)  routing T_32_19.lc_trk_g1_5 <X> T_32_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1704 314)  (1704 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 314)  (1708 314)  LC_5 Logic Functioning bit
 (37 10)  (1709 314)  (1709 314)  LC_5 Logic Functioning bit
 (38 10)  (1710 314)  (1710 314)  LC_5 Logic Functioning bit
 (39 10)  (1711 314)  (1711 314)  LC_5 Logic Functioning bit
 (44 10)  (1716 314)  (1716 314)  LC_5 Logic Functioning bit
 (45 10)  (1717 314)  (1717 314)  LC_5 Logic Functioning bit
 (40 11)  (1712 315)  (1712 315)  LC_5 Logic Functioning bit
 (41 11)  (1713 315)  (1713 315)  LC_5 Logic Functioning bit
 (42 11)  (1714 315)  (1714 315)  LC_5 Logic Functioning bit
 (43 11)  (1715 315)  (1715 315)  LC_5 Logic Functioning bit
 (14 12)  (1686 316)  (1686 316)  routing T_32_19.wire_logic_cluster/lc_0/out <X> T_32_19.lc_trk_g3_0
 (17 12)  (1689 316)  (1689 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1690 316)  (1690 316)  routing T_32_19.wire_logic_cluster/lc_1/out <X> T_32_19.lc_trk_g3_1
 (27 12)  (1699 316)  (1699 316)  routing T_32_19.lc_trk_g1_6 <X> T_32_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1701 316)  (1701 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1702 316)  (1702 316)  routing T_32_19.lc_trk_g1_6 <X> T_32_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1704 316)  (1704 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1708 316)  (1708 316)  LC_6 Logic Functioning bit
 (37 12)  (1709 316)  (1709 316)  LC_6 Logic Functioning bit
 (38 12)  (1710 316)  (1710 316)  LC_6 Logic Functioning bit
 (39 12)  (1711 316)  (1711 316)  LC_6 Logic Functioning bit
 (44 12)  (1716 316)  (1716 316)  LC_6 Logic Functioning bit
 (45 12)  (1717 316)  (1717 316)  LC_6 Logic Functioning bit
 (17 13)  (1689 317)  (1689 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1702 317)  (1702 317)  routing T_32_19.lc_trk_g1_6 <X> T_32_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (1712 317)  (1712 317)  LC_6 Logic Functioning bit
 (41 13)  (1713 317)  (1713 317)  LC_6 Logic Functioning bit
 (42 13)  (1714 317)  (1714 317)  LC_6 Logic Functioning bit
 (43 13)  (1715 317)  (1715 317)  LC_6 Logic Functioning bit
 (1 14)  (1673 318)  (1673 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1686 318)  (1686 318)  routing T_32_19.wire_logic_cluster/lc_4/out <X> T_32_19.lc_trk_g3_4
 (21 14)  (1693 318)  (1693 318)  routing T_32_19.wire_logic_cluster/lc_7/out <X> T_32_19.lc_trk_g3_7
 (22 14)  (1694 318)  (1694 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1699 318)  (1699 318)  routing T_32_19.lc_trk_g3_7 <X> T_32_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1700 318)  (1700 318)  routing T_32_19.lc_trk_g3_7 <X> T_32_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 318)  (1701 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1702 318)  (1702 318)  routing T_32_19.lc_trk_g3_7 <X> T_32_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1704 318)  (1704 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1708 318)  (1708 318)  LC_7 Logic Functioning bit
 (37 14)  (1709 318)  (1709 318)  LC_7 Logic Functioning bit
 (38 14)  (1710 318)  (1710 318)  LC_7 Logic Functioning bit
 (39 14)  (1711 318)  (1711 318)  LC_7 Logic Functioning bit
 (44 14)  (1716 318)  (1716 318)  LC_7 Logic Functioning bit
 (45 14)  (1717 318)  (1717 318)  LC_7 Logic Functioning bit
 (51 14)  (1723 318)  (1723 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1672 319)  (1672 319)  routing T_32_19.glb_netwk_2 <X> T_32_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (1689 319)  (1689 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1702 319)  (1702 319)  routing T_32_19.lc_trk_g3_7 <X> T_32_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (1712 319)  (1712 319)  LC_7 Logic Functioning bit
 (41 15)  (1713 319)  (1713 319)  LC_7 Logic Functioning bit
 (42 15)  (1714 319)  (1714 319)  LC_7 Logic Functioning bit
 (43 15)  (1715 319)  (1715 319)  LC_7 Logic Functioning bit


LogicTile_28_18

 (27 0)  (1483 288)  (1483 288)  routing T_28_18.lc_trk_g3_0 <X> T_28_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 288)  (1484 288)  routing T_28_18.lc_trk_g3_0 <X> T_28_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 288)  (1485 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 288)  (1488 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 288)  (1489 288)  routing T_28_18.lc_trk_g2_3 <X> T_28_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 288)  (1492 288)  LC_0 Logic Functioning bit
 (38 0)  (1494 288)  (1494 288)  LC_0 Logic Functioning bit
 (40 0)  (1496 288)  (1496 288)  LC_0 Logic Functioning bit
 (42 0)  (1498 288)  (1498 288)  LC_0 Logic Functioning bit
 (44 0)  (1500 288)  (1500 288)  LC_0 Logic Functioning bit
 (45 0)  (1501 288)  (1501 288)  LC_0 Logic Functioning bit
 (31 1)  (1487 289)  (1487 289)  routing T_28_18.lc_trk_g2_3 <X> T_28_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1492 289)  (1492 289)  LC_0 Logic Functioning bit
 (38 1)  (1494 289)  (1494 289)  LC_0 Logic Functioning bit
 (40 1)  (1496 289)  (1496 289)  LC_0 Logic Functioning bit
 (42 1)  (1498 289)  (1498 289)  LC_0 Logic Functioning bit
 (50 1)  (1506 289)  (1506 289)  Carry_In_Mux bit 

 (0 2)  (1456 290)  (1456 290)  routing T_28_18.glb_netwk_6 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 290)  (1457 290)  routing T_28_18.glb_netwk_6 <X> T_28_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 290)  (1458 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1471 290)  (1471 290)  routing T_28_18.sp4_h_r_5 <X> T_28_18.lc_trk_g0_5
 (16 2)  (1472 290)  (1472 290)  routing T_28_18.sp4_h_r_5 <X> T_28_18.lc_trk_g0_5
 (17 2)  (1473 290)  (1473 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (1483 290)  (1483 290)  routing T_28_18.lc_trk_g3_1 <X> T_28_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 290)  (1484 290)  routing T_28_18.lc_trk_g3_1 <X> T_28_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 290)  (1485 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 290)  (1488 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1491 290)  (1491 290)  routing T_28_18.lc_trk_g0_5 <X> T_28_18.input_2_1
 (36 2)  (1492 290)  (1492 290)  LC_1 Logic Functioning bit
 (37 2)  (1493 290)  (1493 290)  LC_1 Logic Functioning bit
 (38 2)  (1494 290)  (1494 290)  LC_1 Logic Functioning bit
 (39 2)  (1495 290)  (1495 290)  LC_1 Logic Functioning bit
 (44 2)  (1500 290)  (1500 290)  LC_1 Logic Functioning bit
 (18 3)  (1474 291)  (1474 291)  routing T_28_18.sp4_h_r_5 <X> T_28_18.lc_trk_g0_5
 (32 3)  (1488 291)  (1488 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1492 291)  (1492 291)  LC_1 Logic Functioning bit
 (37 3)  (1493 291)  (1493 291)  LC_1 Logic Functioning bit
 (38 3)  (1494 291)  (1494 291)  LC_1 Logic Functioning bit
 (39 3)  (1495 291)  (1495 291)  LC_1 Logic Functioning bit
 (12 4)  (1468 292)  (1468 292)  routing T_28_18.sp4_v_t_40 <X> T_28_18.sp4_h_r_5
 (27 4)  (1483 292)  (1483 292)  routing T_28_18.lc_trk_g1_0 <X> T_28_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 292)  (1485 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 292)  (1488 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1491 292)  (1491 292)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.input_2_2
 (36 4)  (1492 292)  (1492 292)  LC_2 Logic Functioning bit
 (37 4)  (1493 292)  (1493 292)  LC_2 Logic Functioning bit
 (38 4)  (1494 292)  (1494 292)  LC_2 Logic Functioning bit
 (39 4)  (1495 292)  (1495 292)  LC_2 Logic Functioning bit
 (44 4)  (1500 292)  (1500 292)  LC_2 Logic Functioning bit
 (14 5)  (1470 293)  (1470 293)  routing T_28_18.sp4_r_v_b_24 <X> T_28_18.lc_trk_g1_0
 (17 5)  (1473 293)  (1473 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (32 5)  (1488 293)  (1488 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1490 293)  (1490 293)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.input_2_2
 (36 5)  (1492 293)  (1492 293)  LC_2 Logic Functioning bit
 (37 5)  (1493 293)  (1493 293)  LC_2 Logic Functioning bit
 (38 5)  (1494 293)  (1494 293)  LC_2 Logic Functioning bit
 (39 5)  (1495 293)  (1495 293)  LC_2 Logic Functioning bit
 (53 5)  (1509 293)  (1509 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (1471 294)  (1471 294)  routing T_28_18.sp4_h_r_5 <X> T_28_18.lc_trk_g1_5
 (16 6)  (1472 294)  (1472 294)  routing T_28_18.sp4_h_r_5 <X> T_28_18.lc_trk_g1_5
 (17 6)  (1473 294)  (1473 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1477 294)  (1477 294)  routing T_28_18.sp4_h_l_10 <X> T_28_18.lc_trk_g1_7
 (22 6)  (1478 294)  (1478 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1479 294)  (1479 294)  routing T_28_18.sp4_h_l_10 <X> T_28_18.lc_trk_g1_7
 (24 6)  (1480 294)  (1480 294)  routing T_28_18.sp4_h_l_10 <X> T_28_18.lc_trk_g1_7
 (27 6)  (1483 294)  (1483 294)  routing T_28_18.lc_trk_g3_3 <X> T_28_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1484 294)  (1484 294)  routing T_28_18.lc_trk_g3_3 <X> T_28_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 294)  (1485 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 294)  (1488 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1491 294)  (1491 294)  routing T_28_18.lc_trk_g0_5 <X> T_28_18.input_2_3
 (36 6)  (1492 294)  (1492 294)  LC_3 Logic Functioning bit
 (37 6)  (1493 294)  (1493 294)  LC_3 Logic Functioning bit
 (38 6)  (1494 294)  (1494 294)  LC_3 Logic Functioning bit
 (39 6)  (1495 294)  (1495 294)  LC_3 Logic Functioning bit
 (44 6)  (1500 294)  (1500 294)  LC_3 Logic Functioning bit
 (18 7)  (1474 295)  (1474 295)  routing T_28_18.sp4_h_r_5 <X> T_28_18.lc_trk_g1_5
 (21 7)  (1477 295)  (1477 295)  routing T_28_18.sp4_h_l_10 <X> T_28_18.lc_trk_g1_7
 (30 7)  (1486 295)  (1486 295)  routing T_28_18.lc_trk_g3_3 <X> T_28_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1488 295)  (1488 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1492 295)  (1492 295)  LC_3 Logic Functioning bit
 (37 7)  (1493 295)  (1493 295)  LC_3 Logic Functioning bit
 (38 7)  (1494 295)  (1494 295)  LC_3 Logic Functioning bit
 (39 7)  (1495 295)  (1495 295)  LC_3 Logic Functioning bit
 (21 8)  (1477 296)  (1477 296)  routing T_28_18.sp4_h_r_35 <X> T_28_18.lc_trk_g2_3
 (22 8)  (1478 296)  (1478 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1479 296)  (1479 296)  routing T_28_18.sp4_h_r_35 <X> T_28_18.lc_trk_g2_3
 (24 8)  (1480 296)  (1480 296)  routing T_28_18.sp4_h_r_35 <X> T_28_18.lc_trk_g2_3
 (27 8)  (1483 296)  (1483 296)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 296)  (1484 296)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 296)  (1485 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 296)  (1486 296)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 296)  (1488 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 296)  (1491 296)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.input_2_4
 (36 8)  (1492 296)  (1492 296)  LC_4 Logic Functioning bit
 (37 8)  (1493 296)  (1493 296)  LC_4 Logic Functioning bit
 (38 8)  (1494 296)  (1494 296)  LC_4 Logic Functioning bit
 (39 8)  (1495 296)  (1495 296)  LC_4 Logic Functioning bit
 (44 8)  (1500 296)  (1500 296)  LC_4 Logic Functioning bit
 (30 9)  (1486 297)  (1486 297)  routing T_28_18.lc_trk_g3_6 <X> T_28_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1488 297)  (1488 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1490 297)  (1490 297)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.input_2_4
 (36 9)  (1492 297)  (1492 297)  LC_4 Logic Functioning bit
 (37 9)  (1493 297)  (1493 297)  LC_4 Logic Functioning bit
 (38 9)  (1494 297)  (1494 297)  LC_4 Logic Functioning bit
 (39 9)  (1495 297)  (1495 297)  LC_4 Logic Functioning bit
 (53 9)  (1509 297)  (1509 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (1471 298)  (1471 298)  routing T_28_18.sp4_h_l_16 <X> T_28_18.lc_trk_g2_5
 (16 10)  (1472 298)  (1472 298)  routing T_28_18.sp4_h_l_16 <X> T_28_18.lc_trk_g2_5
 (17 10)  (1473 298)  (1473 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (1484 298)  (1484 298)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 298)  (1485 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 298)  (1486 298)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 298)  (1488 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 298)  (1491 298)  routing T_28_18.lc_trk_g0_5 <X> T_28_18.input_2_5
 (36 10)  (1492 298)  (1492 298)  LC_5 Logic Functioning bit
 (37 10)  (1493 298)  (1493 298)  LC_5 Logic Functioning bit
 (38 10)  (1494 298)  (1494 298)  LC_5 Logic Functioning bit
 (39 10)  (1495 298)  (1495 298)  LC_5 Logic Functioning bit
 (44 10)  (1500 298)  (1500 298)  LC_5 Logic Functioning bit
 (18 11)  (1474 299)  (1474 299)  routing T_28_18.sp4_h_l_16 <X> T_28_18.lc_trk_g2_5
 (22 11)  (1478 299)  (1478 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1481 299)  (1481 299)  routing T_28_18.sp4_r_v_b_38 <X> T_28_18.lc_trk_g2_6
 (30 11)  (1486 299)  (1486 299)  routing T_28_18.lc_trk_g2_6 <X> T_28_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1488 299)  (1488 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1492 299)  (1492 299)  LC_5 Logic Functioning bit
 (37 11)  (1493 299)  (1493 299)  LC_5 Logic Functioning bit
 (38 11)  (1494 299)  (1494 299)  LC_5 Logic Functioning bit
 (39 11)  (1495 299)  (1495 299)  LC_5 Logic Functioning bit
 (51 11)  (1507 299)  (1507 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1470 300)  (1470 300)  routing T_28_18.wire_logic_cluster/lc_0/out <X> T_28_18.lc_trk_g3_0
 (15 12)  (1471 300)  (1471 300)  routing T_28_18.tnr_op_1 <X> T_28_18.lc_trk_g3_1
 (17 12)  (1473 300)  (1473 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1478 300)  (1478 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1480 300)  (1480 300)  routing T_28_18.tnr_op_3 <X> T_28_18.lc_trk_g3_3
 (28 12)  (1484 300)  (1484 300)  routing T_28_18.lc_trk_g2_5 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 300)  (1485 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 300)  (1486 300)  routing T_28_18.lc_trk_g2_5 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 300)  (1488 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 300)  (1491 300)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.input_2_6
 (36 12)  (1492 300)  (1492 300)  LC_6 Logic Functioning bit
 (37 12)  (1493 300)  (1493 300)  LC_6 Logic Functioning bit
 (38 12)  (1494 300)  (1494 300)  LC_6 Logic Functioning bit
 (39 12)  (1495 300)  (1495 300)  LC_6 Logic Functioning bit
 (44 12)  (1500 300)  (1500 300)  LC_6 Logic Functioning bit
 (17 13)  (1473 301)  (1473 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (1488 301)  (1488 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1490 301)  (1490 301)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.input_2_6
 (36 13)  (1492 301)  (1492 301)  LC_6 Logic Functioning bit
 (37 13)  (1493 301)  (1493 301)  LC_6 Logic Functioning bit
 (38 13)  (1494 301)  (1494 301)  LC_6 Logic Functioning bit
 (39 13)  (1495 301)  (1495 301)  LC_6 Logic Functioning bit
 (53 13)  (1509 301)  (1509 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1456 302)  (1456 302)  routing T_28_18.glb_netwk_4 <X> T_28_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 302)  (1457 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (1483 302)  (1483 302)  routing T_28_18.lc_trk_g1_7 <X> T_28_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 302)  (1485 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 302)  (1486 302)  routing T_28_18.lc_trk_g1_7 <X> T_28_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 302)  (1488 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 302)  (1491 302)  routing T_28_18.lc_trk_g0_5 <X> T_28_18.input_2_7
 (36 14)  (1492 302)  (1492 302)  LC_7 Logic Functioning bit
 (37 14)  (1493 302)  (1493 302)  LC_7 Logic Functioning bit
 (38 14)  (1494 302)  (1494 302)  LC_7 Logic Functioning bit
 (39 14)  (1495 302)  (1495 302)  LC_7 Logic Functioning bit
 (44 14)  (1500 302)  (1500 302)  LC_7 Logic Functioning bit
 (22 15)  (1478 303)  (1478 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1481 303)  (1481 303)  routing T_28_18.sp4_r_v_b_46 <X> T_28_18.lc_trk_g3_6
 (30 15)  (1486 303)  (1486 303)  routing T_28_18.lc_trk_g1_7 <X> T_28_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1488 303)  (1488 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1492 303)  (1492 303)  LC_7 Logic Functioning bit
 (37 15)  (1493 303)  (1493 303)  LC_7 Logic Functioning bit
 (38 15)  (1494 303)  (1494 303)  LC_7 Logic Functioning bit
 (39 15)  (1495 303)  (1495 303)  LC_7 Logic Functioning bit
 (53 15)  (1509 303)  (1509 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_29_18

 (17 0)  (1527 288)  (1527 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1528 288)  (1528 288)  routing T_29_18.bnr_op_1 <X> T_29_18.lc_trk_g0_1
 (18 1)  (1528 289)  (1528 289)  routing T_29_18.bnr_op_1 <X> T_29_18.lc_trk_g0_1
 (0 2)  (1510 290)  (1510 290)  routing T_29_18.glb_netwk_6 <X> T_29_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 290)  (1511 290)  routing T_29_18.glb_netwk_6 <X> T_29_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 290)  (1512 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1531 290)  (1531 290)  routing T_29_18.wire_logic_cluster/lc_7/out <X> T_29_18.lc_trk_g0_7
 (22 2)  (1532 290)  (1532 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1535 290)  (1535 290)  routing T_29_18.sp4_h_r_14 <X> T_29_18.lc_trk_g0_6
 (14 3)  (1524 291)  (1524 291)  routing T_29_18.top_op_4 <X> T_29_18.lc_trk_g0_4
 (15 3)  (1525 291)  (1525 291)  routing T_29_18.top_op_4 <X> T_29_18.lc_trk_g0_4
 (17 3)  (1527 291)  (1527 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (1532 291)  (1532 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1533 291)  (1533 291)  routing T_29_18.sp4_h_r_14 <X> T_29_18.lc_trk_g0_6
 (24 3)  (1534 291)  (1534 291)  routing T_29_18.sp4_h_r_14 <X> T_29_18.lc_trk_g0_6
 (29 6)  (1539 294)  (1539 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1540 294)  (1540 294)  routing T_29_18.lc_trk_g0_6 <X> T_29_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1541 294)  (1541 294)  routing T_29_18.lc_trk_g3_7 <X> T_29_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1542 294)  (1542 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1543 294)  (1543 294)  routing T_29_18.lc_trk_g3_7 <X> T_29_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1544 294)  (1544 294)  routing T_29_18.lc_trk_g3_7 <X> T_29_18.wire_logic_cluster/lc_3/in_3
 (29 7)  (1539 295)  (1539 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1540 295)  (1540 295)  routing T_29_18.lc_trk_g0_6 <X> T_29_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1541 295)  (1541 295)  routing T_29_18.lc_trk_g3_7 <X> T_29_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1546 295)  (1546 295)  LC_3 Logic Functioning bit
 (38 7)  (1548 295)  (1548 295)  LC_3 Logic Functioning bit
 (53 7)  (1563 295)  (1563 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (1532 296)  (1532 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1534 296)  (1534 296)  routing T_29_18.tnl_op_3 <X> T_29_18.lc_trk_g2_3
 (26 8)  (1536 296)  (1536 296)  routing T_29_18.lc_trk_g2_4 <X> T_29_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1538 296)  (1538 296)  routing T_29_18.lc_trk_g2_3 <X> T_29_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1539 296)  (1539 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1541 296)  (1541 296)  routing T_29_18.lc_trk_g2_7 <X> T_29_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1542 296)  (1542 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1543 296)  (1543 296)  routing T_29_18.lc_trk_g2_7 <X> T_29_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1546 296)  (1546 296)  LC_4 Logic Functioning bit
 (37 8)  (1547 296)  (1547 296)  LC_4 Logic Functioning bit
 (38 8)  (1548 296)  (1548 296)  LC_4 Logic Functioning bit
 (40 8)  (1550 296)  (1550 296)  LC_4 Logic Functioning bit
 (41 8)  (1551 296)  (1551 296)  LC_4 Logic Functioning bit
 (42 8)  (1552 296)  (1552 296)  LC_4 Logic Functioning bit
 (43 8)  (1553 296)  (1553 296)  LC_4 Logic Functioning bit
 (45 8)  (1555 296)  (1555 296)  LC_4 Logic Functioning bit
 (50 8)  (1560 296)  (1560 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (1524 297)  (1524 297)  routing T_29_18.tnl_op_0 <X> T_29_18.lc_trk_g2_0
 (15 9)  (1525 297)  (1525 297)  routing T_29_18.tnl_op_0 <X> T_29_18.lc_trk_g2_0
 (17 9)  (1527 297)  (1527 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (1531 297)  (1531 297)  routing T_29_18.tnl_op_3 <X> T_29_18.lc_trk_g2_3
 (28 9)  (1538 297)  (1538 297)  routing T_29_18.lc_trk_g2_4 <X> T_29_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1539 297)  (1539 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1540 297)  (1540 297)  routing T_29_18.lc_trk_g2_3 <X> T_29_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1541 297)  (1541 297)  routing T_29_18.lc_trk_g2_7 <X> T_29_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1546 297)  (1546 297)  LC_4 Logic Functioning bit
 (37 9)  (1547 297)  (1547 297)  LC_4 Logic Functioning bit
 (39 9)  (1549 297)  (1549 297)  LC_4 Logic Functioning bit
 (14 10)  (1524 298)  (1524 298)  routing T_29_18.wire_logic_cluster/lc_4/out <X> T_29_18.lc_trk_g2_4
 (22 10)  (1532 298)  (1532 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1534 298)  (1534 298)  routing T_29_18.tnr_op_7 <X> T_29_18.lc_trk_g2_7
 (25 10)  (1535 298)  (1535 298)  routing T_29_18.wire_logic_cluster/lc_6/out <X> T_29_18.lc_trk_g2_6
 (26 10)  (1536 298)  (1536 298)  routing T_29_18.lc_trk_g0_7 <X> T_29_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1539 298)  (1539 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1540 298)  (1540 298)  routing T_29_18.lc_trk_g0_4 <X> T_29_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1541 298)  (1541 298)  routing T_29_18.lc_trk_g2_6 <X> T_29_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1542 298)  (1542 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1543 298)  (1543 298)  routing T_29_18.lc_trk_g2_6 <X> T_29_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1545 298)  (1545 298)  routing T_29_18.lc_trk_g3_4 <X> T_29_18.input_2_5
 (40 10)  (1550 298)  (1550 298)  LC_5 Logic Functioning bit
 (17 11)  (1527 299)  (1527 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1532 299)  (1532 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1536 299)  (1536 299)  routing T_29_18.lc_trk_g0_7 <X> T_29_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1539 299)  (1539 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1541 299)  (1541 299)  routing T_29_18.lc_trk_g2_6 <X> T_29_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1542 299)  (1542 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1543 299)  (1543 299)  routing T_29_18.lc_trk_g3_4 <X> T_29_18.input_2_5
 (34 11)  (1544 299)  (1544 299)  routing T_29_18.lc_trk_g3_4 <X> T_29_18.input_2_5
 (15 12)  (1525 300)  (1525 300)  routing T_29_18.tnl_op_1 <X> T_29_18.lc_trk_g3_1
 (17 12)  (1527 300)  (1527 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (1536 300)  (1536 300)  routing T_29_18.lc_trk_g2_6 <X> T_29_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (1542 300)  (1542 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1543 300)  (1543 300)  routing T_29_18.lc_trk_g3_0 <X> T_29_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1544 300)  (1544 300)  routing T_29_18.lc_trk_g3_0 <X> T_29_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1546 300)  (1546 300)  LC_6 Logic Functioning bit
 (39 12)  (1549 300)  (1549 300)  LC_6 Logic Functioning bit
 (41 12)  (1551 300)  (1551 300)  LC_6 Logic Functioning bit
 (43 12)  (1553 300)  (1553 300)  LC_6 Logic Functioning bit
 (45 12)  (1555 300)  (1555 300)  LC_6 Logic Functioning bit
 (15 13)  (1525 301)  (1525 301)  routing T_29_18.sp4_v_t_29 <X> T_29_18.lc_trk_g3_0
 (16 13)  (1526 301)  (1526 301)  routing T_29_18.sp4_v_t_29 <X> T_29_18.lc_trk_g3_0
 (17 13)  (1527 301)  (1527 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1528 301)  (1528 301)  routing T_29_18.tnl_op_1 <X> T_29_18.lc_trk_g3_1
 (26 13)  (1536 301)  (1536 301)  routing T_29_18.lc_trk_g2_6 <X> T_29_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1538 301)  (1538 301)  routing T_29_18.lc_trk_g2_6 <X> T_29_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1539 301)  (1539 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1542 301)  (1542 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1543 301)  (1543 301)  routing T_29_18.lc_trk_g2_0 <X> T_29_18.input_2_6
 (37 13)  (1547 301)  (1547 301)  LC_6 Logic Functioning bit
 (38 13)  (1548 301)  (1548 301)  LC_6 Logic Functioning bit
 (40 13)  (1550 301)  (1550 301)  LC_6 Logic Functioning bit
 (42 13)  (1552 301)  (1552 301)  LC_6 Logic Functioning bit
 (0 14)  (1510 302)  (1510 302)  routing T_29_18.glb_netwk_4 <X> T_29_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1511 302)  (1511 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1524 302)  (1524 302)  routing T_29_18.wire_logic_cluster/lc_4/out <X> T_29_18.lc_trk_g3_4
 (21 14)  (1531 302)  (1531 302)  routing T_29_18.rgt_op_7 <X> T_29_18.lc_trk_g3_7
 (22 14)  (1532 302)  (1532 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1534 302)  (1534 302)  routing T_29_18.rgt_op_7 <X> T_29_18.lc_trk_g3_7
 (27 14)  (1537 302)  (1537 302)  routing T_29_18.lc_trk_g3_1 <X> T_29_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1538 302)  (1538 302)  routing T_29_18.lc_trk_g3_1 <X> T_29_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1539 302)  (1539 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (35 14)  (1545 302)  (1545 302)  routing T_29_18.lc_trk_g0_7 <X> T_29_18.input_2_7
 (36 14)  (1546 302)  (1546 302)  LC_7 Logic Functioning bit
 (37 14)  (1547 302)  (1547 302)  LC_7 Logic Functioning bit
 (42 14)  (1552 302)  (1552 302)  LC_7 Logic Functioning bit
 (43 14)  (1553 302)  (1553 302)  LC_7 Logic Functioning bit
 (45 14)  (1555 302)  (1555 302)  LC_7 Logic Functioning bit
 (17 15)  (1527 303)  (1527 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1537 303)  (1537 303)  routing T_29_18.lc_trk_g3_0 <X> T_29_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1538 303)  (1538 303)  routing T_29_18.lc_trk_g3_0 <X> T_29_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1539 303)  (1539 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1542 303)  (1542 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1545 303)  (1545 303)  routing T_29_18.lc_trk_g0_7 <X> T_29_18.input_2_7
 (36 15)  (1546 303)  (1546 303)  LC_7 Logic Functioning bit
 (39 15)  (1549 303)  (1549 303)  LC_7 Logic Functioning bit
 (40 15)  (1550 303)  (1550 303)  LC_7 Logic Functioning bit
 (43 15)  (1553 303)  (1553 303)  LC_7 Logic Functioning bit


LogicTile_30_18

 (35 0)  (1599 288)  (1599 288)  routing T_30_18.lc_trk_g2_4 <X> T_30_18.input_2_0
 (44 0)  (1608 288)  (1608 288)  LC_0 Logic Functioning bit
 (32 1)  (1596 289)  (1596 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1597 289)  (1597 289)  routing T_30_18.lc_trk_g2_4 <X> T_30_18.input_2_0
 (50 1)  (1614 289)  (1614 289)  Carry_In_Mux bit 

 (25 2)  (1589 290)  (1589 290)  routing T_30_18.wire_logic_cluster/lc_6/out <X> T_30_18.lc_trk_g0_6
 (44 2)  (1608 290)  (1608 290)  LC_1 Logic Functioning bit
 (22 3)  (1586 291)  (1586 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (1596 291)  (1596 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1597 291)  (1597 291)  routing T_30_18.lc_trk_g2_1 <X> T_30_18.input_2_1
 (14 4)  (1578 292)  (1578 292)  routing T_30_18.bnr_op_0 <X> T_30_18.lc_trk_g1_0
 (17 4)  (1581 292)  (1581 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1582 292)  (1582 292)  routing T_30_18.bnr_op_1 <X> T_30_18.lc_trk_g1_1
 (44 4)  (1608 292)  (1608 292)  LC_2 Logic Functioning bit
 (14 5)  (1578 293)  (1578 293)  routing T_30_18.bnr_op_0 <X> T_30_18.lc_trk_g1_0
 (17 5)  (1581 293)  (1581 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (1582 293)  (1582 293)  routing T_30_18.bnr_op_1 <X> T_30_18.lc_trk_g1_1
 (32 5)  (1596 293)  (1596 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1597 293)  (1597 293)  routing T_30_18.lc_trk_g3_3 <X> T_30_18.input_2_2
 (34 5)  (1598 293)  (1598 293)  routing T_30_18.lc_trk_g3_3 <X> T_30_18.input_2_2
 (35 5)  (1599 293)  (1599 293)  routing T_30_18.lc_trk_g3_3 <X> T_30_18.input_2_2
 (12 6)  (1576 294)  (1576 294)  routing T_30_18.sp4_v_t_40 <X> T_30_18.sp4_h_l_40
 (44 6)  (1608 294)  (1608 294)  LC_3 Logic Functioning bit
 (11 7)  (1575 295)  (1575 295)  routing T_30_18.sp4_v_t_40 <X> T_30_18.sp4_h_l_40
 (32 7)  (1596 295)  (1596 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1598 295)  (1598 295)  routing T_30_18.lc_trk_g1_0 <X> T_30_18.input_2_3
 (15 8)  (1579 296)  (1579 296)  routing T_30_18.rgt_op_1 <X> T_30_18.lc_trk_g2_1
 (17 8)  (1581 296)  (1581 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1582 296)  (1582 296)  routing T_30_18.rgt_op_1 <X> T_30_18.lc_trk_g2_1
 (21 8)  (1585 296)  (1585 296)  routing T_30_18.sp4_h_r_35 <X> T_30_18.lc_trk_g2_3
 (22 8)  (1586 296)  (1586 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1587 296)  (1587 296)  routing T_30_18.sp4_h_r_35 <X> T_30_18.lc_trk_g2_3
 (24 8)  (1588 296)  (1588 296)  routing T_30_18.sp4_h_r_35 <X> T_30_18.lc_trk_g2_3
 (44 8)  (1608 296)  (1608 296)  LC_4 Logic Functioning bit
 (32 9)  (1596 297)  (1596 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1598 297)  (1598 297)  routing T_30_18.lc_trk_g1_1 <X> T_30_18.input_2_4
 (14 10)  (1578 298)  (1578 298)  routing T_30_18.rgt_op_4 <X> T_30_18.lc_trk_g2_4
 (21 10)  (1585 298)  (1585 298)  routing T_30_18.rgt_op_7 <X> T_30_18.lc_trk_g2_7
 (22 10)  (1586 298)  (1586 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1588 298)  (1588 298)  routing T_30_18.rgt_op_7 <X> T_30_18.lc_trk_g2_7
 (35 10)  (1599 298)  (1599 298)  routing T_30_18.lc_trk_g2_7 <X> T_30_18.input_2_5
 (44 10)  (1608 298)  (1608 298)  LC_5 Logic Functioning bit
 (15 11)  (1579 299)  (1579 299)  routing T_30_18.rgt_op_4 <X> T_30_18.lc_trk_g2_4
 (17 11)  (1581 299)  (1581 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (32 11)  (1596 299)  (1596 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1597 299)  (1597 299)  routing T_30_18.lc_trk_g2_7 <X> T_30_18.input_2_5
 (35 11)  (1599 299)  (1599 299)  routing T_30_18.lc_trk_g2_7 <X> T_30_18.input_2_5
 (22 12)  (1586 300)  (1586 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1588 300)  (1588 300)  routing T_30_18.tnr_op_3 <X> T_30_18.lc_trk_g3_3
 (32 12)  (1596 300)  (1596 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1597 300)  (1597 300)  routing T_30_18.lc_trk_g2_3 <X> T_30_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (1599 300)  (1599 300)  routing T_30_18.lc_trk_g0_6 <X> T_30_18.input_2_6
 (40 12)  (1604 300)  (1604 300)  LC_6 Logic Functioning bit
 (41 12)  (1605 300)  (1605 300)  LC_6 Logic Functioning bit
 (42 12)  (1606 300)  (1606 300)  LC_6 Logic Functioning bit
 (43 12)  (1607 300)  (1607 300)  LC_6 Logic Functioning bit
 (44 12)  (1608 300)  (1608 300)  LC_6 Logic Functioning bit
 (31 13)  (1595 301)  (1595 301)  routing T_30_18.lc_trk_g2_3 <X> T_30_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1596 301)  (1596 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1599 301)  (1599 301)  routing T_30_18.lc_trk_g0_6 <X> T_30_18.input_2_6
 (40 13)  (1604 301)  (1604 301)  LC_6 Logic Functioning bit
 (41 13)  (1605 301)  (1605 301)  LC_6 Logic Functioning bit
 (42 13)  (1606 301)  (1606 301)  LC_6 Logic Functioning bit
 (43 13)  (1607 301)  (1607 301)  LC_6 Logic Functioning bit
 (12 14)  (1576 302)  (1576 302)  routing T_30_18.sp4_v_t_46 <X> T_30_18.sp4_h_l_46
 (32 14)  (1596 302)  (1596 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 302)  (1600 302)  LC_7 Logic Functioning bit
 (37 14)  (1601 302)  (1601 302)  LC_7 Logic Functioning bit
 (38 14)  (1602 302)  (1602 302)  LC_7 Logic Functioning bit
 (39 14)  (1603 302)  (1603 302)  LC_7 Logic Functioning bit
 (11 15)  (1575 303)  (1575 303)  routing T_30_18.sp4_v_t_46 <X> T_30_18.sp4_h_l_46
 (36 15)  (1600 303)  (1600 303)  LC_7 Logic Functioning bit
 (37 15)  (1601 303)  (1601 303)  LC_7 Logic Functioning bit
 (38 15)  (1602 303)  (1602 303)  LC_7 Logic Functioning bit
 (39 15)  (1603 303)  (1603 303)  LC_7 Logic Functioning bit
 (51 15)  (1615 303)  (1615 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_31_18

 (15 0)  (1633 288)  (1633 288)  routing T_31_18.sp4_h_r_9 <X> T_31_18.lc_trk_g0_1
 (16 0)  (1634 288)  (1634 288)  routing T_31_18.sp4_h_r_9 <X> T_31_18.lc_trk_g0_1
 (17 0)  (1635 288)  (1635 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1636 288)  (1636 288)  routing T_31_18.sp4_h_r_9 <X> T_31_18.lc_trk_g0_1
 (21 0)  (1639 288)  (1639 288)  routing T_31_18.wire_logic_cluster/lc_3/out <X> T_31_18.lc_trk_g0_3
 (22 0)  (1640 288)  (1640 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1618 290)  (1618 290)  routing T_31_18.glb_netwk_6 <X> T_31_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 290)  (1619 290)  routing T_31_18.glb_netwk_6 <X> T_31_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 290)  (1620 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1639 290)  (1639 290)  routing T_31_18.lft_op_7 <X> T_31_18.lc_trk_g0_7
 (22 2)  (1640 290)  (1640 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1642 290)  (1642 290)  routing T_31_18.lft_op_7 <X> T_31_18.lc_trk_g0_7
 (25 2)  (1643 290)  (1643 290)  routing T_31_18.bnr_op_6 <X> T_31_18.lc_trk_g0_6
 (28 2)  (1646 290)  (1646 290)  routing T_31_18.lc_trk_g2_6 <X> T_31_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 290)  (1647 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1648 290)  (1648 290)  routing T_31_18.lc_trk_g2_6 <X> T_31_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1650 290)  (1650 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1651 290)  (1651 290)  routing T_31_18.lc_trk_g3_3 <X> T_31_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1652 290)  (1652 290)  routing T_31_18.lc_trk_g3_3 <X> T_31_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1654 290)  (1654 290)  LC_1 Logic Functioning bit
 (22 3)  (1640 291)  (1640 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1643 291)  (1643 291)  routing T_31_18.bnr_op_6 <X> T_31_18.lc_trk_g0_6
 (27 3)  (1645 291)  (1645 291)  routing T_31_18.lc_trk_g3_0 <X> T_31_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1646 291)  (1646 291)  routing T_31_18.lc_trk_g3_0 <X> T_31_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 291)  (1647 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1648 291)  (1648 291)  routing T_31_18.lc_trk_g2_6 <X> T_31_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1649 291)  (1649 291)  routing T_31_18.lc_trk_g3_3 <X> T_31_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1650 291)  (1650 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1651 291)  (1651 291)  routing T_31_18.lc_trk_g3_2 <X> T_31_18.input_2_1
 (34 3)  (1652 291)  (1652 291)  routing T_31_18.lc_trk_g3_2 <X> T_31_18.input_2_1
 (35 3)  (1653 291)  (1653 291)  routing T_31_18.lc_trk_g3_2 <X> T_31_18.input_2_1
 (21 4)  (1639 292)  (1639 292)  routing T_31_18.wire_logic_cluster/lc_3/out <X> T_31_18.lc_trk_g1_3
 (22 4)  (1640 292)  (1640 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1646 292)  (1646 292)  routing T_31_18.lc_trk_g2_1 <X> T_31_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1647 292)  (1647 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1649 292)  (1649 292)  routing T_31_18.lc_trk_g0_7 <X> T_31_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1650 292)  (1650 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1655 292)  (1655 292)  LC_2 Logic Functioning bit
 (39 4)  (1657 292)  (1657 292)  LC_2 Logic Functioning bit
 (31 5)  (1649 293)  (1649 293)  routing T_31_18.lc_trk_g0_7 <X> T_31_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1655 293)  (1655 293)  LC_2 Logic Functioning bit
 (39 5)  (1657 293)  (1657 293)  LC_2 Logic Functioning bit
 (22 6)  (1640 294)  (1640 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1644 294)  (1644 294)  routing T_31_18.lc_trk_g2_7 <X> T_31_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1645 294)  (1645 294)  routing T_31_18.lc_trk_g3_7 <X> T_31_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1646 294)  (1646 294)  routing T_31_18.lc_trk_g3_7 <X> T_31_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1647 294)  (1647 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1648 294)  (1648 294)  routing T_31_18.lc_trk_g3_7 <X> T_31_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1650 294)  (1650 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1652 294)  (1652 294)  routing T_31_18.lc_trk_g1_3 <X> T_31_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (1655 294)  (1655 294)  LC_3 Logic Functioning bit
 (39 6)  (1657 294)  (1657 294)  LC_3 Logic Functioning bit
 (45 6)  (1663 294)  (1663 294)  LC_3 Logic Functioning bit
 (50 6)  (1668 294)  (1668 294)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (1639 295)  (1639 295)  routing T_31_18.sp4_r_v_b_31 <X> T_31_18.lc_trk_g1_7
 (26 7)  (1644 295)  (1644 295)  routing T_31_18.lc_trk_g2_7 <X> T_31_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1646 295)  (1646 295)  routing T_31_18.lc_trk_g2_7 <X> T_31_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1647 295)  (1647 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1648 295)  (1648 295)  routing T_31_18.lc_trk_g3_7 <X> T_31_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1649 295)  (1649 295)  routing T_31_18.lc_trk_g1_3 <X> T_31_18.wire_logic_cluster/lc_3/in_3
 (39 7)  (1657 295)  (1657 295)  LC_3 Logic Functioning bit
 (40 7)  (1658 295)  (1658 295)  LC_3 Logic Functioning bit
 (42 7)  (1660 295)  (1660 295)  LC_3 Logic Functioning bit
 (47 7)  (1665 295)  (1665 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1669 295)  (1669 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1635 296)  (1635 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1636 296)  (1636 296)  routing T_31_18.bnl_op_1 <X> T_31_18.lc_trk_g2_1
 (21 8)  (1639 296)  (1639 296)  routing T_31_18.rgt_op_3 <X> T_31_18.lc_trk_g2_3
 (22 8)  (1640 296)  (1640 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1642 296)  (1642 296)  routing T_31_18.rgt_op_3 <X> T_31_18.lc_trk_g2_3
 (26 8)  (1644 296)  (1644 296)  routing T_31_18.lc_trk_g2_4 <X> T_31_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1646 296)  (1646 296)  routing T_31_18.lc_trk_g2_5 <X> T_31_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1647 296)  (1647 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1648 296)  (1648 296)  routing T_31_18.lc_trk_g2_5 <X> T_31_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1650 296)  (1650 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1651 296)  (1651 296)  routing T_31_18.lc_trk_g2_3 <X> T_31_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1653 296)  (1653 296)  routing T_31_18.lc_trk_g0_6 <X> T_31_18.input_2_4
 (36 8)  (1654 296)  (1654 296)  LC_4 Logic Functioning bit
 (18 9)  (1636 297)  (1636 297)  routing T_31_18.bnl_op_1 <X> T_31_18.lc_trk_g2_1
 (28 9)  (1646 297)  (1646 297)  routing T_31_18.lc_trk_g2_4 <X> T_31_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1647 297)  (1647 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1649 297)  (1649 297)  routing T_31_18.lc_trk_g2_3 <X> T_31_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1650 297)  (1650 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1653 297)  (1653 297)  routing T_31_18.lc_trk_g0_6 <X> T_31_18.input_2_4
 (14 10)  (1632 298)  (1632 298)  routing T_31_18.rgt_op_4 <X> T_31_18.lc_trk_g2_4
 (15 10)  (1633 298)  (1633 298)  routing T_31_18.rgt_op_5 <X> T_31_18.lc_trk_g2_5
 (17 10)  (1635 298)  (1635 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1636 298)  (1636 298)  routing T_31_18.rgt_op_5 <X> T_31_18.lc_trk_g2_5
 (22 10)  (1640 298)  (1640 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1642 298)  (1642 298)  routing T_31_18.tnl_op_7 <X> T_31_18.lc_trk_g2_7
 (25 10)  (1643 298)  (1643 298)  routing T_31_18.rgt_op_6 <X> T_31_18.lc_trk_g2_6
 (15 11)  (1633 299)  (1633 299)  routing T_31_18.rgt_op_4 <X> T_31_18.lc_trk_g2_4
 (17 11)  (1635 299)  (1635 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (1639 299)  (1639 299)  routing T_31_18.tnl_op_7 <X> T_31_18.lc_trk_g2_7
 (22 11)  (1640 299)  (1640 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1642 299)  (1642 299)  routing T_31_18.rgt_op_6 <X> T_31_18.lc_trk_g2_6
 (15 12)  (1633 300)  (1633 300)  routing T_31_18.rgt_op_1 <X> T_31_18.lc_trk_g3_1
 (17 12)  (1635 300)  (1635 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1636 300)  (1636 300)  routing T_31_18.rgt_op_1 <X> T_31_18.lc_trk_g3_1
 (22 12)  (1640 300)  (1640 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1642 300)  (1642 300)  routing T_31_18.tnr_op_3 <X> T_31_18.lc_trk_g3_3
 (29 12)  (1647 300)  (1647 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1649 300)  (1649 300)  routing T_31_18.lc_trk_g2_7 <X> T_31_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1650 300)  (1650 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1651 300)  (1651 300)  routing T_31_18.lc_trk_g2_7 <X> T_31_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1654 300)  (1654 300)  LC_6 Logic Functioning bit
 (38 12)  (1656 300)  (1656 300)  LC_6 Logic Functioning bit
 (15 13)  (1633 301)  (1633 301)  routing T_31_18.tnr_op_0 <X> T_31_18.lc_trk_g3_0
 (17 13)  (1635 301)  (1635 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (1640 301)  (1640 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1642 301)  (1642 301)  routing T_31_18.tnr_op_2 <X> T_31_18.lc_trk_g3_2
 (30 13)  (1648 301)  (1648 301)  routing T_31_18.lc_trk_g0_3 <X> T_31_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1649 301)  (1649 301)  routing T_31_18.lc_trk_g2_7 <X> T_31_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1654 301)  (1654 301)  LC_6 Logic Functioning bit
 (38 13)  (1656 301)  (1656 301)  LC_6 Logic Functioning bit
 (8 14)  (1626 302)  (1626 302)  routing T_31_18.sp4_v_t_47 <X> T_31_18.sp4_h_l_47
 (9 14)  (1627 302)  (1627 302)  routing T_31_18.sp4_v_t_47 <X> T_31_18.sp4_h_l_47
 (22 14)  (1640 302)  (1640 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1644 302)  (1644 302)  routing T_31_18.lc_trk_g3_6 <X> T_31_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1645 302)  (1645 302)  routing T_31_18.lc_trk_g1_7 <X> T_31_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1647 302)  (1647 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1648 302)  (1648 302)  routing T_31_18.lc_trk_g1_7 <X> T_31_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1650 302)  (1650 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1651 302)  (1651 302)  routing T_31_18.lc_trk_g3_1 <X> T_31_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1652 302)  (1652 302)  routing T_31_18.lc_trk_g3_1 <X> T_31_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (1658 302)  (1658 302)  LC_7 Logic Functioning bit
 (21 15)  (1639 303)  (1639 303)  routing T_31_18.sp4_r_v_b_47 <X> T_31_18.lc_trk_g3_7
 (22 15)  (1640 303)  (1640 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1643 303)  (1643 303)  routing T_31_18.sp4_r_v_b_46 <X> T_31_18.lc_trk_g3_6
 (26 15)  (1644 303)  (1644 303)  routing T_31_18.lc_trk_g3_6 <X> T_31_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1645 303)  (1645 303)  routing T_31_18.lc_trk_g3_6 <X> T_31_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1646 303)  (1646 303)  routing T_31_18.lc_trk_g3_6 <X> T_31_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1647 303)  (1647 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1648 303)  (1648 303)  routing T_31_18.lc_trk_g1_7 <X> T_31_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1650 303)  (1650 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7


LogicTile_32_18

 (27 0)  (1699 288)  (1699 288)  routing T_32_18.lc_trk_g3_0 <X> T_32_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1700 288)  (1700 288)  routing T_32_18.lc_trk_g3_0 <X> T_32_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1701 288)  (1701 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1704 288)  (1704 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1708 288)  (1708 288)  LC_0 Logic Functioning bit
 (37 0)  (1709 288)  (1709 288)  LC_0 Logic Functioning bit
 (38 0)  (1710 288)  (1710 288)  LC_0 Logic Functioning bit
 (39 0)  (1711 288)  (1711 288)  LC_0 Logic Functioning bit
 (44 0)  (1716 288)  (1716 288)  LC_0 Logic Functioning bit
 (45 0)  (1717 288)  (1717 288)  LC_0 Logic Functioning bit
 (40 1)  (1712 289)  (1712 289)  LC_0 Logic Functioning bit
 (41 1)  (1713 289)  (1713 289)  LC_0 Logic Functioning bit
 (42 1)  (1714 289)  (1714 289)  LC_0 Logic Functioning bit
 (43 1)  (1715 289)  (1715 289)  LC_0 Logic Functioning bit
 (49 1)  (1721 289)  (1721 289)  Carry_In_Mux bit 

 (0 2)  (1672 290)  (1672 290)  routing T_32_18.glb_netwk_6 <X> T_32_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 290)  (1673 290)  routing T_32_18.glb_netwk_6 <X> T_32_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 290)  (1674 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1699 290)  (1699 290)  routing T_32_18.lc_trk_g3_1 <X> T_32_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1700 290)  (1700 290)  routing T_32_18.lc_trk_g3_1 <X> T_32_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1701 290)  (1701 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1704 290)  (1704 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1708 290)  (1708 290)  LC_1 Logic Functioning bit
 (37 2)  (1709 290)  (1709 290)  LC_1 Logic Functioning bit
 (38 2)  (1710 290)  (1710 290)  LC_1 Logic Functioning bit
 (39 2)  (1711 290)  (1711 290)  LC_1 Logic Functioning bit
 (44 2)  (1716 290)  (1716 290)  LC_1 Logic Functioning bit
 (45 2)  (1717 290)  (1717 290)  LC_1 Logic Functioning bit
 (40 3)  (1712 291)  (1712 291)  LC_1 Logic Functioning bit
 (41 3)  (1713 291)  (1713 291)  LC_1 Logic Functioning bit
 (42 3)  (1714 291)  (1714 291)  LC_1 Logic Functioning bit
 (43 3)  (1715 291)  (1715 291)  LC_1 Logic Functioning bit
 (21 4)  (1693 292)  (1693 292)  routing T_32_18.wire_logic_cluster/lc_3/out <X> T_32_18.lc_trk_g1_3
 (22 4)  (1694 292)  (1694 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1699 292)  (1699 292)  routing T_32_18.lc_trk_g1_4 <X> T_32_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 292)  (1701 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1702 292)  (1702 292)  routing T_32_18.lc_trk_g1_4 <X> T_32_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1704 292)  (1704 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1708 292)  (1708 292)  LC_2 Logic Functioning bit
 (37 4)  (1709 292)  (1709 292)  LC_2 Logic Functioning bit
 (38 4)  (1710 292)  (1710 292)  LC_2 Logic Functioning bit
 (39 4)  (1711 292)  (1711 292)  LC_2 Logic Functioning bit
 (44 4)  (1716 292)  (1716 292)  LC_2 Logic Functioning bit
 (45 4)  (1717 292)  (1717 292)  LC_2 Logic Functioning bit
 (46 4)  (1718 292)  (1718 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (40 5)  (1712 293)  (1712 293)  LC_2 Logic Functioning bit
 (41 5)  (1713 293)  (1713 293)  LC_2 Logic Functioning bit
 (42 5)  (1714 293)  (1714 293)  LC_2 Logic Functioning bit
 (43 5)  (1715 293)  (1715 293)  LC_2 Logic Functioning bit
 (14 6)  (1686 294)  (1686 294)  routing T_32_18.sp4_h_l_9 <X> T_32_18.lc_trk_g1_4
 (17 6)  (1689 294)  (1689 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1690 294)  (1690 294)  routing T_32_18.wire_logic_cluster/lc_5/out <X> T_32_18.lc_trk_g1_5
 (25 6)  (1697 294)  (1697 294)  routing T_32_18.wire_logic_cluster/lc_6/out <X> T_32_18.lc_trk_g1_6
 (27 6)  (1699 294)  (1699 294)  routing T_32_18.lc_trk_g1_3 <X> T_32_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 294)  (1701 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1704 294)  (1704 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1708 294)  (1708 294)  LC_3 Logic Functioning bit
 (37 6)  (1709 294)  (1709 294)  LC_3 Logic Functioning bit
 (38 6)  (1710 294)  (1710 294)  LC_3 Logic Functioning bit
 (39 6)  (1711 294)  (1711 294)  LC_3 Logic Functioning bit
 (44 6)  (1716 294)  (1716 294)  LC_3 Logic Functioning bit
 (45 6)  (1717 294)  (1717 294)  LC_3 Logic Functioning bit
 (14 7)  (1686 295)  (1686 295)  routing T_32_18.sp4_h_l_9 <X> T_32_18.lc_trk_g1_4
 (15 7)  (1687 295)  (1687 295)  routing T_32_18.sp4_h_l_9 <X> T_32_18.lc_trk_g1_4
 (16 7)  (1688 295)  (1688 295)  routing T_32_18.sp4_h_l_9 <X> T_32_18.lc_trk_g1_4
 (17 7)  (1689 295)  (1689 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1694 295)  (1694 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1702 295)  (1702 295)  routing T_32_18.lc_trk_g1_3 <X> T_32_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (1712 295)  (1712 295)  LC_3 Logic Functioning bit
 (41 7)  (1713 295)  (1713 295)  LC_3 Logic Functioning bit
 (42 7)  (1714 295)  (1714 295)  LC_3 Logic Functioning bit
 (43 7)  (1715 295)  (1715 295)  LC_3 Logic Functioning bit
 (27 8)  (1699 296)  (1699 296)  routing T_32_18.lc_trk_g3_4 <X> T_32_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1700 296)  (1700 296)  routing T_32_18.lc_trk_g3_4 <X> T_32_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1701 296)  (1701 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1702 296)  (1702 296)  routing T_32_18.lc_trk_g3_4 <X> T_32_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1704 296)  (1704 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1708 296)  (1708 296)  LC_4 Logic Functioning bit
 (37 8)  (1709 296)  (1709 296)  LC_4 Logic Functioning bit
 (38 8)  (1710 296)  (1710 296)  LC_4 Logic Functioning bit
 (39 8)  (1711 296)  (1711 296)  LC_4 Logic Functioning bit
 (44 8)  (1716 296)  (1716 296)  LC_4 Logic Functioning bit
 (45 8)  (1717 296)  (1717 296)  LC_4 Logic Functioning bit
 (40 9)  (1712 297)  (1712 297)  LC_4 Logic Functioning bit
 (41 9)  (1713 297)  (1713 297)  LC_4 Logic Functioning bit
 (42 9)  (1714 297)  (1714 297)  LC_4 Logic Functioning bit
 (43 9)  (1715 297)  (1715 297)  LC_4 Logic Functioning bit
 (27 10)  (1699 298)  (1699 298)  routing T_32_18.lc_trk_g1_5 <X> T_32_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1701 298)  (1701 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1702 298)  (1702 298)  routing T_32_18.lc_trk_g1_5 <X> T_32_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1704 298)  (1704 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 298)  (1708 298)  LC_5 Logic Functioning bit
 (37 10)  (1709 298)  (1709 298)  LC_5 Logic Functioning bit
 (38 10)  (1710 298)  (1710 298)  LC_5 Logic Functioning bit
 (39 10)  (1711 298)  (1711 298)  LC_5 Logic Functioning bit
 (44 10)  (1716 298)  (1716 298)  LC_5 Logic Functioning bit
 (45 10)  (1717 298)  (1717 298)  LC_5 Logic Functioning bit
 (40 11)  (1712 299)  (1712 299)  LC_5 Logic Functioning bit
 (41 11)  (1713 299)  (1713 299)  LC_5 Logic Functioning bit
 (42 11)  (1714 299)  (1714 299)  LC_5 Logic Functioning bit
 (43 11)  (1715 299)  (1715 299)  LC_5 Logic Functioning bit
 (14 12)  (1686 300)  (1686 300)  routing T_32_18.wire_logic_cluster/lc_0/out <X> T_32_18.lc_trk_g3_0
 (17 12)  (1689 300)  (1689 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1690 300)  (1690 300)  routing T_32_18.wire_logic_cluster/lc_1/out <X> T_32_18.lc_trk_g3_1
 (27 12)  (1699 300)  (1699 300)  routing T_32_18.lc_trk_g1_6 <X> T_32_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1701 300)  (1701 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1702 300)  (1702 300)  routing T_32_18.lc_trk_g1_6 <X> T_32_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1704 300)  (1704 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1708 300)  (1708 300)  LC_6 Logic Functioning bit
 (37 12)  (1709 300)  (1709 300)  LC_6 Logic Functioning bit
 (38 12)  (1710 300)  (1710 300)  LC_6 Logic Functioning bit
 (39 12)  (1711 300)  (1711 300)  LC_6 Logic Functioning bit
 (44 12)  (1716 300)  (1716 300)  LC_6 Logic Functioning bit
 (45 12)  (1717 300)  (1717 300)  LC_6 Logic Functioning bit
 (17 13)  (1689 301)  (1689 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1702 301)  (1702 301)  routing T_32_18.lc_trk_g1_6 <X> T_32_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (1712 301)  (1712 301)  LC_6 Logic Functioning bit
 (41 13)  (1713 301)  (1713 301)  LC_6 Logic Functioning bit
 (42 13)  (1714 301)  (1714 301)  LC_6 Logic Functioning bit
 (43 13)  (1715 301)  (1715 301)  LC_6 Logic Functioning bit
 (1 14)  (1673 302)  (1673 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1684 302)  (1684 302)  routing T_32_18.sp4_v_t_46 <X> T_32_18.sp4_h_l_46
 (14 14)  (1686 302)  (1686 302)  routing T_32_18.wire_logic_cluster/lc_4/out <X> T_32_18.lc_trk_g3_4
 (21 14)  (1693 302)  (1693 302)  routing T_32_18.wire_logic_cluster/lc_7/out <X> T_32_18.lc_trk_g3_7
 (22 14)  (1694 302)  (1694 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1699 302)  (1699 302)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1700 302)  (1700 302)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 302)  (1701 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1702 302)  (1702 302)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1704 302)  (1704 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1708 302)  (1708 302)  LC_7 Logic Functioning bit
 (37 14)  (1709 302)  (1709 302)  LC_7 Logic Functioning bit
 (38 14)  (1710 302)  (1710 302)  LC_7 Logic Functioning bit
 (39 14)  (1711 302)  (1711 302)  LC_7 Logic Functioning bit
 (44 14)  (1716 302)  (1716 302)  LC_7 Logic Functioning bit
 (45 14)  (1717 302)  (1717 302)  LC_7 Logic Functioning bit
 (51 14)  (1723 302)  (1723 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1672 303)  (1672 303)  routing T_32_18.glb_netwk_2 <X> T_32_18.wire_logic_cluster/lc_7/s_r
 (11 15)  (1683 303)  (1683 303)  routing T_32_18.sp4_v_t_46 <X> T_32_18.sp4_h_l_46
 (17 15)  (1689 303)  (1689 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1702 303)  (1702 303)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (1712 303)  (1712 303)  LC_7 Logic Functioning bit
 (41 15)  (1713 303)  (1713 303)  LC_7 Logic Functioning bit
 (42 15)  (1714 303)  (1714 303)  LC_7 Logic Functioning bit
 (43 15)  (1715 303)  (1715 303)  LC_7 Logic Functioning bit


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit


LogicTile_14_17

 (3 14)  (711 286)  (711 286)  routing T_14_17.sp12_h_r_1 <X> T_14_17.sp12_v_t_22
 (3 15)  (711 287)  (711 287)  routing T_14_17.sp12_h_r_1 <X> T_14_17.sp12_v_t_22


LogicTile_17_17

 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (40 0)  (914 272)  (914 272)  LC_0 Logic Functioning bit
 (42 0)  (916 272)  (916 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (42 1)  (916 273)  (916 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (888 278)  (888 278)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g1_4
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (14 8)  (888 280)  (888 280)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g2_0
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 280)  (914 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (40 9)  (914 281)  (914 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (14 12)  (888 284)  (888 284)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp12_v_b_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (40 14)  (914 286)  (914 286)  LC_7 Logic Functioning bit
 (42 14)  (916 286)  (916 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (47 14)  (921 286)  (921 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit


LogicTile_23_17

 (2 10)  (1200 282)  (1200 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_17

 (2 14)  (1308 286)  (1308 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_r_22 sp4_h_r_23


LogicTile_26_17

 (11 9)  (1359 281)  (1359 281)  routing T_26_17.sp4_h_l_45 <X> T_26_17.sp4_h_r_8
 (3 13)  (1351 285)  (1351 285)  routing T_26_17.sp12_h_l_22 <X> T_26_17.sp12_h_r_1


LogicTile_28_17

 (8 12)  (1464 284)  (1464 284)  routing T_28_17.sp4_h_l_47 <X> T_28_17.sp4_h_r_10


LogicTile_29_17

 (14 0)  (1524 272)  (1524 272)  routing T_29_17.wire_logic_cluster/lc_0/out <X> T_29_17.lc_trk_g0_0
 (26 0)  (1536 272)  (1536 272)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1537 272)  (1537 272)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1538 272)  (1538 272)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1539 272)  (1539 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1541 272)  (1541 272)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1542 272)  (1542 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1543 272)  (1543 272)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1544 272)  (1544 272)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (1547 272)  (1547 272)  LC_0 Logic Functioning bit
 (38 0)  (1548 272)  (1548 272)  LC_0 Logic Functioning bit
 (42 0)  (1552 272)  (1552 272)  LC_0 Logic Functioning bit
 (43 0)  (1553 272)  (1553 272)  LC_0 Logic Functioning bit
 (45 0)  (1555 272)  (1555 272)  LC_0 Logic Functioning bit
 (17 1)  (1527 273)  (1527 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1537 273)  (1537 273)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1538 273)  (1538 273)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1539 273)  (1539 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1540 273)  (1540 273)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1542 273)  (1542 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1546 273)  (1546 273)  LC_0 Logic Functioning bit
 (37 1)  (1547 273)  (1547 273)  LC_0 Logic Functioning bit
 (42 1)  (1552 273)  (1552 273)  LC_0 Logic Functioning bit
 (43 1)  (1553 273)  (1553 273)  LC_0 Logic Functioning bit
 (47 1)  (1557 273)  (1557 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1510 274)  (1510 274)  routing T_29_17.glb_netwk_6 <X> T_29_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1511 274)  (1511 274)  routing T_29_17.glb_netwk_6 <X> T_29_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1512 274)  (1512 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (1536 276)  (1536 276)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1537 276)  (1537 276)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1538 276)  (1538 276)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1539 276)  (1539 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1541 276)  (1541 276)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1542 276)  (1542 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1543 276)  (1543 276)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1544 276)  (1544 276)  routing T_29_17.lc_trk_g3_4 <X> T_29_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (1551 276)  (1551 276)  LC_2 Logic Functioning bit
 (43 4)  (1553 276)  (1553 276)  LC_2 Logic Functioning bit
 (45 4)  (1555 276)  (1555 276)  LC_2 Logic Functioning bit
 (27 5)  (1537 277)  (1537 277)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1538 277)  (1538 277)  routing T_29_17.lc_trk_g3_5 <X> T_29_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1539 277)  (1539 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1540 277)  (1540 277)  routing T_29_17.lc_trk_g3_2 <X> T_29_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1546 277)  (1546 277)  LC_2 Logic Functioning bit
 (37 5)  (1547 277)  (1547 277)  LC_2 Logic Functioning bit
 (38 5)  (1548 277)  (1548 277)  LC_2 Logic Functioning bit
 (39 5)  (1549 277)  (1549 277)  LC_2 Logic Functioning bit
 (41 5)  (1551 277)  (1551 277)  LC_2 Logic Functioning bit
 (43 5)  (1553 277)  (1553 277)  LC_2 Logic Functioning bit
 (16 6)  (1526 278)  (1526 278)  routing T_29_17.sp12_h_r_13 <X> T_29_17.lc_trk_g1_5
 (17 6)  (1527 278)  (1527 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 12)  (1535 284)  (1535 284)  routing T_29_17.wire_logic_cluster/lc_2/out <X> T_29_17.lc_trk_g3_2
 (22 13)  (1532 285)  (1532 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1511 286)  (1511 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1524 286)  (1524 286)  routing T_29_17.rgt_op_4 <X> T_29_17.lc_trk_g3_4
 (15 14)  (1525 286)  (1525 286)  routing T_29_17.rgt_op_5 <X> T_29_17.lc_trk_g3_5
 (17 14)  (1527 286)  (1527 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1528 286)  (1528 286)  routing T_29_17.rgt_op_5 <X> T_29_17.lc_trk_g3_5
 (19 14)  (1529 286)  (1529 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (1510 287)  (1510 287)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1511 287)  (1511 287)  routing T_29_17.lc_trk_g1_5 <X> T_29_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (1525 287)  (1525 287)  routing T_29_17.rgt_op_4 <X> T_29_17.lc_trk_g3_4
 (17 15)  (1527 287)  (1527 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_30_17

 (14 0)  (1578 272)  (1578 272)  routing T_30_17.lft_op_0 <X> T_30_17.lc_trk_g0_0
 (27 0)  (1591 272)  (1591 272)  routing T_30_17.lc_trk_g1_2 <X> T_30_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 272)  (1593 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1595 272)  (1595 272)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1596 272)  (1596 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1597 272)  (1597 272)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1600 272)  (1600 272)  LC_0 Logic Functioning bit
 (38 0)  (1602 272)  (1602 272)  LC_0 Logic Functioning bit
 (15 1)  (1579 273)  (1579 273)  routing T_30_17.lft_op_0 <X> T_30_17.lc_trk_g0_0
 (17 1)  (1581 273)  (1581 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (1594 273)  (1594 273)  routing T_30_17.lc_trk_g1_2 <X> T_30_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1595 273)  (1595 273)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1600 273)  (1600 273)  LC_0 Logic Functioning bit
 (38 1)  (1602 273)  (1602 273)  LC_0 Logic Functioning bit
 (0 2)  (1564 274)  (1564 274)  routing T_30_17.glb_netwk_6 <X> T_30_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 274)  (1565 274)  routing T_30_17.glb_netwk_6 <X> T_30_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 274)  (1566 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (1593 274)  (1593 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1595 274)  (1595 274)  routing T_30_17.lc_trk_g1_5 <X> T_30_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1596 274)  (1596 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1598 274)  (1598 274)  routing T_30_17.lc_trk_g1_5 <X> T_30_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1601 274)  (1601 274)  LC_1 Logic Functioning bit
 (39 2)  (1603 274)  (1603 274)  LC_1 Logic Functioning bit
 (40 2)  (1604 274)  (1604 274)  LC_1 Logic Functioning bit
 (42 2)  (1606 274)  (1606 274)  LC_1 Logic Functioning bit
 (50 2)  (1614 274)  (1614 274)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1616 274)  (1616 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (1590 275)  (1590 275)  routing T_30_17.lc_trk_g3_2 <X> T_30_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1591 275)  (1591 275)  routing T_30_17.lc_trk_g3_2 <X> T_30_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1592 275)  (1592 275)  routing T_30_17.lc_trk_g3_2 <X> T_30_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1593 275)  (1593 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (39 3)  (1603 275)  (1603 275)  LC_1 Logic Functioning bit
 (40 3)  (1604 275)  (1604 275)  LC_1 Logic Functioning bit
 (42 3)  (1606 275)  (1606 275)  LC_1 Logic Functioning bit
 (16 4)  (1580 276)  (1580 276)  routing T_30_17.sp12_h_r_9 <X> T_30_17.lc_trk_g1_1
 (17 4)  (1581 276)  (1581 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (1585 276)  (1585 276)  routing T_30_17.wire_logic_cluster/lc_3/out <X> T_30_17.lc_trk_g1_3
 (22 4)  (1586 276)  (1586 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 276)  (1589 276)  routing T_30_17.lft_op_2 <X> T_30_17.lc_trk_g1_2
 (28 4)  (1592 276)  (1592 276)  routing T_30_17.lc_trk_g2_3 <X> T_30_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 276)  (1593 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1595 276)  (1595 276)  routing T_30_17.lc_trk_g3_6 <X> T_30_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1596 276)  (1596 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1597 276)  (1597 276)  routing T_30_17.lc_trk_g3_6 <X> T_30_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1598 276)  (1598 276)  routing T_30_17.lc_trk_g3_6 <X> T_30_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1601 276)  (1601 276)  LC_2 Logic Functioning bit
 (39 4)  (1603 276)  (1603 276)  LC_2 Logic Functioning bit
 (22 5)  (1586 277)  (1586 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1588 277)  (1588 277)  routing T_30_17.lft_op_2 <X> T_30_17.lc_trk_g1_2
 (30 5)  (1594 277)  (1594 277)  routing T_30_17.lc_trk_g2_3 <X> T_30_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1595 277)  (1595 277)  routing T_30_17.lc_trk_g3_6 <X> T_30_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1601 277)  (1601 277)  LC_2 Logic Functioning bit
 (39 5)  (1603 277)  (1603 277)  LC_2 Logic Functioning bit
 (17 6)  (1581 278)  (1581 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 278)  (1582 278)  routing T_30_17.wire_logic_cluster/lc_5/out <X> T_30_17.lc_trk_g1_5
 (21 6)  (1585 278)  (1585 278)  routing T_30_17.wire_logic_cluster/lc_7/out <X> T_30_17.lc_trk_g1_7
 (22 6)  (1586 278)  (1586 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (1596 278)  (1596 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1598 278)  (1598 278)  routing T_30_17.lc_trk_g1_1 <X> T_30_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1600 278)  (1600 278)  LC_3 Logic Functioning bit
 (37 6)  (1601 278)  (1601 278)  LC_3 Logic Functioning bit
 (38 6)  (1602 278)  (1602 278)  LC_3 Logic Functioning bit
 (39 6)  (1603 278)  (1603 278)  LC_3 Logic Functioning bit
 (42 6)  (1606 278)  (1606 278)  LC_3 Logic Functioning bit
 (43 6)  (1607 278)  (1607 278)  LC_3 Logic Functioning bit
 (47 6)  (1611 278)  (1611 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1614 278)  (1614 278)  Cascade bit: LH_LC03_inmux02_5

 (36 7)  (1600 279)  (1600 279)  LC_3 Logic Functioning bit
 (37 7)  (1601 279)  (1601 279)  LC_3 Logic Functioning bit
 (38 7)  (1602 279)  (1602 279)  LC_3 Logic Functioning bit
 (39 7)  (1603 279)  (1603 279)  LC_3 Logic Functioning bit
 (42 7)  (1606 279)  (1606 279)  LC_3 Logic Functioning bit
 (43 7)  (1607 279)  (1607 279)  LC_3 Logic Functioning bit
 (22 8)  (1586 280)  (1586 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1588 280)  (1588 280)  routing T_30_17.tnr_op_3 <X> T_30_17.lc_trk_g2_3
 (25 8)  (1589 280)  (1589 280)  routing T_30_17.wire_logic_cluster/lc_2/out <X> T_30_17.lc_trk_g2_2
 (26 8)  (1590 280)  (1590 280)  routing T_30_17.lc_trk_g2_4 <X> T_30_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1592 280)  (1592 280)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 280)  (1593 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 280)  (1594 280)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1595 280)  (1595 280)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1596 280)  (1596 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1597 280)  (1597 280)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1598 280)  (1598 280)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1600 280)  (1600 280)  LC_4 Logic Functioning bit
 (38 8)  (1602 280)  (1602 280)  LC_4 Logic Functioning bit
 (22 9)  (1586 281)  (1586 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1592 281)  (1592 281)  routing T_30_17.lc_trk_g2_4 <X> T_30_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1593 281)  (1593 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1594 281)  (1594 281)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.wire_logic_cluster/lc_4/in_1
 (17 10)  (1581 282)  (1581 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1582 282)  (1582 282)  routing T_30_17.wire_logic_cluster/lc_5/out <X> T_30_17.lc_trk_g2_5
 (21 10)  (1585 282)  (1585 282)  routing T_30_17.wire_logic_cluster/lc_7/out <X> T_30_17.lc_trk_g2_7
 (22 10)  (1586 282)  (1586 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1590 282)  (1590 282)  routing T_30_17.lc_trk_g2_5 <X> T_30_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1591 282)  (1591 282)  routing T_30_17.lc_trk_g1_1 <X> T_30_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 282)  (1593 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 282)  (1596 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1597 282)  (1597 282)  routing T_30_17.lc_trk_g2_2 <X> T_30_17.wire_logic_cluster/lc_5/in_3
 (42 10)  (1606 282)  (1606 282)  LC_5 Logic Functioning bit
 (45 10)  (1609 282)  (1609 282)  LC_5 Logic Functioning bit
 (50 10)  (1614 282)  (1614 282)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1576 283)  (1576 283)  routing T_30_17.sp4_h_l_45 <X> T_30_17.sp4_v_t_45
 (14 11)  (1578 283)  (1578 283)  routing T_30_17.sp4_r_v_b_36 <X> T_30_17.lc_trk_g2_4
 (17 11)  (1581 283)  (1581 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (1592 283)  (1592 283)  routing T_30_17.lc_trk_g2_5 <X> T_30_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1593 283)  (1593 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1595 283)  (1595 283)  routing T_30_17.lc_trk_g2_2 <X> T_30_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (1604 283)  (1604 283)  LC_5 Logic Functioning bit
 (25 12)  (1589 284)  (1589 284)  routing T_30_17.rgt_op_2 <X> T_30_17.lc_trk_g3_2
 (26 12)  (1590 284)  (1590 284)  routing T_30_17.lc_trk_g1_5 <X> T_30_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1591 284)  (1591 284)  routing T_30_17.lc_trk_g1_2 <X> T_30_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 284)  (1593 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 284)  (1596 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1597 284)  (1597 284)  routing T_30_17.lc_trk_g3_2 <X> T_30_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1598 284)  (1598 284)  routing T_30_17.lc_trk_g3_2 <X> T_30_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1599 284)  (1599 284)  routing T_30_17.lc_trk_g1_7 <X> T_30_17.input_2_6
 (38 12)  (1602 284)  (1602 284)  LC_6 Logic Functioning bit
 (39 12)  (1603 284)  (1603 284)  LC_6 Logic Functioning bit
 (41 12)  (1605 284)  (1605 284)  LC_6 Logic Functioning bit
 (42 12)  (1606 284)  (1606 284)  LC_6 Logic Functioning bit
 (43 12)  (1607 284)  (1607 284)  LC_6 Logic Functioning bit
 (51 12)  (1615 284)  (1615 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1586 285)  (1586 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1588 285)  (1588 285)  routing T_30_17.rgt_op_2 <X> T_30_17.lc_trk_g3_2
 (27 13)  (1591 285)  (1591 285)  routing T_30_17.lc_trk_g1_5 <X> T_30_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 285)  (1593 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 285)  (1594 285)  routing T_30_17.lc_trk_g1_2 <X> T_30_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1595 285)  (1595 285)  routing T_30_17.lc_trk_g3_2 <X> T_30_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1596 285)  (1596 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1598 285)  (1598 285)  routing T_30_17.lc_trk_g1_7 <X> T_30_17.input_2_6
 (35 13)  (1599 285)  (1599 285)  routing T_30_17.lc_trk_g1_7 <X> T_30_17.input_2_6
 (36 13)  (1600 285)  (1600 285)  LC_6 Logic Functioning bit
 (38 13)  (1602 285)  (1602 285)  LC_6 Logic Functioning bit
 (43 13)  (1607 285)  (1607 285)  LC_6 Logic Functioning bit
 (14 14)  (1578 286)  (1578 286)  routing T_30_17.rgt_op_4 <X> T_30_17.lc_trk_g3_4
 (25 14)  (1589 286)  (1589 286)  routing T_30_17.sp4_v_b_38 <X> T_30_17.lc_trk_g3_6
 (26 14)  (1590 286)  (1590 286)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (1592 286)  (1592 286)  routing T_30_17.lc_trk_g2_4 <X> T_30_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 286)  (1593 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 286)  (1594 286)  routing T_30_17.lc_trk_g2_4 <X> T_30_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 286)  (1596 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1598 286)  (1598 286)  routing T_30_17.lc_trk_g1_3 <X> T_30_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1599 286)  (1599 286)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.input_2_7
 (41 14)  (1605 286)  (1605 286)  LC_7 Logic Functioning bit
 (42 14)  (1606 286)  (1606 286)  LC_7 Logic Functioning bit
 (45 14)  (1609 286)  (1609 286)  LC_7 Logic Functioning bit
 (15 15)  (1579 287)  (1579 287)  routing T_30_17.rgt_op_4 <X> T_30_17.lc_trk_g3_4
 (17 15)  (1581 287)  (1581 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1586 287)  (1586 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1587 287)  (1587 287)  routing T_30_17.sp4_v_b_38 <X> T_30_17.lc_trk_g3_6
 (25 15)  (1589 287)  (1589 287)  routing T_30_17.sp4_v_b_38 <X> T_30_17.lc_trk_g3_6
 (27 15)  (1591 287)  (1591 287)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1592 287)  (1592 287)  routing T_30_17.lc_trk_g3_4 <X> T_30_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1593 287)  (1593 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1595 287)  (1595 287)  routing T_30_17.lc_trk_g1_3 <X> T_30_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1596 287)  (1596 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1597 287)  (1597 287)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.input_2_7
 (35 15)  (1599 287)  (1599 287)  routing T_30_17.lc_trk_g2_7 <X> T_30_17.input_2_7
 (42 15)  (1606 287)  (1606 287)  LC_7 Logic Functioning bit
 (43 15)  (1607 287)  (1607 287)  LC_7 Logic Functioning bit


LogicTile_31_17

 (22 0)  (1640 272)  (1640 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1642 272)  (1642 272)  routing T_31_17.top_op_3 <X> T_31_17.lc_trk_g0_3
 (25 0)  (1643 272)  (1643 272)  routing T_31_17.lft_op_2 <X> T_31_17.lc_trk_g0_2
 (28 0)  (1646 272)  (1646 272)  routing T_31_17.lc_trk_g2_3 <X> T_31_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1647 272)  (1647 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1650 272)  (1650 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1651 272)  (1651 272)  routing T_31_17.lc_trk_g3_0 <X> T_31_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1652 272)  (1652 272)  routing T_31_17.lc_trk_g3_0 <X> T_31_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (1658 272)  (1658 272)  LC_0 Logic Functioning bit
 (21 1)  (1639 273)  (1639 273)  routing T_31_17.top_op_3 <X> T_31_17.lc_trk_g0_3
 (22 1)  (1640 273)  (1640 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1642 273)  (1642 273)  routing T_31_17.lft_op_2 <X> T_31_17.lc_trk_g0_2
 (26 1)  (1644 273)  (1644 273)  routing T_31_17.lc_trk_g2_2 <X> T_31_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1646 273)  (1646 273)  routing T_31_17.lc_trk_g2_2 <X> T_31_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1647 273)  (1647 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1648 273)  (1648 273)  routing T_31_17.lc_trk_g2_3 <X> T_31_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1650 273)  (1650 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1651 273)  (1651 273)  routing T_31_17.lc_trk_g3_1 <X> T_31_17.input_2_0
 (34 1)  (1652 273)  (1652 273)  routing T_31_17.lc_trk_g3_1 <X> T_31_17.input_2_0
 (0 2)  (1618 274)  (1618 274)  routing T_31_17.glb_netwk_6 <X> T_31_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 274)  (1619 274)  routing T_31_17.glb_netwk_6 <X> T_31_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 274)  (1620 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1644 274)  (1644 274)  routing T_31_17.lc_trk_g1_6 <X> T_31_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (1646 274)  (1646 274)  routing T_31_17.lc_trk_g2_0 <X> T_31_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 274)  (1647 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1649 274)  (1649 274)  routing T_31_17.lc_trk_g2_4 <X> T_31_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1650 274)  (1650 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1651 274)  (1651 274)  routing T_31_17.lc_trk_g2_4 <X> T_31_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1653 274)  (1653 274)  routing T_31_17.lc_trk_g2_5 <X> T_31_17.input_2_1
 (40 2)  (1658 274)  (1658 274)  LC_1 Logic Functioning bit
 (10 3)  (1628 275)  (1628 275)  routing T_31_17.sp4_h_l_45 <X> T_31_17.sp4_v_t_36
 (26 3)  (1644 275)  (1644 275)  routing T_31_17.lc_trk_g1_6 <X> T_31_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1645 275)  (1645 275)  routing T_31_17.lc_trk_g1_6 <X> T_31_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 275)  (1647 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1650 275)  (1650 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1651 275)  (1651 275)  routing T_31_17.lc_trk_g2_5 <X> T_31_17.input_2_1
 (25 4)  (1643 276)  (1643 276)  routing T_31_17.wire_logic_cluster/lc_2/out <X> T_31_17.lc_trk_g1_2
 (27 4)  (1645 276)  (1645 276)  routing T_31_17.lc_trk_g1_2 <X> T_31_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1647 276)  (1647 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1649 276)  (1649 276)  routing T_31_17.lc_trk_g1_4 <X> T_31_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1650 276)  (1650 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1652 276)  (1652 276)  routing T_31_17.lc_trk_g1_4 <X> T_31_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1653 276)  (1653 276)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.input_2_2
 (39 4)  (1657 276)  (1657 276)  LC_2 Logic Functioning bit
 (45 4)  (1663 276)  (1663 276)  LC_2 Logic Functioning bit
 (22 5)  (1640 277)  (1640 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1644 277)  (1644 277)  routing T_31_17.lc_trk_g0_2 <X> T_31_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1647 277)  (1647 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1648 277)  (1648 277)  routing T_31_17.lc_trk_g1_2 <X> T_31_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1650 277)  (1650 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1651 277)  (1651 277)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.input_2_2
 (34 5)  (1652 277)  (1652 277)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.input_2_2
 (35 5)  (1653 277)  (1653 277)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.input_2_2
 (41 5)  (1659 277)  (1659 277)  LC_2 Logic Functioning bit
 (51 5)  (1669 277)  (1669 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1632 278)  (1632 278)  routing T_31_17.wire_logic_cluster/lc_4/out <X> T_31_17.lc_trk_g1_4
 (22 6)  (1640 278)  (1640 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1641 278)  (1641 278)  routing T_31_17.sp4_h_r_7 <X> T_31_17.lc_trk_g1_7
 (24 6)  (1642 278)  (1642 278)  routing T_31_17.sp4_h_r_7 <X> T_31_17.lc_trk_g1_7
 (26 6)  (1644 278)  (1644 278)  routing T_31_17.lc_trk_g3_6 <X> T_31_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1645 278)  (1645 278)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1646 278)  (1646 278)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1647 278)  (1647 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1648 278)  (1648 278)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1650 278)  (1650 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (1655 278)  (1655 278)  LC_3 Logic Functioning bit
 (39 6)  (1657 278)  (1657 278)  LC_3 Logic Functioning bit
 (45 6)  (1663 278)  (1663 278)  LC_3 Logic Functioning bit
 (17 7)  (1635 279)  (1635 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1639 279)  (1639 279)  routing T_31_17.sp4_h_r_7 <X> T_31_17.lc_trk_g1_7
 (22 7)  (1640 279)  (1640 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1643 279)  (1643 279)  routing T_31_17.sp4_r_v_b_30 <X> T_31_17.lc_trk_g1_6
 (26 7)  (1644 279)  (1644 279)  routing T_31_17.lc_trk_g3_6 <X> T_31_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1645 279)  (1645 279)  routing T_31_17.lc_trk_g3_6 <X> T_31_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1646 279)  (1646 279)  routing T_31_17.lc_trk_g3_6 <X> T_31_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1647 279)  (1647 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1648 279)  (1648 279)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1649 279)  (1649 279)  routing T_31_17.lc_trk_g0_2 <X> T_31_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1655 279)  (1655 279)  LC_3 Logic Functioning bit
 (39 7)  (1657 279)  (1657 279)  LC_3 Logic Functioning bit
 (40 7)  (1658 279)  (1658 279)  LC_3 Logic Functioning bit
 (42 7)  (1660 279)  (1660 279)  LC_3 Logic Functioning bit
 (51 7)  (1669 279)  (1669 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (1627 280)  (1627 280)  routing T_31_17.sp4_v_t_42 <X> T_31_17.sp4_h_r_7
 (21 8)  (1639 280)  (1639 280)  routing T_31_17.rgt_op_3 <X> T_31_17.lc_trk_g2_3
 (22 8)  (1640 280)  (1640 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1642 280)  (1642 280)  routing T_31_17.rgt_op_3 <X> T_31_17.lc_trk_g2_3
 (25 8)  (1643 280)  (1643 280)  routing T_31_17.rgt_op_2 <X> T_31_17.lc_trk_g2_2
 (26 8)  (1644 280)  (1644 280)  routing T_31_17.lc_trk_g1_7 <X> T_31_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (1647 280)  (1647 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1649 280)  (1649 280)  routing T_31_17.lc_trk_g2_7 <X> T_31_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1650 280)  (1650 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1651 280)  (1651 280)  routing T_31_17.lc_trk_g2_7 <X> T_31_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1654 280)  (1654 280)  LC_4 Logic Functioning bit
 (38 8)  (1656 280)  (1656 280)  LC_4 Logic Functioning bit
 (15 9)  (1633 281)  (1633 281)  routing T_31_17.tnr_op_0 <X> T_31_17.lc_trk_g2_0
 (17 9)  (1635 281)  (1635 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1640 281)  (1640 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1642 281)  (1642 281)  routing T_31_17.rgt_op_2 <X> T_31_17.lc_trk_g2_2
 (26 9)  (1644 281)  (1644 281)  routing T_31_17.lc_trk_g1_7 <X> T_31_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1645 281)  (1645 281)  routing T_31_17.lc_trk_g1_7 <X> T_31_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1647 281)  (1647 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1648 281)  (1648 281)  routing T_31_17.lc_trk_g0_3 <X> T_31_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1649 281)  (1649 281)  routing T_31_17.lc_trk_g2_7 <X> T_31_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1655 281)  (1655 281)  LC_4 Logic Functioning bit
 (39 9)  (1657 281)  (1657 281)  LC_4 Logic Functioning bit
 (40 9)  (1658 281)  (1658 281)  LC_4 Logic Functioning bit
 (42 9)  (1660 281)  (1660 281)  LC_4 Logic Functioning bit
 (14 10)  (1632 282)  (1632 282)  routing T_31_17.rgt_op_4 <X> T_31_17.lc_trk_g2_4
 (15 10)  (1633 282)  (1633 282)  routing T_31_17.rgt_op_5 <X> T_31_17.lc_trk_g2_5
 (17 10)  (1635 282)  (1635 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1636 282)  (1636 282)  routing T_31_17.rgt_op_5 <X> T_31_17.lc_trk_g2_5
 (22 10)  (1640 282)  (1640 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1642 282)  (1642 282)  routing T_31_17.tnl_op_7 <X> T_31_17.lc_trk_g2_7
 (31 10)  (1649 282)  (1649 282)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1650 282)  (1650 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1651 282)  (1651 282)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1652 282)  (1652 282)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1654 282)  (1654 282)  LC_5 Logic Functioning bit
 (37 10)  (1655 282)  (1655 282)  LC_5 Logic Functioning bit
 (38 10)  (1656 282)  (1656 282)  LC_5 Logic Functioning bit
 (39 10)  (1657 282)  (1657 282)  LC_5 Logic Functioning bit
 (42 10)  (1660 282)  (1660 282)  LC_5 Logic Functioning bit
 (43 10)  (1661 282)  (1661 282)  LC_5 Logic Functioning bit
 (50 10)  (1668 282)  (1668 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1633 283)  (1633 283)  routing T_31_17.rgt_op_4 <X> T_31_17.lc_trk_g2_4
 (17 11)  (1635 283)  (1635 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (1639 283)  (1639 283)  routing T_31_17.tnl_op_7 <X> T_31_17.lc_trk_g2_7
 (31 11)  (1649 283)  (1649 283)  routing T_31_17.lc_trk_g3_7 <X> T_31_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1654 283)  (1654 283)  LC_5 Logic Functioning bit
 (37 11)  (1655 283)  (1655 283)  LC_5 Logic Functioning bit
 (38 11)  (1656 283)  (1656 283)  LC_5 Logic Functioning bit
 (39 11)  (1657 283)  (1657 283)  LC_5 Logic Functioning bit
 (42 11)  (1660 283)  (1660 283)  LC_5 Logic Functioning bit
 (43 11)  (1661 283)  (1661 283)  LC_5 Logic Functioning bit
 (46 11)  (1664 283)  (1664 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (1632 284)  (1632 284)  routing T_31_17.rgt_op_0 <X> T_31_17.lc_trk_g3_0
 (15 12)  (1633 284)  (1633 284)  routing T_31_17.rgt_op_1 <X> T_31_17.lc_trk_g3_1
 (17 12)  (1635 284)  (1635 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1636 284)  (1636 284)  routing T_31_17.rgt_op_1 <X> T_31_17.lc_trk_g3_1
 (15 13)  (1633 285)  (1633 285)  routing T_31_17.rgt_op_0 <X> T_31_17.lc_trk_g3_0
 (17 13)  (1635 285)  (1635 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 14)  (1639 286)  (1639 286)  routing T_31_17.sp4_h_r_39 <X> T_31_17.lc_trk_g3_7
 (22 14)  (1640 286)  (1640 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1641 286)  (1641 286)  routing T_31_17.sp4_h_r_39 <X> T_31_17.lc_trk_g3_7
 (24 14)  (1642 286)  (1642 286)  routing T_31_17.sp4_h_r_39 <X> T_31_17.lc_trk_g3_7
 (25 14)  (1643 286)  (1643 286)  routing T_31_17.sp4_v_b_38 <X> T_31_17.lc_trk_g3_6
 (22 15)  (1640 287)  (1640 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1641 287)  (1641 287)  routing T_31_17.sp4_v_b_38 <X> T_31_17.lc_trk_g3_6
 (25 15)  (1643 287)  (1643 287)  routing T_31_17.sp4_v_b_38 <X> T_31_17.lc_trk_g3_6


LogicTile_32_17

 (27 0)  (1699 272)  (1699 272)  routing T_32_17.lc_trk_g3_0 <X> T_32_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1700 272)  (1700 272)  routing T_32_17.lc_trk_g3_0 <X> T_32_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1701 272)  (1701 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1703 272)  (1703 272)  routing T_32_17.lc_trk_g3_6 <X> T_32_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1704 272)  (1704 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1705 272)  (1705 272)  routing T_32_17.lc_trk_g3_6 <X> T_32_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1706 272)  (1706 272)  routing T_32_17.lc_trk_g3_6 <X> T_32_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1707 272)  (1707 272)  routing T_32_17.lc_trk_g2_6 <X> T_32_17.input_2_0
 (36 0)  (1708 272)  (1708 272)  LC_0 Logic Functioning bit
 (37 0)  (1709 272)  (1709 272)  LC_0 Logic Functioning bit
 (38 0)  (1710 272)  (1710 272)  LC_0 Logic Functioning bit
 (39 0)  (1711 272)  (1711 272)  LC_0 Logic Functioning bit
 (44 0)  (1716 272)  (1716 272)  LC_0 Logic Functioning bit
 (45 0)  (1717 272)  (1717 272)  LC_0 Logic Functioning bit
 (31 1)  (1703 273)  (1703 273)  routing T_32_17.lc_trk_g3_6 <X> T_32_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1704 273)  (1704 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1705 273)  (1705 273)  routing T_32_17.lc_trk_g2_6 <X> T_32_17.input_2_0
 (35 1)  (1707 273)  (1707 273)  routing T_32_17.lc_trk_g2_6 <X> T_32_17.input_2_0
 (40 1)  (1712 273)  (1712 273)  LC_0 Logic Functioning bit
 (41 1)  (1713 273)  (1713 273)  LC_0 Logic Functioning bit
 (42 1)  (1714 273)  (1714 273)  LC_0 Logic Functioning bit
 (43 1)  (1715 273)  (1715 273)  LC_0 Logic Functioning bit
 (0 2)  (1672 274)  (1672 274)  routing T_32_17.glb_netwk_6 <X> T_32_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 274)  (1673 274)  routing T_32_17.glb_netwk_6 <X> T_32_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 274)  (1674 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1699 274)  (1699 274)  routing T_32_17.lc_trk_g3_1 <X> T_32_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1700 274)  (1700 274)  routing T_32_17.lc_trk_g3_1 <X> T_32_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1701 274)  (1701 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1704 274)  (1704 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1708 274)  (1708 274)  LC_1 Logic Functioning bit
 (37 2)  (1709 274)  (1709 274)  LC_1 Logic Functioning bit
 (38 2)  (1710 274)  (1710 274)  LC_1 Logic Functioning bit
 (39 2)  (1711 274)  (1711 274)  LC_1 Logic Functioning bit
 (44 2)  (1716 274)  (1716 274)  LC_1 Logic Functioning bit
 (45 2)  (1717 274)  (1717 274)  LC_1 Logic Functioning bit
 (40 3)  (1712 275)  (1712 275)  LC_1 Logic Functioning bit
 (41 3)  (1713 275)  (1713 275)  LC_1 Logic Functioning bit
 (42 3)  (1714 275)  (1714 275)  LC_1 Logic Functioning bit
 (43 3)  (1715 275)  (1715 275)  LC_1 Logic Functioning bit
 (21 4)  (1693 276)  (1693 276)  routing T_32_17.wire_logic_cluster/lc_3/out <X> T_32_17.lc_trk_g1_3
 (22 4)  (1694 276)  (1694 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1697 276)  (1697 276)  routing T_32_17.wire_logic_cluster/lc_2/out <X> T_32_17.lc_trk_g1_2
 (27 4)  (1699 276)  (1699 276)  routing T_32_17.lc_trk_g1_2 <X> T_32_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 276)  (1701 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1704 276)  (1704 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1708 276)  (1708 276)  LC_2 Logic Functioning bit
 (37 4)  (1709 276)  (1709 276)  LC_2 Logic Functioning bit
 (38 4)  (1710 276)  (1710 276)  LC_2 Logic Functioning bit
 (39 4)  (1711 276)  (1711 276)  LC_2 Logic Functioning bit
 (44 4)  (1716 276)  (1716 276)  LC_2 Logic Functioning bit
 (45 4)  (1717 276)  (1717 276)  LC_2 Logic Functioning bit
 (22 5)  (1694 277)  (1694 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1702 277)  (1702 277)  routing T_32_17.lc_trk_g1_2 <X> T_32_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (1712 277)  (1712 277)  LC_2 Logic Functioning bit
 (41 5)  (1713 277)  (1713 277)  LC_2 Logic Functioning bit
 (42 5)  (1714 277)  (1714 277)  LC_2 Logic Functioning bit
 (43 5)  (1715 277)  (1715 277)  LC_2 Logic Functioning bit
 (17 6)  (1689 278)  (1689 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1690 278)  (1690 278)  routing T_32_17.wire_logic_cluster/lc_5/out <X> T_32_17.lc_trk_g1_5
 (25 6)  (1697 278)  (1697 278)  routing T_32_17.wire_logic_cluster/lc_6/out <X> T_32_17.lc_trk_g1_6
 (27 6)  (1699 278)  (1699 278)  routing T_32_17.lc_trk_g1_3 <X> T_32_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 278)  (1701 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1704 278)  (1704 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1708 278)  (1708 278)  LC_3 Logic Functioning bit
 (37 6)  (1709 278)  (1709 278)  LC_3 Logic Functioning bit
 (38 6)  (1710 278)  (1710 278)  LC_3 Logic Functioning bit
 (39 6)  (1711 278)  (1711 278)  LC_3 Logic Functioning bit
 (44 6)  (1716 278)  (1716 278)  LC_3 Logic Functioning bit
 (45 6)  (1717 278)  (1717 278)  LC_3 Logic Functioning bit
 (22 7)  (1694 279)  (1694 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1702 279)  (1702 279)  routing T_32_17.lc_trk_g1_3 <X> T_32_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (1712 279)  (1712 279)  LC_3 Logic Functioning bit
 (41 7)  (1713 279)  (1713 279)  LC_3 Logic Functioning bit
 (42 7)  (1714 279)  (1714 279)  LC_3 Logic Functioning bit
 (43 7)  (1715 279)  (1715 279)  LC_3 Logic Functioning bit
 (27 8)  (1699 280)  (1699 280)  routing T_32_17.lc_trk_g3_4 <X> T_32_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1700 280)  (1700 280)  routing T_32_17.lc_trk_g3_4 <X> T_32_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1701 280)  (1701 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1702 280)  (1702 280)  routing T_32_17.lc_trk_g3_4 <X> T_32_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1704 280)  (1704 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1708 280)  (1708 280)  LC_4 Logic Functioning bit
 (37 8)  (1709 280)  (1709 280)  LC_4 Logic Functioning bit
 (38 8)  (1710 280)  (1710 280)  LC_4 Logic Functioning bit
 (39 8)  (1711 280)  (1711 280)  LC_4 Logic Functioning bit
 (44 8)  (1716 280)  (1716 280)  LC_4 Logic Functioning bit
 (45 8)  (1717 280)  (1717 280)  LC_4 Logic Functioning bit
 (40 9)  (1712 281)  (1712 281)  LC_4 Logic Functioning bit
 (41 9)  (1713 281)  (1713 281)  LC_4 Logic Functioning bit
 (42 9)  (1714 281)  (1714 281)  LC_4 Logic Functioning bit
 (43 9)  (1715 281)  (1715 281)  LC_4 Logic Functioning bit
 (27 10)  (1699 282)  (1699 282)  routing T_32_17.lc_trk_g1_5 <X> T_32_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1701 282)  (1701 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1702 282)  (1702 282)  routing T_32_17.lc_trk_g1_5 <X> T_32_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1704 282)  (1704 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1708 282)  (1708 282)  LC_5 Logic Functioning bit
 (37 10)  (1709 282)  (1709 282)  LC_5 Logic Functioning bit
 (38 10)  (1710 282)  (1710 282)  LC_5 Logic Functioning bit
 (39 10)  (1711 282)  (1711 282)  LC_5 Logic Functioning bit
 (44 10)  (1716 282)  (1716 282)  LC_5 Logic Functioning bit
 (45 10)  (1717 282)  (1717 282)  LC_5 Logic Functioning bit
 (22 11)  (1694 283)  (1694 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1696 283)  (1696 283)  routing T_32_17.tnl_op_6 <X> T_32_17.lc_trk_g2_6
 (25 11)  (1697 283)  (1697 283)  routing T_32_17.tnl_op_6 <X> T_32_17.lc_trk_g2_6
 (40 11)  (1712 283)  (1712 283)  LC_5 Logic Functioning bit
 (41 11)  (1713 283)  (1713 283)  LC_5 Logic Functioning bit
 (42 11)  (1714 283)  (1714 283)  LC_5 Logic Functioning bit
 (43 11)  (1715 283)  (1715 283)  LC_5 Logic Functioning bit
 (14 12)  (1686 284)  (1686 284)  routing T_32_17.wire_logic_cluster/lc_0/out <X> T_32_17.lc_trk_g3_0
 (17 12)  (1689 284)  (1689 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1690 284)  (1690 284)  routing T_32_17.wire_logic_cluster/lc_1/out <X> T_32_17.lc_trk_g3_1
 (27 12)  (1699 284)  (1699 284)  routing T_32_17.lc_trk_g1_6 <X> T_32_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1701 284)  (1701 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1702 284)  (1702 284)  routing T_32_17.lc_trk_g1_6 <X> T_32_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1704 284)  (1704 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1708 284)  (1708 284)  LC_6 Logic Functioning bit
 (37 12)  (1709 284)  (1709 284)  LC_6 Logic Functioning bit
 (38 12)  (1710 284)  (1710 284)  LC_6 Logic Functioning bit
 (39 12)  (1711 284)  (1711 284)  LC_6 Logic Functioning bit
 (44 12)  (1716 284)  (1716 284)  LC_6 Logic Functioning bit
 (45 12)  (1717 284)  (1717 284)  LC_6 Logic Functioning bit
 (17 13)  (1689 285)  (1689 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1702 285)  (1702 285)  routing T_32_17.lc_trk_g1_6 <X> T_32_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (1712 285)  (1712 285)  LC_6 Logic Functioning bit
 (41 13)  (1713 285)  (1713 285)  LC_6 Logic Functioning bit
 (42 13)  (1714 285)  (1714 285)  LC_6 Logic Functioning bit
 (43 13)  (1715 285)  (1715 285)  LC_6 Logic Functioning bit
 (1 14)  (1673 286)  (1673 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1686 286)  (1686 286)  routing T_32_17.wire_logic_cluster/lc_4/out <X> T_32_17.lc_trk_g3_4
 (21 14)  (1693 286)  (1693 286)  routing T_32_17.wire_logic_cluster/lc_7/out <X> T_32_17.lc_trk_g3_7
 (22 14)  (1694 286)  (1694 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1699 286)  (1699 286)  routing T_32_17.lc_trk_g3_7 <X> T_32_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1700 286)  (1700 286)  routing T_32_17.lc_trk_g3_7 <X> T_32_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 286)  (1701 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1702 286)  (1702 286)  routing T_32_17.lc_trk_g3_7 <X> T_32_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1704 286)  (1704 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1708 286)  (1708 286)  LC_7 Logic Functioning bit
 (37 14)  (1709 286)  (1709 286)  LC_7 Logic Functioning bit
 (38 14)  (1710 286)  (1710 286)  LC_7 Logic Functioning bit
 (39 14)  (1711 286)  (1711 286)  LC_7 Logic Functioning bit
 (44 14)  (1716 286)  (1716 286)  LC_7 Logic Functioning bit
 (45 14)  (1717 286)  (1717 286)  LC_7 Logic Functioning bit
 (0 15)  (1672 287)  (1672 287)  routing T_32_17.glb_netwk_2 <X> T_32_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (1680 287)  (1680 287)  routing T_32_17.sp4_h_l_47 <X> T_32_17.sp4_v_t_47
 (17 15)  (1689 287)  (1689 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1694 287)  (1694 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1696 287)  (1696 287)  routing T_32_17.tnl_op_6 <X> T_32_17.lc_trk_g3_6
 (25 15)  (1697 287)  (1697 287)  routing T_32_17.tnl_op_6 <X> T_32_17.lc_trk_g3_6
 (30 15)  (1702 287)  (1702 287)  routing T_32_17.lc_trk_g3_7 <X> T_32_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (1712 287)  (1712 287)  LC_7 Logic Functioning bit
 (41 15)  (1713 287)  (1713 287)  LC_7 Logic Functioning bit
 (42 15)  (1714 287)  (1714 287)  LC_7 Logic Functioning bit
 (43 15)  (1715 287)  (1715 287)  LC_7 Logic Functioning bit
 (51 15)  (1723 287)  (1723 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


IO_Tile_33_17

 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span4_horz_23 <X> T_33_17.lc_trk_g0_7
 (6 6)  (1732 278)  (1732 278)  routing T_33_17.span4_horz_23 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_22_1

 (3 0)  (1147 16)  (1147 16)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_b_0
 (3 1)  (1147 17)  (1147 17)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_b_0


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span12_vert_0 <X> T_22_0.lc_trk_g1_0
 (4 9)  (1160 6)  (1160 6)  routing T_22_0.span12_vert_0 <X> T_22_0.lc_trk_g1_0
 (5 9)  (1161 6)  (1161 6)  routing T_22_0.span12_vert_0 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit

