
---------- Begin Simulation Statistics ----------
final_tick                               849511657500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5640                       # Simulator instruction rate (inst/s)
host_mem_usage                                3977204                       # Number of bytes of host memory used
host_op_rate                                    10890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3089.95                       # Real time elapsed on the host
host_tick_rate                              274927682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17427811                       # Number of instructions simulated
sim_ops                                      33649344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.849512                       # Number of seconds simulated
sim_ticks                                849511657500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             2461117                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            66031                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          2584829                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1089291                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        2461117                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1371826                       # Number of indirect misses.
system.cpu0.branchPred.lookups                2909626                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                 148581                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        59919                       # Number of mispredicted indirect branches.
system.cpu0.cache.hitRatio                   0.991457                       # The ratio of hits to the total accesses to the cache
system.cpu0.cache.hits                        5197030                       # Number of hits
system.cpu0.cache.missLatency::samples          44780                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::mean      18905549.173738                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::gmean     17200945.523895                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::stdev     7749052.706010                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::0-4.1943e+06           81      0.18%      0.18% # Ticks for misses to the cache
system.cpu0.cache.missLatency::4.1943e+06-8.38861e+06          855      1.91%      2.09% # Ticks for misses to the cache
system.cpu0.cache.missLatency::8.38861e+06-1.25829e+07        18217     40.68%     42.77% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.25829e+07-1.67772e+07            0      0.00%     42.77% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.67772e+07-2.09715e+07          124      0.28%     43.05% # Ticks for misses to the cache
system.cpu0.cache.missLatency::2.09715e+07-2.51658e+07        20517     45.82%     88.87% # Ticks for misses to the cache
system.cpu0.cache.missLatency::2.51658e+07-2.93601e+07            0      0.00%     88.87% # Ticks for misses to the cache
system.cpu0.cache.missLatency::2.93601e+07-3.35544e+07          992      2.22%     91.08% # Ticks for misses to the cache
system.cpu0.cache.missLatency::3.35544e+07-3.77487e+07         3994      8.92%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::3.77487e+07-4.1943e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::4.1943e+07-4.61373e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::4.61373e+07-5.03316e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::5.03316e+07-5.4526e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::total            44780                       # Ticks for misses to the cache
system.cpu0.cache.misses                        44780                       # Number of misses
system.cpu0.cc_regfile_reads                 12378730                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6021028                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            66031                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   2219434                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1743337                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            113                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3567218                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            10000002                       # Number of instructions committed
system.cpu0.commit.committedOps              19299099                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1513454077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.012752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.294671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1509687818     99.75%     99.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       724029      0.05%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       370025      0.02%     99.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       409957      0.03%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       191934      0.01%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       138069      0.01%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       121984      0.01%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        66924      0.00%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1743337      0.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1513454077                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                    273407                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              124789                       # Number of function calls committed.
system.cpu0.commit.int_insts                 19104086                       # Number of committed integer instructions.
system.cpu0.commit.loads                      2189330                       # Number of loads committed
system.cpu0.commit.membars                         32                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        57455      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15028677     77.87%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          62846      0.33%     78.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          134793      0.70%     79.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         23790      0.12%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            32      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd           1040      0.01%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu           1209      0.01%     79.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp             20      0.00%     79.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt          26664      0.14%     79.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc        108790      0.56%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift          475      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2126938     11.02%     91.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1627429      8.43%     99.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        62392      0.32%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        36549      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19299099                       # Class of committed instruction
system.cpu0.commit.refs                       3853308                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   10000002                       # Number of Instructions Simulated
system.cpu0.committedOps                     19299099                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                            169.902298                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                      169.902298                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1009183767                       # Number of cycles decode is blocked
system.cpu0.decode.DecodedInsts              23917653                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               501439804                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  2379141                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 66595                       # Number of cycles decode is squashing
system.cpu0.decode.UnblockCycles               877291                       # Number of cycles decode is unblocking
system.cpu0.dtb.rdAccesses                    2510621                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          318                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1763748                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          862                       # TLB misses on write requests
system.cpu0.fetch.Branches                    2909626                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1785917                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    531204255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 5000                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles    893149974                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      13101286                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles            88386571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.SquashCycles                 133190                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.001713                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1139194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           1237872                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.007711                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1513946598                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.016720                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.342427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1509746906     99.72%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  261752      0.02%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  312057      0.02%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  380393      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  270784      0.02%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  298802      0.02%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  213446      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  271651      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2190807      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1513946598                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                   338645                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  220484                       # number of floating regfile writes
system.cpu0.idleCycles                      185076718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               79513                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 2352380                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.017223                       # Inst execution rate
system.cpu0.iew.exec_refs                    12264616                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1763729                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              998794959                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              2779485                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1519                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             5749                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1972923                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           22866454                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10500887                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           219373                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             29262134                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 17622                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                84099                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 66595                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               115651                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      4046066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          563647                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          322                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          921                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       590150                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       308942                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           921                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        77301                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          2212                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 27189616                       # num instructions consuming a value
system.cpu0.iew.wb_count                     21097957                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.560233                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15232527                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.012418                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      21115784                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                47880251                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17052224                       # number of integer regfile writes
system.cpu0.ipc                              0.005886                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.005886                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            92099      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16638332     56.44%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               65110      0.22%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               135225      0.46%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              24370      0.08%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 32      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                1177      0.00%     57.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                2322      0.01%     57.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                  26      0.00%     57.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt               27321      0.09%     57.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc             109196      0.37%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift               843      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              1      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10133740     34.37%     92.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1739320      5.90%     98.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         470654      1.60%     99.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         41745      0.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              29481513                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                 708575                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads            1409838                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses       287561                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes            369067                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1523000                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.051659                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 328501     21.57%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                    20      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     7      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    2      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   1      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                803312     52.75%     74.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               372808     24.48%     98.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13613      0.89%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4736      0.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              30203839                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1573242232                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     20810396                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         26065241                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  22863373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 29481513                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3081                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3567216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           219452                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2968                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5830723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1513946598                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.019473                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.346094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1508365527     99.63%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             315787      0.02%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             437103      0.03%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             496943      0.03%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             800903      0.05%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             773912      0.05%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             831884      0.05%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             660097      0.04%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1264442      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1513946598                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.017352                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1785917                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.memDep0.conflictingLoads           398876                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          210039                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             2779485                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1972923                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               17128449                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu0.numCycles                      1699023316                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles             1002665782                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             21449799                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                986655                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               501807115                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  5670                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                32975                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             60665218                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              23516379                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           25917173                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2874126                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2627378                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 66595                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3862316                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 4467185                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups           371836                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        36071297                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       2670664                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               773                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3906736                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           759                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1534577057                       # The number of ROB reads
system.cpu0.rob.rob_writes                   46227960                       # The number of ROB writes
system.cpu0.timesIdled                           7062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   47                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1817147                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 5                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            40857                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1903529                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            815832                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1817147                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses         1001315                       # Number of indirect misses.
system.cpu1.branchPred.lookups                2133468                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                 108800                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        35584                       # Number of mispredicted indirect branches.
system.cpu1.cache.hitRatio                   0.991109                       # The ratio of hits to the total accesses to the cache
system.cpu1.cache.hits                        3841362                       # Number of hits
system.cpu1.cache.missLatency::samples          34459                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::mean      24588741.025567                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::gmean     19778520.999047                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::stdev     19092484.188285                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::0-1.67772e+07        16003     46.44%     46.44% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.67772e+07-3.35544e+07         9920     28.79%     75.23% # Ticks for misses to the cache
system.cpu1.cache.missLatency::3.35544e+07-5.03316e+07         5501     15.96%     91.19% # Ticks for misses to the cache
system.cpu1.cache.missLatency::5.03316e+07-6.71089e+07         1408      4.09%     95.28% # Ticks for misses to the cache
system.cpu1.cache.missLatency::6.71089e+07-8.38861e+07          973      2.82%     98.10% # Ticks for misses to the cache
system.cpu1.cache.missLatency::8.38861e+07-1.00663e+08          304      0.88%     98.98% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.00663e+08-1.17441e+08          231      0.67%     99.65% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.17441e+08-1.34218e+08           57      0.17%     99.82% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.34218e+08-1.50995e+08           47      0.14%     99.96% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.50995e+08-1.67772e+08            3      0.01%     99.97% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.67772e+08-1.84549e+08            8      0.02%     99.99% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.84549e+08-2.01327e+08            2      0.01%     99.99% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.18104e+08-2.34881e+08            1      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::total            34459                       # Ticks for misses to the cache
system.cpu1.cache.misses                        34460                       # Number of misses
system.cpu1.cc_regfile_reads                  9118476                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 4451438                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            40857                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1631617                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1279929                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2629116                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             7378859                       # Number of instructions committed
system.cpu1.commit.committedOps              14246298                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1496254833                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.009521                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.254450                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1493456623     99.81%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       552147      0.04%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       278678      0.02%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       297052      0.02%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       144724      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       101225      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        89999      0.01%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        54456      0.00%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1279929      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1496254833                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    205852                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               93094                       # Number of function calls committed.
system.cpu1.commit.int_insts                 14099200                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1627686                       # Number of loads committed
system.cpu1.commit.membars                         32                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        43324      0.30%      0.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11072220     77.72%     78.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          44690      0.31%     78.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          100909      0.71%     79.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         17753      0.12%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            32      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd           1040      0.01%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu           1209      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp             20      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt          20246      0.14%     79.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc         81232      0.57%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift          475      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1580764     11.10%     91.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1207965      8.48%     99.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        46922      0.33%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        27497      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14246298                       # Class of committed instruction
system.cpu1.commit.refs                       2863148                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    7378859                       # Number of Instructions Simulated
system.cpu1.committedOps                     14246298                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                            230.255561                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                      230.255561                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1010280959                       # Number of cycles decode is blocked
system.cpu1.decode.DecodedInsts              17516394                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               483923813                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1700334                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 41322                       # Number of cycles decode is squashing
system.cpu1.decode.UnblockCycles               669968                       # Number of cycles decode is unblocking
system.cpu1.dtb.rdAccesses                    1862110                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          313                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1309652                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          710                       # TLB misses on write requests
system.cpu1.fetch.Branches                    2133468                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1303952                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    555421931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 2194                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles    848038384                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       9488678                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles            92136356                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.SquashCycles                  82644                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.001256                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            978394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            924632                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.005585                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1496616396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.012306                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.293285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1493542135     99.79%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  198009      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  225081      0.02%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  282656      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196165      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  245838      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153613      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  197522      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1575377      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1496616396                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   260589                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  168715                       # number of floating regfile writes
system.cpu1.idleCycles                      202406920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               49517                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1736961                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.012828                       # Inst execution rate
system.cpu1.iew.exec_refs                     9202729                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1309646                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1001029357                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              2055890                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               273                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts             1621                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1438515                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           16875378                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7893083                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           136798                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21795374                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 13323                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                85127                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 41322                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               109810                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3012809                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          414400                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          599                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       428204                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       203053                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           599                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        47306                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          2211                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20203948                       # num instructions consuming a value
system.cpu1.iew.wb_count                     15640241                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.560048                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 11315186                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.009205                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      15652312                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35714833                       # number of integer regfile reads
system.cpu1.int_regfile_writes               12640445                       # number of integer regfile writes
system.cpu1.ipc                              0.004343                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.004343                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            70675      0.32%      0.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12304541     56.10%     56.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               46998      0.21%     56.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               101263      0.46%     57.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              18326      0.08%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 32      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                1176      0.01%     57.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                2250      0.01%     57.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                  26      0.00%     57.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt               21820      0.10%     57.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc              82447      0.38%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift               829      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              1      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     57.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7604963     34.67%     92.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1288679      5.88%     98.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         356839      1.63%     99.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         31307      0.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21932172                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 537537                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads            1071434                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       219689                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            312692                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1125931                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.051337                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 250167     22.22%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                    14      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     5      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    2      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                586106     52.06%     74.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               276656     24.57%     98.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             9263      0.82%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3718      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22449891                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1540683972                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     15420552                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         19192289                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  16874870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21932172                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                508                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2629080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           148735                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           397                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4102470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1496616396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.014655                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.300703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1492482531     99.72%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             226130      0.02%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             307624      0.02%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             378721      0.03%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             605405      0.04%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             565040      0.04%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             603484      0.04%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             492781      0.03%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             954680      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1496616396                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.012909                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1303952                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          253                       # TLB misses on write requests
system.cpu1.memDep0.conflictingLoads           289756                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          155631                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             2055890                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1438515                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12804385                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.numCycles                      1699023316                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles             1005118375                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             15824463                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                782289                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               484201225                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 50004                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                39379                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             44510250                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              17273670                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           19028343                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2079030                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3196713                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 41322                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              4232961                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3203880                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           297697                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        26461301                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        943483                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               197                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3079016                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           181                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1511850318                       # The number of ROB reads
system.cpu1.rob.rob_writes                   34114368                       # The number of ROB writes
system.cpu1.timesIdled                           6429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.workload.numSyscalls                   45                       # Number of system calls
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               30758                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             3187                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted            31103                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              6296                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          30758                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           24462                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  36620                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                   2249                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2588                       # Number of mispredicted indirect branches.
system.cpu2.cache.hitRatio                   0.969074                       # The ratio of hits to the total accesses to the cache
system.cpu2.cache.hits                          38762                       # Number of hits
system.cpu2.cache.missLatency::samples           1236                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::mean      685888540.048544                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::gmean     262067923.679698                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::stdev     2773514559.854453                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::0-8.58993e+09         1235     99.92%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::8.58993e+09-1.71799e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.71799e+10-2.57698e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::2.57698e+10-3.43597e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::3.43597e+10-4.29497e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::4.29497e+10-5.15396e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::5.15396e+10-6.01295e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::6.01295e+10-6.87195e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::6.87195e+10-7.73094e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::7.73094e+10-8.58993e+10            0      0.00%     99.92% # Ticks for misses to the cache
system.cpu2.cache.missLatency::8.58993e+10-9.44893e+10            1      0.08%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::9.44893e+10-1.03079e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.03079e+11-1.11669e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.11669e+11-1.20259e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.20259e+11-1.28849e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.28849e+11-1.37439e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::total             1236                       # Ticks for misses to the cache
system.cpu2.cache.misses                         1237                       # Number of misses
system.cpu2.cc_regfile_reads                    89549                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   46397                       # number of cc regfile writes
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             3187                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     11350                       # Number of branches committed
system.cpu2.commit.bw_lim_events                 4702                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         128309                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               48935                       # Number of instructions committed
system.cpu2.commit.committedOps                103918                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    593844574                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.000175                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.029994                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    593813473     99.99%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         8521      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         7730      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         4305      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2598      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1349      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1003      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          893      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         4702      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    593844574                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                      8230                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 853                       # Number of function calls committed.
system.cpu2.commit.int_insts                    97642                       # Number of committed integer instructions.
system.cpu2.commit.loads                        11757                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1463      1.41%      1.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           80332     77.30%     78.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             21      0.02%     78.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              45      0.04%     78.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd            70      0.07%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd            760      0.73%     79.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu           1275      1.23%     80.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt           1834      1.76%     82.57% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc          1244      1.20%     83.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift          394      0.38%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     84.14% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           9789      9.42%     93.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          4169      4.01%     97.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         1968      1.89%     99.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          554      0.53%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           103918                       # Class of committed instruction
system.cpu2.commit.refs                         16480                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      48935                       # Number of Instructions Simulated
system.cpu2.committedOps                       103918                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                          34720.002370                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                    34720.002370                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            260934465                       # Number of cycles decode is blocked
system.cpu2.decode.DecodedInsts                283139                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles               332888342                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    29623                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  3233                       # Number of cycles decode is squashing
system.cpu2.decode.UnblockCycles                 7918                       # Number of cycles decode is unblocking
system.cpu2.dtb.rdAccesses                      21532                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                          262                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                       7078                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                           37                       # TLB misses on write requests
system.cpu2.fetch.Branches                      36620                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    19108                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    170555041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  348                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles    191434853                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                        164878                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles           226055957                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   6466                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.000022                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5814497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              8545                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.000097                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         593863581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.000573                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.064845                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               593811651     99.99%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    2413      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    3379      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    2367      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    2432      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    2706      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    3005      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    2325      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   33303      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           593863581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                    22301                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   12501                       # number of floating regfile writes
system.cpu2.idleCycles                     1105159735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                4235                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   15567                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.000122                       # Inst execution rate
system.cpu2.iew.exec_refs                       62731                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      7072                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              155106193                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                29268                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               111                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              126                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               10990                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             232227                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                55659                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             8821                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               206486                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                    73                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             14845757                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  3233                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             14845911                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        19832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             939                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads        17511                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         6267                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            57                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect         3929                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           306                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                   223419                       # num instructions consuming a value
system.cpu2.iew.wb_count                       166997                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.566984                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   126675                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.000098                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        168061                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                  287072                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 130634                       # number of integer regfile writes
system.cpu2.ipc                              0.000029                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.000029                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             3810      1.77%      1.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               134690     62.56%     64.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.02%     64.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   85      0.04%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                862      0.40%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                1029      0.48%     65.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                2957      1.37%     66.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                2792      1.30%     67.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc               1713      0.80%     68.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.73% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift               960      0.45%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     69.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               43897     20.39%     89.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               7007      3.25%     92.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          14830      6.89%     99.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           626      0.29%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                215307                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  26605                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads              53963                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses        14099                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes             42972                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                       5673                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026348                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2433     42.89%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     42.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                    48      0.85%     43.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     5      0.09%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     43.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  2164     38.15%     81.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  482      8.50%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              514      9.06%     99.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              27      0.48%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                190565                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         594251033                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       152898                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           317619                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    232116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   215307                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                111                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         128309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             5128                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            58                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       210883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    593863581                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.000363                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.044935                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          593815155     99.99%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               5595      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               6453      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5892      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               6976      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               6429      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               6362      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               4843      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               5876      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      593863581                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.000127                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                      19108                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                          142                       # TLB misses on write requests
system.cpu2.memDep0.conflictingLoads              241                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             401                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads               29268                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              10990                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                  99021                       # number of misc regfile reads
system.cpu2.numCycles                      1699023316                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.BlockCycles              169953032                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               121198                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  6264                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               332892219                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    80                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                   27                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups               674382                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                264954                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             301854                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    33232                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              67643535                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  3233                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             67651141                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  180656                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups            46452                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups          366735                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      23330724                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               153                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                    23693                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           142                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   594072099                       # The number of ROB reads
system.cpu2.rob.rob_writes                     483701                       # The number of ROB writes
system.cpu2.timesIdled                            986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.workload.numSyscalls                   53                       # Number of system calls
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   1                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                2                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                2                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              1                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               1                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      3                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.cpu3.cache.hitRatio                   0.428571                       # The ratio of hits to the total accesses to the cache
system.cpu3.cache.hits                              6                       # Number of hits
system.cpu3.cache.missLatency::samples              7                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::mean      88884850285.714279                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::gmean     28979902712.768276                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::stdev     150188510821.009979                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::0-3.43597e+10            4     57.14%     57.14% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.43597e+10-6.87195e+10            1     14.29%     71.43% # Ticks for misses to the cache
system.cpu3.cache.missLatency::6.87195e+10-1.03079e+11            0      0.00%     71.43% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.03079e+11-1.37439e+11            1     14.29%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.37439e+11-1.71799e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.71799e+11-2.06158e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.06158e+11-2.40518e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.40518e+11-2.74878e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.74878e+11-3.09238e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.09238e+11-3.43597e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.43597e+11-3.77957e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.77957e+11-4.12317e+11            0      0.00%     85.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::4.12317e+11-4.46677e+11            1     14.29%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::4.46677e+11-4.81036e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::4.81036e+11-5.15396e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::5.15396e+11-5.49756e+11            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::total                7                       # Ticks for misses to the cache
system.cpu3.cache.misses                            8                       # Number of misses
system.cpu3.cc_regfile_reads                        2                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                      10                       # number of cc regfile writes
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts                2                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                         1                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.commitSquashedInsts             17                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                  15                       # Number of instructions committed
system.cpu3.commit.committedOps                    29                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    953518835                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.000000                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.000302                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    953518822    100.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            4      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            5      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            3      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            1      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    953518835                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   1                       # Number of function calls committed.
system.cpu3.commit.int_insts                       29                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu              22     75.86%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0      0.00%     75.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             7     24.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total               29                       # Class of committed instruction
system.cpu3.commit.refs                             7                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                         15                       # Number of Instructions Simulated
system.cpu3.committedOps                           29                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                          82959196.333333                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                    82959196.333333                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            953518776                       # Number of cycles decode is blocked
system.cpu3.decode.DecodedInsts                    79                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                      50                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                       11                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                     3                       # Number of cycles decode is squashing
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            3                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          9                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            1                       # TLB misses on write requests
system.cpu3.fetch.Branches                          3                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                        8                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    831213420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                    2                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles     75618922                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                            47                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                      6                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.000000                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          46686492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.rate                       0.000000                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         953518840                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.000000                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.000772                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               953518828    100.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       1      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       1      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       1      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           953518840                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                      290869105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                   2                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       2                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.000000                       # Inst execution rate
system.cpu3.iew.exec_refs                          13                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         9                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      2                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    5                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                  11                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                 79                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    4                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                1                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                   66                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     3                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               1                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            3                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            1                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                       55                       # num instructions consuming a value
system.cpu3.iew.wb_count                           63                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.690909                       # average fanout of values written-back
system.cpu3.iew.wb_producers                       38                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.000000                       # insts written-back per cycle
system.cpu3.iew.wb_sent                            63                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                      91                       # number of integer regfile reads
system.cpu3.int_regfile_writes                     51                       # number of integer regfile writes
system.cpu3.ipc                              0.000000                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.000000                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                1      1.49%      1.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                   52     77.61%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   5      7.46%     86.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  9     13.43%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                    67                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          2                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029851                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      2    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                    68                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         953518977                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses           63                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes               97                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                        79                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                       67                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsExamined             18                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    953518840                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.000000                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.000562                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          953518819    100.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  4      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  9      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      953518840                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.000000                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            3                       # TLB misses on write requests
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   5                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                 11                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     29                       # number of misc regfile reads
system.cpu3.numCycles                      1244387945                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.BlockCycles                      2                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                   27                       # Number of HB maps that are committed
system.cpu3.rename.IdleCycles                      50                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                  164                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                    79                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands                 82                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                       11                       # Number of cycles rename is running
system.cpu3.rename.SquashCycles                     3                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                    1                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                      20                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups             122                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     953518773                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 1                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        5                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   953518881                       # The number of ROB reads
system.cpu3.rob.rob_writes                        129                       # The number of ROB writes
system.cpu3.timesIdled                              4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l2cache.hitRatio                      0.363044                       # The ratio of hits to the total accesses to the cache
system.l2cache.hits                             52038                       # Number of hits
system.l2cache.missLatency::samples             91299                       # Ticks for misses to the cache
system.l2cache.missLatency::mean         9303932.496522                       # Ticks for misses to the cache
system.l2cache.missLatency::gmean        8829024.973183                       # Ticks for misses to the cache
system.l2cache.missLatency::stdev        2756110.311614                       # Ticks for misses to the cache
system.l2cache.missLatency::0-1.04858e+06            0      0.00%      0.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.04858e+06-2.09715e+06            0      0.00%      0.00% # Ticks for misses to the cache
system.l2cache.missLatency::2.09715e+06-3.14573e+06            0      0.00%      0.00% # Ticks for misses to the cache
system.l2cache.missLatency::3.14573e+06-4.1943e+06           65      0.07%      0.07% # Ticks for misses to the cache
system.l2cache.missLatency::4.1943e+06-5.24288e+06         2223      2.43%      2.51% # Ticks for misses to the cache
system.l2cache.missLatency::5.24288e+06-6.29146e+06        30481     33.39%     35.89% # Ticks for misses to the cache
system.l2cache.missLatency::6.29146e+06-7.34003e+06            0      0.00%     35.89% # Ticks for misses to the cache
system.l2cache.missLatency::7.34003e+06-8.38861e+06            0      0.00%     35.89% # Ticks for misses to the cache
system.l2cache.missLatency::8.38861e+06-9.43718e+06            4      0.00%     35.90% # Ticks for misses to the cache
system.l2cache.missLatency::9.43718e+06-1.04858e+07         1389      1.52%     37.42% # Ticks for misses to the cache
system.l2cache.missLatency::1.04858e+07-1.15343e+07        37483     41.06%     78.47% # Ticks for misses to the cache
system.l2cache.missLatency::1.15343e+07-1.25829e+07        19654     21.53%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.25829e+07-1.36315e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.36315e+07-1.46801e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.46801e+07-1.57286e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.57286e+07-1.67772e+07            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::total               91299                       # Ticks for misses to the cache
system.l2cache.misses                           91300                       # Number of misses
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.oramcontroller.hitRatio                      0                       # The ratio of hits to the total accesses to the cache
system.oramcontroller.hits                          0                       # Number of hits
system.oramcontroller.missLatency::samples       149829                       # Ticks for misses to the cache
system.oramcontroller.missLatency::mean  4105383.430444                       # Ticks for misses to the cache
system.oramcontroller.missLatency::gmean 4095377.723215                       # Ticks for misses to the cache
system.oramcontroller.missLatency::stdev 281280.266876                       # Ticks for misses to the cache
system.oramcontroller.missLatency::0-524287            0      0.00%      0.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::524288-1.04858e+06            0      0.00%      0.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::1.04858e+06-1.57286e+06            0      0.00%      0.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::1.57286e+06-2.09715e+06            0      0.00%      0.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::2.09715e+06-2.62144e+06           69      0.05%      0.05% # Ticks for misses to the cache
system.oramcontroller.missLatency::2.62144e+06-3.14573e+06          517      0.35%      0.39% # Ticks for misses to the cache
system.oramcontroller.missLatency::3.14573e+06-3.67002e+06         8769      5.85%      6.24% # Ticks for misses to the cache
system.oramcontroller.missLatency::3.67002e+06-4.1943e+06        82161     54.84%     61.08% # Ticks for misses to the cache
system.oramcontroller.missLatency::4.1943e+06-4.71859e+06        58313     38.92%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::4.71859e+06-5.24288e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::5.24288e+06-5.76717e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::5.76717e+06-6.29146e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::6.29146e+06-6.81574e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::6.81574e+06-7.34003e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::7.34003e+06-7.86432e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::7.86432e+06-8.38861e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::total       149829                       # Ticks for misses to the cache
system.oramcontroller.misses                   149829                       # Number of misses
system.oramcontroller.reqLatency::samples       149829                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::mean   7275745.072716                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::gmean  7007163.210850                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::stdev  2036692.913411                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::0-1.04858e+06            0      0.00%      0.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.04858e+06-2.09715e+06            0      0.00%      0.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::2.09715e+06-3.14573e+06            2      0.00%      0.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::3.14573e+06-4.1943e+06           70      0.05%      0.05% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::4.1943e+06-5.24288e+06         6110      4.08%      4.13% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::5.24288e+06-6.29146e+06        85119     56.81%     60.94% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::6.29146e+06-7.34003e+06            0      0.00%     60.94% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::7.34003e+06-8.38861e+06           77      0.05%     60.99% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::8.38861e+06-9.43718e+06        11153      7.44%     68.43% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::9.43718e+06-1.04858e+07        45276     30.22%     98.65% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.04858e+07-1.15343e+07         2022      1.35%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.15343e+07-1.25829e+07            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.25829e+07-1.36315e+07            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.36315e+07-1.46801e+07            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.46801e+07-1.57286e+07            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.57286e+07-1.67772e+07            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::total        149829                       # Ticks from request arrival to request response
system.membus.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq            13784268                       # Transaction distribution
system.membus.trans_dist::ReadResp           13784268                       # Transaction distribution
system.membus.trans_dist::WriteReq           13784192                       # Transaction distribution
system.membus.trans_dist::WriteResp          13784191                       # Transaction distribution
system.membus.pkt_count_system.oramcontroller.mem_side::system.mem_ctrl.port     55136919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.oramcontroller.mem_side::total     55136919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55136919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.oramcontroller.mem_side::system.mem_ctrl.port   1764381440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.oramcontroller.mem_side::total   1764381440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1764381440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27568460                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27568460    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27568460                       # Request fanout histogram
system.membus.reqLayer8.occupancy         41352614000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy        42180211766                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.0                       # Layer utilization (%)
system.oramcontroller.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.writebacks     882193152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total           882193152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks    882188288                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total        882188288                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.writebacks       13784268                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             13784268                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks      13784192                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total            13784192                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.writebacks       1038470919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1038470919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      1038465194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            1038465194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      2076936113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2076936113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples  25054434.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000059245652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        659052                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        659052                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             36208531                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            12595359                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     13784268                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    13784192                       # Number of write requests accepted
system.mem_ctrl.readBursts                   13784268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  13784192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                 1914115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 599911                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0            1431605                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             770674                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             754671                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             291049                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             723600                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             429469                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             356796                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             297381                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             345543                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             629670                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10            366080                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            289768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            308626                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            247564                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            243619                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            251554                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::16            256937                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::17            285805                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::18            430308                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::19            396518                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::20            287495                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::21            253004                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::22            234900                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::23            238977                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::24            231382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::25            237171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::26            209907                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::27            223339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::28            194367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::29            223894                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::30            213025                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::31            215455                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0            2660512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1             808350                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2             771828                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3             291368                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4             732578                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5             431127                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6             357213                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7             297739                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8             346727                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9             634052                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10            366856                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11            290151                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12            309211                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13            247644                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14            243812                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15            251673                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::16            257261                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::17            286341                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::18            432978                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::19            398581                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::20            288350                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::21            253565                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::22            235255                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::23            239536                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::24            231782                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::25            237411                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::26            210073                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::27            223675                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::28            194679                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::29            224258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::30            213347                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::31            216300                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       56.92                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   81179781458                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 39551349796                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             288812497734                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       6838.98                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 24330.98                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   9151810                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                 11156575                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.10                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 84.62                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               13784268                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              13784192                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 11870153                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                  649347                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                  701668                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                  704224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                  768971                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                 1102739                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                  703432                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                  707457                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                  783711                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                  687797                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                  669283                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                  668187                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                  667455                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                  667308                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                  667568                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                  668515                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                  667691                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                  667142                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                  667298                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                   36257                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                   34709                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                   32970                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                   31933                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                   30652                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                   28260                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                   25559                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                   22914                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                   20829                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                   18523                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                   16110                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                   14010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                   12187                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                   10351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                    8414                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                    6801                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                    5283                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                    3976                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                    2727                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                    1512                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                     464                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples      4745977                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     337.859498                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    292.961831                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    202.139892                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        185442      3.91%      3.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255       327391      6.90%     10.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383      2993310     63.07%     73.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511       124909      2.63%     76.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639       757886     15.97%     92.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        40234      0.85%     93.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        93572      1.97%     95.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        16318      0.34%     95.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       206915      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total       4745977                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples       659052                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.010951                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      33.351924                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1           509223     77.27%     77.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::28-29              1      0.00%     77.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32-33              5      0.00%     77.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::34-35             15      0.00%     77.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::36-37             15      0.00%     77.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::38-39             22      0.00%     77.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::40-41             28      0.00%     77.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::42-43             32      0.00%     77.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::44-45             47      0.01%     77.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::46-47             41      0.01%     77.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::48-49            102      0.02%     77.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::50-51             72      0.01%     77.32% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::52-53            193      0.03%     77.35% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::54-55            166      0.03%     77.38% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::56-57            518      0.08%     77.46% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::58-59            275      0.04%     77.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::60-61            983      0.15%     77.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::62-63            499      0.08%     77.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-65           2361      0.36%     78.08% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::66-67           1049      0.16%     78.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::68-69           6078      0.92%     79.16% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::70-71           2008      0.30%     79.47% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::72-73          15261      2.32%     81.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::74-75           2997      0.45%     82.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::76-77          27977      4.25%     86.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::78-79           3747      0.57%     87.05% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::80-81          20441      3.10%     90.15% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::82-83           3453      0.52%     90.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::84-85          39181      5.95%     96.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::86-87           2664      0.40%     97.03% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::88-89          19254      2.92%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::90-91            315      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::92-93             29      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         659052                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       659052                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       20.004845                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      19.799137                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       3.606034                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              5388      0.82%      0.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              1317      0.20%      1.02% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              4746      0.72%      1.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19            391929     59.47%     61.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20            223615     33.93%     95.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21              5095      0.77%     95.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22               560      0.08%     95.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23               466      0.07%     96.06% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24               388      0.06%     96.12% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25               442      0.07%     96.19% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26               691      0.10%     96.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27               997      0.15%     96.45% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::28              1111      0.17%     96.62% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::29              1380      0.21%     96.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::30              1589      0.24%     97.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::31              1220      0.19%     97.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::32              1196      0.18%     97.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::33              1167      0.18%     97.61% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::34              1179      0.18%     97.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::35              1136      0.17%     97.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::36              1098      0.17%     98.13% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::37              1089      0.17%     98.29% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::38              1037      0.16%     98.45% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::39              1072      0.16%     98.61% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::40               975      0.15%     98.76% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::41              1033      0.16%     98.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::42               979      0.15%     99.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::43               967      0.15%     99.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::44               889      0.13%     99.35% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::45              1842      0.28%     99.63% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::46              1098      0.17%     99.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::47               721      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::48               277      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::49               259      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::50                73      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::51                18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::52                 9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::53                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::54                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::59                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         659052                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               759689792                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                122503360                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                843790912                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                882193152                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             882188288                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        894.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        993.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1038.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1038.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.83                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     5.17                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   849511655000                       # Total gap between requests
system.mem_ctrl.avgGap                       30814.62                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.writebacks    759689792                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks    843790912                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.writebacks 894266470.969528675079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 993265842.264206886292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.writebacks     13784268                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks     13784192                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.writebacks 288812497734                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 47759314516814                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.writebacks     20952.33                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   3464788.83                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     81.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy          2878378867.727806                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy          5081418241.350713                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy         11335000281.567249                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy        9774491398.894926                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      73741923161.259415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      381854489153.010437                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      13665323219.379696                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        498331024323.397400                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         586.608812                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  38771779836                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  38188150000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 772551727664                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy          4522421187.647563                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy          7983771495.488008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy         21223670870.503696                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy        21327840769.872795                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      73741923161.259415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      396266421990.946899                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      3715968569.774367                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        528782018045.799377                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         622.454105                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   8312130472                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  38188150000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 803011377028                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.pwrStateResidencyTicks::ON   849511657500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.cache.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::ON   849511657500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.cache.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON   849511657500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.cache.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l2cache.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   849511657500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.cache.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 849511657500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
